

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-32a5e88e7f0bd0281e1f3b1056e517909662bd85_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            6MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_smart_runtime                    1 # Enable access pattern detection, policy engine, and adaptive memory management.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
1d342082d8d09121e52c393b0860682c  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_TZREjE
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_H8rpA8"
Running: cat _ptx_H8rpA8 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_3oHaRC
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_3oHaRC --output-file  /dev/null 2> _ptx_H8rpA8info"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_H8rpA8 _ptx2_3oHaRC _ptx_H8rpA8info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=28729

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 53 sec (173 sec)
gpgpu_simulation_rate = 28729 (inst/sec)
gpgpu_simulation_rate = 2366 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=50358

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 7 sec (187 sec)
gpgpu_simulation_rate = 50358 (inst/sec)
gpgpu_simulation_rate = 3400 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 221982
gpu_sim_insn = 4971019
gpu_ipc =      22.3938
gpu_tot_sim_cycle = 1085035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      13.2605
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 4883604
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3327
partiton_reqs_in_parallel_util = 4883604
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 221982
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.6085 GB/Sec
L2_BW_total  =       2.1876 GB/Sec
gpu_total_sim_rate=37963

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74464	W0_Idle:19530948	W0_Scoreboard:2933263	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 2509 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1085034 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9095 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8049 	237 	109 	3 	11781 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14100 	6622 	3693 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	17 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21363     24071      1837      4080      1482      5978      1350      1318     11051      9858     16216     16726     24806     25681     19972     20439
dram[1]:      24152     24085      8762      1764      1461      3141      2293      1404     11597     10613     16797     17073     25630     25654     20444     20401
dram[2]:      24143     22678      1736      1764     10251      1455      1412      1378      9918     11812     15433     14839     25613     27301     20409     20386
dram[3]:      24175     21434      2452      1764      1361      1532      1240      1280     11462     10627     15745     15164     25600     25642     22309     22314
dram[4]:      21514     22955      1847      1813      1579      1543      1630      1467     11062     10635     15748     15751     25626     25627     21993     21977
dram[5]:      24126     22668      1806      1780      5672      1542      5030      1408     10602     11015     15699     15735     24110     26637     21982     21964
dram[6]:      24147     23458      9079      1792      5116      1545      1209      1127      9873     11007     15574     16068     23241     24032     21516     21948
dram[7]:      24115     22684      1851      5134      1409      1488      1273      1253     11210     12072     15586     15134     23997     23993     22619     22624
dram[8]:      19672     18518      1814      1756      1197      1451      2282      1343     11624     12072     16052     16058     20784     22618     22646     23310
dram[9]:      18599     19672      1738      1648      1222      1413      1298      1334     12281     12231     16058     16056     22586     24017     23329     24010
dram[10]:      18532     19612      1828      1787      1953      1366      5609      1283     11929     11814     17623     16054     22646     24095     23366     23351
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761515 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004054
n_activity=4795 dram_eff=0.6453
bk0: 76a 762840i bk1: 64a 762873i bk2: 64a 762990i bk3: 72a 762867i bk4: 64a 762967i bk5: 68a 762817i bk6: 64a 762793i bk7: 68a 762677i bk8: 104a 762866i bk9: 116a 762628i bk10: 132a 762750i bk11: 128a 762624i bk12: 132a 762797i bk13: 128a 762697i bk14: 132a 762805i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00961841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761550 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4528 dram_eff=0.6714
bk0: 64a 762937i bk1: 64a 762893i bk2: 68a 762943i bk3: 64a 762954i bk4: 64a 762966i bk5: 72a 762820i bk6: 64a 762805i bk7: 64a 762740i bk8: 108a 762809i bk9: 108a 762693i bk10: 136a 762706i bk11: 128a 762621i bk12: 128a 762836i bk13: 128a 762703i bk14: 128a 762837i bk15: 128a 762663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0089881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761532 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.004026
n_activity=4570 dram_eff=0.6722
bk0: 64a 762940i bk1: 68a 762862i bk2: 68a 762915i bk3: 64a 762949i bk4: 76a 762868i bk5: 64a 762866i bk6: 64a 762823i bk7: 64a 762740i bk8: 112a 762764i bk9: 108a 762660i bk10: 132a 762748i bk11: 132a 762614i bk12: 128a 762834i bk13: 132a 762655i bk14: 128a 762841i bk15: 128a 762705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7fe6e8611d90 :  mf: uid=463971, sid23:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1085034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761533 n_act=35 n_pre=19 n_req=388 n_rd=1527 n_write=6 bw_util=0.004018
n_activity=4629 dram_eff=0.6623
bk0: 64a 762904i bk1: 68a 762831i bk2: 68a 762954i bk3: 64a 762951i bk4: 68a 762933i bk5: 68a 762887i bk6: 68a 762837i bk7: 67a 762728i bk8: 112a 762810i bk9: 108a 762668i bk10: 128a 762809i bk11: 132a 762624i bk12: 128a 762820i bk13: 128a 762684i bk14: 128a 762806i bk15: 128a 762713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761552 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003984
n_activity=4468 dram_eff=0.6804
bk0: 72a 762861i bk1: 72a 762808i bk2: 64a 762986i bk3: 64a 762942i bk4: 64a 762963i bk5: 64a 762902i bk6: 68a 762778i bk7: 64a 762727i bk8: 104a 762808i bk9: 108a 762657i bk10: 128a 762779i bk11: 128a 762628i bk12: 128a 762833i bk13: 128a 762691i bk14: 132a 762787i bk15: 132a 762640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00879154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761541 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.004007
n_activity=4471 dram_eff=0.684
bk0: 64a 762917i bk1: 68a 762839i bk2: 64a 762985i bk3: 64a 762951i bk4: 68a 762918i bk5: 64a 762868i bk6: 68a 762738i bk7: 64a 762715i bk8: 108a 762836i bk9: 104a 762732i bk10: 132a 762763i bk11: 128a 762656i bk12: 132a 762807i bk13: 132a 762644i bk14: 132a 762794i bk15: 132a 762670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761503 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004075
n_activity=4850 dram_eff=0.6412
bk0: 64a 762900i bk1: 68a 762826i bk2: 76a 762856i bk3: 64a 762913i bk4: 68a 762916i bk5: 64a 762874i bk6: 64a 762824i bk7: 72a 762695i bk8: 112a 762805i bk9: 104a 762709i bk10: 132a 762756i bk11: 128a 762622i bk12: 136a 762766i bk13: 128a 762693i bk14: 136a 762760i bk15: 132a 762564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761553 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003981
n_activity=4405 dram_eff=0.6897
bk0: 64a 762911i bk1: 68a 762832i bk2: 68a 762956i bk3: 72a 762853i bk4: 64a 762975i bk5: 60a 762875i bk6: 64a 762792i bk7: 64a 762827i bk8: 108a 762831i bk9: 104a 762715i bk10: 132a 762756i bk11: 132a 762586i bk12: 128a 762835i bk13: 128a 762682i bk14: 132a 762800i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00833945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761562 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003963
n_activity=4443 dram_eff=0.6806
bk0: 64a 762905i bk1: 68a 762825i bk2: 64a 762980i bk3: 64a 762942i bk4: 72a 762859i bk5: 60a 762853i bk6: 64a 762765i bk7: 64a 762726i bk8: 108a 762819i bk9: 104a 762725i bk10: 128a 762821i bk11: 128a 762671i bk12: 132a 762785i bk13: 132a 762665i bk14: 128a 762824i bk15: 124a 762692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0085976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761563 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00396
n_activity=4405 dram_eff=0.686
bk0: 68a 762888i bk1: 64a 762868i bk2: 68a 762962i bk3: 68a 762917i bk4: 68a 762922i bk5: 60a 762890i bk6: 64a 762799i bk7: 64a 762704i bk8: 108a 762815i bk9: 108a 762710i bk10: 128a 762815i bk11: 128a 762657i bk12: 132a 762808i bk13: 128a 762705i bk14: 124a 762851i bk15: 128a 762702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761554 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4490 dram_eff=0.6771
bk0: 68a 762889i bk1: 64a 762895i bk2: 64a 762991i bk3: 64a 762951i bk4: 64a 762975i bk5: 68a 762832i bk6: 68a 762755i bk7: 64a 762727i bk8: 112a 762823i bk9: 112a 762708i bk10: 132a 762779i bk11: 128a 762633i bk12: 132a 762799i bk13: 128a 762695i bk14: 124a 762821i bk15: 124a 762684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4419
	minimum = 6
	maximum = 30
Network latency average = 7.42918
	minimum = 6
	maximum = 26
Slowest packet = 42240
Flit latency average = 7.08867
	minimum = 6
	maximum = 25
Slowest flit = 63700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Accepted packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Injected flit rate average = 0.00114307
	minimum = 0.000648704 (at node 1)
	maximum = 0.00181547 (at node 40)
Accepted flit rate average= 0.00114307
	minimum = 0.000840162 (at node 45)
	maximum = 0.00149112 (at node 0)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Network latency average = 12.0884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 11.9334 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Accepted packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Injected flit rate average = 0.0206442 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0365568 (3 samples)
Accepted flit rate average = 0.0206442 (3 samples)
	minimum = 0.015229 (3 samples)
	maximum = 0.0269646 (3 samples)
Injected packet size average = 1.51016 (3 samples)
Accepted packet size average = 1.51016 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 19 sec (379 sec)
gpgpu_simulation_rate = 37963 (inst/sec)
gpgpu_simulation_rate = 2862 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3406
gpu_sim_insn = 4447144
gpu_ipc =    1305.6794
gpu_tot_sim_cycle = 1310591
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.3716
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 74932
partiton_reqs_in_parallel_total    = 9041295
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9558
partiton_reqs_in_parallel_util = 74932
partiton_reqs_in_parallel_util_total    = 9041295
gpu_sim_cycle_parition_util = 3406
gpu_tot_sim_cycle_parition_util    = 410977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     231.1717 GB/Sec
L2_BW_total  =       2.4119 GB/Sec
gpu_total_sim_rate=47926

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90937	W0_Idle:19534447	W0_Scoreboard:2966224	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 1952 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1310590 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19249 	9104 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11926 	352 	109 	3 	16096 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20992 	7804 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	153 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21375     24071      1852      4080      2047      6466      2094      1988     11508     10241     16609     17123     25146     26032     20372     20842
dram[1]:      24152     24085      8762      1778      2028      3652      2919      2025     12025     11058     17189     17480     25992     26014     20870     20796
dram[2]:      24143     22700      1736      1764     10673      1995      2123      2069     10353     12265     15833     15210     26013     27676     20809     20788
dram[3]:      24183     21434      2452      1764      1844      2088      1950      1901     11873     11057     16122     15509     26004     26036     22680     22681
dram[4]:      21534     22975      1862      1813      2126      2090      2368      2235     11495     11060     16150     16138     26007     25986     22354     22325
dram[5]:      24126     22676      1814      1780      6160      2089      5710      2127     11011     11428     16086     16139     24463     26985     22358     22321
dram[6]:      24147     23458      9102      1792      5615      2096      1898      1728     10263     11431     15950     16435     23593     24386     21868     22301
dram[7]:      24115     22698      1864      5141      1945      2062      2035      1991     11657     12529     15943     15470     24407     24381     22982     22978
dram[8]:      19672     18532      1814      1771      1658      2037      3000      2063     12109     12542     16443     16436     21270     23009     23019     23669
dram[9]:      18613     19689      1738      1662      1753      2009      2065      2083     12747     12685     16450     16432     22934     24358     23742     24392
dram[10]:      18540     19626      1828      1787      2511      1927      6360      2047     12371     12255     17981     16424     22987     24463     23771     23747
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767838 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004021
n_activity=4795 dram_eff=0.6453
bk0: 76a 769163i bk1: 64a 769196i bk2: 64a 769313i bk3: 72a 769190i bk4: 64a 769290i bk5: 68a 769140i bk6: 64a 769116i bk7: 68a 769000i bk8: 104a 769189i bk9: 116a 768951i bk10: 132a 769073i bk11: 128a 768947i bk12: 132a 769120i bk13: 128a 769020i bk14: 132a 769128i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00953937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767873 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4528 dram_eff=0.6714
bk0: 64a 769260i bk1: 64a 769216i bk2: 68a 769266i bk3: 64a 769277i bk4: 64a 769289i bk5: 72a 769143i bk6: 64a 769128i bk7: 64a 769063i bk8: 108a 769132i bk9: 108a 769016i bk10: 136a 769029i bk11: 128a 768944i bk12: 128a 769159i bk13: 128a 769026i bk14: 128a 769160i bk15: 128a 768986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003992
n_activity=4570 dram_eff=0.6722
bk0: 64a 769263i bk1: 68a 769185i bk2: 68a 769238i bk3: 64a 769272i bk4: 76a 769191i bk5: 64a 769189i bk6: 64a 769146i bk7: 64a 769063i bk8: 112a 769087i bk9: 108a 768983i bk10: 132a 769071i bk11: 132a 768937i bk12: 128a 769157i bk13: 132a 768978i bk14: 128a 769164i bk15: 128a 769028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003987
n_activity=4646 dram_eff=0.6604
bk0: 64a 769227i bk1: 68a 769154i bk2: 68a 769277i bk3: 64a 769274i bk4: 68a 769256i bk5: 68a 769210i bk6: 68a 769160i bk7: 68a 769049i bk8: 112a 769133i bk9: 108a 768991i bk10: 128a 769132i bk11: 132a 768947i bk12: 128a 769143i bk13: 128a 769007i bk14: 128a 769129i bk15: 128a 769036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00789792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767875 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003951
n_activity=4468 dram_eff=0.6804
bk0: 72a 769184i bk1: 72a 769131i bk2: 64a 769309i bk3: 64a 769265i bk4: 64a 769286i bk5: 64a 769225i bk6: 68a 769101i bk7: 64a 769050i bk8: 104a 769131i bk9: 108a 768980i bk10: 128a 769102i bk11: 128a 768951i bk12: 128a 769156i bk13: 128a 769014i bk14: 132a 769110i bk15: 132a 768963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00871929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767864 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003974
n_activity=4471 dram_eff=0.684
bk0: 64a 769240i bk1: 68a 769162i bk2: 64a 769308i bk3: 64a 769274i bk4: 68a 769241i bk5: 64a 769191i bk6: 68a 769061i bk7: 64a 769038i bk8: 108a 769159i bk9: 104a 769055i bk10: 132a 769086i bk11: 128a 768979i bk12: 132a 769130i bk13: 132a 768967i bk14: 132a 769117i bk15: 132a 768993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00944839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767826 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004042
n_activity=4850 dram_eff=0.6412
bk0: 64a 769223i bk1: 68a 769149i bk2: 76a 769179i bk3: 64a 769236i bk4: 68a 769239i bk5: 64a 769197i bk6: 64a 769147i bk7: 72a 769018i bk8: 112a 769128i bk9: 104a 769032i bk10: 132a 769079i bk11: 128a 768945i bk12: 136a 769089i bk13: 128a 769016i bk14: 136a 769083i bk15: 132a 768887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767876 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003948
n_activity=4405 dram_eff=0.6897
bk0: 64a 769234i bk1: 68a 769155i bk2: 68a 769279i bk3: 72a 769176i bk4: 64a 769298i bk5: 60a 769198i bk6: 64a 769115i bk7: 64a 769150i bk8: 108a 769154i bk9: 104a 769038i bk10: 132a 769079i bk11: 132a 768909i bk12: 128a 769158i bk13: 128a 769005i bk14: 132a 769123i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00827092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767885 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.00393
n_activity=4443 dram_eff=0.6806
bk0: 64a 769228i bk1: 68a 769148i bk2: 64a 769303i bk3: 64a 769265i bk4: 72a 769182i bk5: 60a 769176i bk6: 64a 769088i bk7: 64a 769049i bk8: 108a 769142i bk9: 104a 769048i bk10: 128a 769144i bk11: 128a 768994i bk12: 132a 769108i bk13: 132a 768988i bk14: 128a 769147i bk15: 124a 769015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00852695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767886 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003928
n_activity=4405 dram_eff=0.686
bk0: 68a 769211i bk1: 64a 769191i bk2: 68a 769285i bk3: 68a 769240i bk4: 68a 769245i bk5: 60a 769213i bk6: 64a 769122i bk7: 64a 769027i bk8: 108a 769138i bk9: 108a 769033i bk10: 128a 769138i bk11: 128a 768980i bk12: 132a 769131i bk13: 128a 769028i bk14: 124a 769174i bk15: 128a 769025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00722861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767877 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4490 dram_eff=0.6771
bk0: 68a 769212i bk1: 64a 769218i bk2: 64a 769314i bk3: 64a 769274i bk4: 64a 769298i bk5: 68a 769155i bk6: 68a 769078i bk7: 64a 769050i bk8: 112a 769146i bk9: 112a 769031i bk10: 132a 769102i bk11: 128a 768956i bk12: 132a 769122i bk13: 128a 769018i bk14: 124a 769144i bk15: 124a 769007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00754572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45793
	minimum = 6
	maximum = 66
Network latency average = 8.32888
	minimum = 6
	maximum = 50
Slowest packet = 51514
Flit latency average = 8.18603
	minimum = 6
	maximum = 49
Slowest flit = 85037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Accepted packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Injected flit rate average = 0.0731894
	minimum = 0.0422907 (at node 0)
	maximum = 0.114684 (at node 44)
Accepted flit rate average= 0.0731894
	minimum = 0.0552129 (at node 30)
	maximum = 0.09163 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5361 (4 samples)
	minimum = 6 (4 samples)
	maximum = 76.25 (4 samples)
Network latency average = 11.1485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54 (4 samples)
Flit latency average = 10.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Accepted packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Injected flit rate average = 0.0337805 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0560886 (4 samples)
Accepted flit rate average = 0.0337805 (4 samples)
	minimum = 0.025225 (4 samples)
	maximum = 0.043131 (4 samples)
Injected packet size average = 1.50464 (4 samples)
Accepted packet size average = 1.50464 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 33 sec (393 sec)
gpgpu_simulation_rate = 47926 (inst/sec)
gpgpu_simulation_rate = 3334 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 467904
gpu_sim_insn = 4974794
gpu_ipc =      10.6321
gpu_tot_sim_cycle = 2005717
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      11.8711
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 10293888
partiton_reqs_in_parallel_total    = 9116227
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.6774
partiton_reqs_in_parallel_util = 10293888
partiton_reqs_in_parallel_util_total    = 9116227
gpu_sim_cycle_parition_util = 467904
gpu_tot_sim_cycle_parition_util    = 414383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =       1.9335 GB/Sec
L2_BW_total  =       2.0270 GB/Sec
gpu_total_sim_rate=30408

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
578, 578, 577, 578, 577, 578, 826, 578, 578, 578, 578, 578, 578, 578, 578, 578, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 465, 465, 465, 465, 465, 465, 714, 465, 465, 465, 465, 465, 465, 465, 465, 465, 633, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113827	W0_Idle:42270688	W0_Scoreboard:5987489	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1615 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2005716 
mrq_lat_table:2933 	267 	270 	560 	304 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28390 	9452 	39 	8 	899 	129 	2571 	1210 	4 	17 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18814 	366 	109 	3 	18697 	51 	2 	4 	5 	899 	129 	2571 	1210 	5 	16 	13 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29929 	8024 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	527 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	206 	50 	1 	3 	7 	4 	15 	14 	4 	9 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    179944    201232    192488    234850    184656    184659    327105    198350    278201    432780    243448    326400     96084    272911    384319    291049 
dram[1]:    323040    183504    184159    431804    203933    190908    219296      4511    127965    181665    246719    326761    164840    164843    212028    459633 
dram[2]:    429759    183504    136746    244440    184709    184714    266664    216360    105242    275627    201991    201344    164840    355238    324118    460768 
dram[3]:    183492    183495    202493    280824    108181    264003    355794    220942    243779    268952    462036    461045    320986    321989    460921    214277 
dram[4]:    133375    243764    271712    184061    184663    184670    181522    293141    293591     92129    289887    447525    383077    164844    252585    215109 
dram[5]:    183501    194807    425200    184077    285230    278027    115552    325612    276500    267494    185243    216411    196814    207941    322548    160206 
dram[6]:    183490    183492    184124    184152    280431    184668    194968    235014    181824    389223     11447    214554    422621    275492    165056    289203 
dram[7]:    191015    183499    143575    184209    184694    195475    324185    251619    410460    462103    285909    265307    327253    436275    196291    287778 
dram[8]:    183492    183496    184108    184123    171335    184728     65672    217263    198246    459685    461728    248614    164840    250109    278163    165044 
dram[9]:    183500    183504    135990    184165    336893    322256    291452       990    458441    250325     11470    326288    164840    328194    325051    210553 
dram[10]:    370600    183504    184265    184269    267937    184683    188063    214661    276797    129820    175851    281505     82958    281056    324401    459120 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  4.375000  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  3.833333  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  4.500000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  3.714286  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  6.000000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  7.000000  4.166667  7.250000  9.333333  5.285714  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  5.500000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/692 = 6.952312
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      16869     23302      2133      4442      1985      6006      1838      2025      9903      9087     15954     15127     25436     23433     19003     19919
dram[1]:      19113     19887      8931      2010      2046      3184      2558      1847     12277     12365     20615     15858     26320     25566     19961     18840
dram[2]:      17437     22055     10310      3296     10367      1842      1632      1798      9925     10259     14813     14272     26328     24975     19895     19966
dram[3]:      29871     14786      2950      2329      3336      1783      1640      1983     11699     10560     15452     14530     23630     25031     21650     20459
dram[4]:      16047     18502     12341      2127      2270      2120      1629      1944     10195     10894     20062     15942     23412     26311     18286     20223
dram[5]:      20938     18146      4992      1982      5446      1975      5779      1841      9510      8717     13646     14261     23420     25135     20842     22645
dram[6]:      19941     21557      9215     14867     10790      2051      1714      1507      8057     10143     16256     15333     27268     22632     21011     20272
dram[7]:      19871     19861      2091      5728      2091      1768      3152      4119     11491     11856     18345     20489     19860     22620     20300     29571
dram[8]:      19248     17149      6459      1792      1629      2025      4757      1567     12324     11875     16244     15762     21531     20408     28460     24002
dram[9]:      18206     17168      2298      2066      1817      1633      1906      2098     12558     12134     15784     16255     23246     23233     22651     22346
dram[10]:      14944     17351      2821     16576      2284      1671      4983      1767     10838     10375     17834     14103     23296     20892     22004     22632
maximum mf latency per bank:
dram[0]:      18192     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     92233    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:     257915     18198     10825       371     31545       885       491       556     31713     31416     10645     11297     31355     31742     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    152500     10691     13300     13301     18277     18308
dram[5]:      18169     18189     65706       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540    131347       444      1768       512     10601     10618     10644     10682    145205     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413     31913     32761     10616     10646    138444    248157     13300     13316     20756    257910
dram[8]:      18166     18213    126089       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418      1054       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207     24566    258751     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1638271 n_nop=1636481 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.002056
n_activity=6155 dram_eff=0.5472
bk0: 92a 1637851i bk1: 68a 1637985i bk2: 76a 1638066i bk3: 76a 1637986i bk4: 68a 1638081i bk5: 76a 1637932i bk6: 76a 1637901i bk7: 68a 1637832i bk8: 120a 1637939i bk9: 128a 1637673i bk10: 136a 1637853i bk11: 140a 1637669i bk12: 132a 1637945i bk13: 136a 1637772i bk14: 140a 1637908i bk15: 132a 1637803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00462317
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1638271 n_nop=1636484 n_act=64 n_pre=48 n_req=433 n_rd=1656 n_write=19 bw_util=0.002045
n_activity=6219 dram_eff=0.5387
bk0: 80a 1637954i bk1: 76a 1637937i bk2: 72a 1638057i bk3: 76a 1638005i bk4: 68a 1638086i bk5: 84a 1637896i bk6: 72a 1637891i bk7: 68a 1637856i bk8: 108a 1637964i bk9: 132a 1637669i bk10: 152a 1637710i bk11: 140a 1637692i bk12: 128a 1637983i bk13: 132a 1637819i bk14: 132a 1637948i bk15: 136a 1637758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00433079
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1638271 n_nop=1636425 n_act=69 n_pre=53 n_req=446 n_rd=1704 n_write=20 bw_util=0.002105
n_activity=6556 dram_eff=0.5259
bk0: 84a 1637925i bk1: 72a 1638008i bk2: 92a 1637868i bk3: 88a 1637924i bk4: 80a 1637980i bk5: 72a 1637947i bk6: 84a 1637826i bk7: 76a 1637840i bk8: 120a 1637874i bk9: 120a 1637718i bk10: 140a 1637829i bk11: 140a 1637692i bk12: 128a 1637983i bk13: 140a 1637753i bk14: 132a 1637959i bk15: 136a 1637799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00419467
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1638271 n_nop=1636458 n_act=65 n_pre=49 n_req=442 n_rd=1676 n_write=23 bw_util=0.002074
n_activity=6350 dram_eff=0.5351
bk0: 80a 1637919i bk1: 92a 1637817i bk2: 72a 1638068i bk3: 68a 1638069i bk4: 76a 1638019i bk5: 84a 1637917i bk6: 80a 1637933i bk7: 68a 1637877i bk8: 116a 1637931i bk9: 124a 1637687i bk10: 132a 1637922i bk11: 140a 1637709i bk12: 140a 1637887i bk13: 136a 1637766i bk14: 132a 1637919i bk15: 136a 1637809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00385284
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1638271 n_nop=1636467 n_act=65 n_pre=49 n_req=439 n_rd=1668 n_write=22 bw_util=0.002063
n_activity=6252 dram_eff=0.5406
bk0: 88a 1637864i bk1: 84a 1637848i bk2: 84a 1637981i bk3: 72a 1638014i bk4: 64a 1638111i bk5: 68a 1638023i bk6: 88a 1637747i bk7: 76a 1637827i bk8: 112a 1637880i bk9: 112a 1637803i bk10: 136a 1637871i bk11: 132a 1637751i bk12: 136a 1637914i bk13: 128a 1637846i bk14: 148a 1637790i bk15: 140a 1637716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00432651
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1638271 n_nop=1636437 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.002095
n_activity=6394 dram_eff=0.5368
bk0: 72a 1638003i bk1: 84a 1637885i bk2: 84a 1637967i bk3: 76a 1638019i bk4: 76a 1637996i bk5: 68a 1637980i bk6: 68a 1637890i bk7: 76a 1637824i bk8: 120a 1637908i bk9: 128a 1637703i bk10: 148a 1637765i bk11: 144a 1637693i bk12: 136a 1637935i bk13: 140a 1637726i bk14: 140a 1637874i bk15: 132a 1637821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0046366
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1638271 n_nop=1636447 n_act=64 n_pre=48 n_req=443 n_rd=1692 n_write=20 bw_util=0.00209
n_activity=6389 dram_eff=0.5359
bk0: 80a 1637993i bk1: 72a 1637939i bk2: 80a 1637976i bk3: 68a 1638032i bk4: 80a 1637972i bk5: 72a 1637964i bk6: 80a 1637898i bk7: 80a 1637792i bk8: 136a 1637815i bk9: 116a 1637757i bk10: 132a 1637904i bk11: 136a 1637704i bk12: 140a 1637885i bk13: 136a 1637773i bk14: 140a 1637881i bk15: 144a 1637612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00432102
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1638271 n_nop=1636437 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.00209
n_activity=6448 dram_eff=0.531
bk0: 76a 1637982i bk1: 80a 1637963i bk2: 76a 1638034i bk3: 72a 1638004i bk4: 68a 1638095i bk5: 72a 1637952i bk6: 76a 1637860i bk7: 88a 1637798i bk8: 112a 1637949i bk9: 108a 1637829i bk10: 148a 1637783i bk11: 152a 1637573i bk12: 148a 1637806i bk13: 136a 1637756i bk14: 144a 1637837i bk15: 136a 1637777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00407808
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1638271 n_nop=1636528 n_act=51 n_pre=35 n_req=427 n_rd=1640 n_write=17 bw_util=0.002023
n_activity=5746 dram_eff=0.5767
bk0: 68a 1638023i bk1: 76a 1637963i bk2: 92a 1637967i bk3: 92a 1638014i bk4: 76a 1637969i bk5: 64a 1637972i bk6: 68a 1637884i bk7: 80a 1637761i bk8: 108a 1637969i bk9: 112a 1637841i bk10: 132a 1637945i bk11: 136a 1637786i bk12: 132a 1637937i bk13: 144a 1637710i bk14: 136a 1637902i bk15: 124a 1637838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00409334
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1638271 n_nop=1636574 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001967
n_activity=5499 dram_eff=0.5859
bk0: 72a 1638028i bk1: 72a 1637948i bk2: 72a 1638080i bk3: 76a 1638052i bk4: 72a 1638043i bk5: 72a 1637933i bk6: 76a 1637851i bk7: 64a 1637848i bk8: 112a 1637936i bk9: 116a 1637799i bk10: 132a 1637928i bk11: 132a 1637776i bk12: 132a 1637962i bk13: 132a 1637823i bk14: 128a 1637967i bk15: 140a 1637747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00348294
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7fe6e9fb4150 :  mf: uid=754509, sid06:w17, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (2005716), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1638271 n_nop=1636447 n_act=67 n_pre=51 n_req=444 n_rd=1683 n_write=23 bw_util=0.002083
n_activity=6457 dram_eff=0.5284
bk0: 88a 1637957i bk1: 76a 1637978i bk2: 80a 1637999i bk3: 72a 1638036i bk4: 72a 1638053i bk5: 80a 1637905i bk6: 79a 1637821i bk7: 72a 1637809i bk8: 128a 1637843i bk9: 128a 1637716i bk10: 136a 1637894i bk11: 140a 1637671i bk12: 132a 1637949i bk13: 140a 1637735i bk14: 132a 1637903i bk15: 128a 1637795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00374297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.14269
	minimum = 6
	maximum = 29
Network latency average = 7.13709
	minimum = 6
	maximum = 27
Slowest packet = 81011
Flit latency average = 6.7378
	minimum = 6
	maximum = 26
Slowest flit = 121786
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000407991
	minimum = 0.000307756 (at node 20)
	maximum = 0.000513995 (at node 42)
Accepted packet rate average = 0.000407991
	minimum = 0.000307756 (at node 20)
	maximum = 0.000513995 (at node 42)
Injected flit rate average = 0.000612883
	minimum = 0.000307756 (at node 20)
	maximum = 0.00100876 (at node 42)
Accepted flit rate average= 0.000612883
	minimum = 0.000446674 (at node 37)
	maximum = 0.000901896 (at node 7)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2574 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 10.3462 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.6 (5 samples)
Flit latency average = 10.1448 (5 samples)
	minimum = 6 (5 samples)
	maximum = 47.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0180423 (5 samples)
	minimum = 0.0153288 (5 samples)
	maximum = 0.0221011 (5 samples)
Accepted packet rate average = 0.0180423 (5 samples)
	minimum = 0.0153288 (5 samples)
	maximum = 0.0221011 (5 samples)
Injected flit rate average = 0.027147 (5 samples)
	minimum = 0.0153288 (5 samples)
	maximum = 0.0450727 (5 samples)
Accepted flit rate average = 0.027147 (5 samples)
	minimum = 0.0202693 (5 samples)
	maximum = 0.0346852 (5 samples)
Injected packet size average = 1.50463 (5 samples)
Accepted packet size average = 1.50463 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 3 sec (783 sec)
gpgpu_simulation_rate = 30408 (inst/sec)
gpgpu_simulation_rate = 2561 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 14227
gpu_sim_insn = 4448504
gpu_ipc =     312.6804
gpu_tot_sim_cycle = 2242094
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      12.6037
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14536
partiton_reqs_in_parallel = 312994
partiton_reqs_in_parallel_total    = 19410115
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.7967
partiton_reqs_in_parallel_util = 312994
partiton_reqs_in_parallel_util_total    = 19410115
gpu_sim_cycle_parition_util = 14227
gpu_tot_sim_cycle_parition_util    = 882287
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =      58.9144 GB/Sec
L2_BW_total  =       2.1872 GB/Sec
gpu_total_sim_rate=35016

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
704, 704, 703, 704, 718, 704, 952, 704, 704, 704, 704, 704, 704, 704, 704, 704, 639, 654, 639, 639, 639, 639, 639, 639, 639, 639, 639, 639, 639, 639, 639, 639, 549, 549, 549, 549, 549, 549, 798, 549, 564, 549, 549, 549, 549, 549, 549, 549, 717, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130866	W0_Idle:42865653	W0_Scoreboard:6030214	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1378 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2242093 
mrq_lat_table:2933 	267 	270 	560 	304 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37173 	9457 	39 	8 	901 	129 	2624 	1210 	4 	17 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24352 	470 	110 	3 	21842 	51 	2 	4 	5 	901 	129 	2624 	1210 	5 	16 	13 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	36907 	9143 	3862 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	527 	672 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	214 	50 	2 	3 	8 	4 	15 	14 	4 	9 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    179944    201232    192488    234850    184656    184659    327105    198350    278201    432780    243448    326400     96084    272911    384319    291049 
dram[1]:    323040    183504    184159    431804    203933    190908    219296      4511    127965    181665    246719    326761    164840    164843    212028    459633 
dram[2]:    429759    183504    136746    244440    184709    184714    266664    216360    105242    275627    201991    201344    164840    355238    324118    460768 
dram[3]:    183492    183495    202493    280824    108181    264003    355794    220942    243779    268952    462036    461045    320986    321989    460921    214277 
dram[4]:    133375    243764    271712    184061    184663    184670    181522    293141    293591     92129    289887    447525    383077    164844    252585    215109 
dram[5]:    183501    194807    425200    184077    285230    278027    115552    325612    276500    267494    185243    216411    196814    207941    322548    160206 
dram[6]:    183490    183492    184124    184152    280431    184668    194968    235014    181824    389223     11447    214554    422621    275492    165056    289203 
dram[7]:    191015    183499    143575    184209    184694    195475    324185    251619    410460    462103    285909    265307    327253    436275    196291    287778 
dram[8]:    183492    183496    184108    184123    171335    184728     65672    217263    198246    459685    461728    248614    164840    250109    278163    165044 
dram[9]:    183500    183504    135990    184165    336893    322256    291452       990    458441    250325     11470    326288    164840    328194    325051    210553 
dram[10]:    370600    183504    184265    184269    267937    184683    188063    214661    276797    129820    175851    281505     82958    281056    324401    459120 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  4.375000  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  3.833333  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  4.500000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  3.714286  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  6.000000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  7.000000  4.166667  7.250000  9.333333  5.285714  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  5.500000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/692 = 6.952312
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      16898     23324      2171      4453      2512      6499      2503      2735     10281      9378     17191     16586     25735     23709     19272     20210
dram[1]:      19142     19924      8938      2045      2621      3635      3230      2550     12679     13624     21159     16482     26681     25907     20270     19112
dram[2]:      17447     22081     10338      3342     10810      2375      2192      2449     10603     10537     15450     15162     26665     25260     20229     20292
dram[3]:      29883     14828      2970      2372      3782      2189      2240      2628     12387     11211     15810     15152     23898     25312     21990     20775
dram[4]:      16062     18517     12378      2164      2779      2600      2096      2603     11258     11239     21375     16293     23684     26625     18599     20564
dram[5]:      20951     18162      5013      2012      5897      2454      6481      2498     10176      9029     14201     15452     23688     25396     21144     22976
dram[6]:      19989     21564      9232     14896     11195      2566      2327      2012      8374     11253     17250     16282     27585     22944     21294     20572
dram[7]:      19894     19907      2091      5735      2648      2291      3677      4560     12287     12644     18953     21059     20139     22941     20609     29906
dram[8]:      19256     17174      6509      1868      2033      2596      5378      2089     13965     12277     17271     16752     22430     20704     28799     24361
dram[9]:      18259     17180      2305      2097      2335      2100      2540      2803     13321     12591     16117     16910     23568     23544     22981     22610
dram[10]:      14986     17382      2831     16603      2794      2155      5537      2390     11557     11003     18431     14931     23602     21151     22279     22905
maximum mf latency per bank:
dram[0]:      18192     18205       358     52123       412     84262       502       490     10608     27397     10941     10892     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     92233    248804     10956     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10999     32067     10824     10869     13306     79960     18268     18283
dram[3]:     257915     18198     10825       371     31545       885       491       556     31713     31416     10645     11297     31355     31742     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     11064     10616    152500     10691     13300     13301     18277     18308
dram[5]:      18169     18189     65706       360     78590       441     68354       518     11016     10623     30159     10898     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540    131347       444      1768       512     10601     11018     10692     10821    145205     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413     31913     32761     11071     10958    138444    248157     13300     13316     20756    257910
dram[8]:      18166     18213    126089       366       460       441     32701       489     11070     10673     10880     10881     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418      1054       501     11012     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207     24566    258751     10795       430     75319       489     14952     10959     85985     10897     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1664687 n_nop=1662897 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.002023
n_activity=6155 dram_eff=0.5472
bk0: 92a 1664267i bk1: 68a 1664401i bk2: 76a 1664482i bk3: 76a 1664402i bk4: 68a 1664497i bk5: 76a 1664348i bk6: 76a 1664317i bk7: 68a 1664248i bk8: 120a 1664355i bk9: 128a 1664089i bk10: 136a 1664269i bk11: 140a 1664085i bk12: 132a 1664361i bk13: 136a 1664188i bk14: 140a 1664324i bk15: 132a 1664219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0045498
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1664687 n_nop=1662900 n_act=64 n_pre=48 n_req=433 n_rd=1656 n_write=19 bw_util=0.002012
n_activity=6219 dram_eff=0.5387
bk0: 80a 1664370i bk1: 76a 1664353i bk2: 72a 1664473i bk3: 76a 1664421i bk4: 68a 1664502i bk5: 84a 1664312i bk6: 72a 1664307i bk7: 68a 1664272i bk8: 108a 1664380i bk9: 132a 1664085i bk10: 152a 1664126i bk11: 140a 1664108i bk12: 128a 1664399i bk13: 132a 1664235i bk14: 132a 1664364i bk15: 136a 1664174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00426206
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1664687 n_nop=1662841 n_act=69 n_pre=53 n_req=446 n_rd=1704 n_write=20 bw_util=0.002071
n_activity=6556 dram_eff=0.5259
bk0: 84a 1664341i bk1: 72a 1664424i bk2: 92a 1664284i bk3: 88a 1664340i bk4: 80a 1664396i bk5: 72a 1664363i bk6: 84a 1664242i bk7: 76a 1664256i bk8: 120a 1664290i bk9: 120a 1664134i bk10: 140a 1664245i bk11: 140a 1664108i bk12: 128a 1664399i bk13: 140a 1664169i bk14: 132a 1664375i bk15: 136a 1664215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0041281
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1664687 n_nop=1662874 n_act=65 n_pre=49 n_req=442 n_rd=1676 n_write=23 bw_util=0.002041
n_activity=6350 dram_eff=0.5351
bk0: 80a 1664335i bk1: 92a 1664233i bk2: 72a 1664484i bk3: 68a 1664485i bk4: 76a 1664435i bk5: 84a 1664333i bk6: 80a 1664349i bk7: 68a 1664293i bk8: 116a 1664347i bk9: 124a 1664103i bk10: 132a 1664338i bk11: 140a 1664125i bk12: 140a 1664303i bk13: 136a 1664182i bk14: 132a 1664335i bk15: 136a 1664225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0037917
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1664687 n_nop=1662883 n_act=65 n_pre=49 n_req=439 n_rd=1668 n_write=22 bw_util=0.00203
n_activity=6252 dram_eff=0.5406
bk0: 88a 1664280i bk1: 84a 1664264i bk2: 84a 1664397i bk3: 72a 1664430i bk4: 64a 1664527i bk5: 68a 1664439i bk6: 88a 1664163i bk7: 76a 1664243i bk8: 112a 1664296i bk9: 112a 1664219i bk10: 136a 1664287i bk11: 132a 1664167i bk12: 136a 1664330i bk13: 128a 1664262i bk14: 148a 1664206i bk15: 140a 1664132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00425786
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1664687 n_nop=1662853 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.002062
n_activity=6394 dram_eff=0.5368
bk0: 72a 1664419i bk1: 84a 1664301i bk2: 84a 1664383i bk3: 76a 1664435i bk4: 76a 1664412i bk5: 68a 1664396i bk6: 68a 1664306i bk7: 76a 1664240i bk8: 120a 1664324i bk9: 128a 1664119i bk10: 148a 1664181i bk11: 144a 1664109i bk12: 136a 1664351i bk13: 140a 1664142i bk14: 140a 1664290i bk15: 132a 1664237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00456302
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1664687 n_nop=1662863 n_act=64 n_pre=48 n_req=443 n_rd=1692 n_write=20 bw_util=0.002057
n_activity=6389 dram_eff=0.5359
bk0: 80a 1664409i bk1: 72a 1664355i bk2: 80a 1664392i bk3: 68a 1664448i bk4: 80a 1664388i bk5: 72a 1664380i bk6: 80a 1664314i bk7: 80a 1664208i bk8: 136a 1664231i bk9: 116a 1664173i bk10: 132a 1664320i bk11: 136a 1664120i bk12: 140a 1664301i bk13: 136a 1664189i bk14: 140a 1664297i bk15: 144a 1664028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00425245
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1664687 n_nop=1662853 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.002057
n_activity=6448 dram_eff=0.531
bk0: 76a 1664398i bk1: 80a 1664379i bk2: 76a 1664450i bk3: 72a 1664420i bk4: 68a 1664511i bk5: 72a 1664368i bk6: 76a 1664276i bk7: 88a 1664214i bk8: 112a 1664365i bk9: 108a 1664245i bk10: 148a 1664199i bk11: 152a 1663989i bk12: 148a 1664222i bk13: 136a 1664172i bk14: 144a 1664253i bk15: 136a 1664193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00401337
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1664687 n_nop=1662944 n_act=51 n_pre=35 n_req=427 n_rd=1640 n_write=17 bw_util=0.001991
n_activity=5746 dram_eff=0.5767
bk0: 68a 1664439i bk1: 76a 1664379i bk2: 92a 1664383i bk3: 92a 1664430i bk4: 76a 1664385i bk5: 64a 1664388i bk6: 68a 1664300i bk7: 80a 1664177i bk8: 108a 1664385i bk9: 112a 1664257i bk10: 132a 1664361i bk11: 136a 1664202i bk12: 132a 1664353i bk13: 144a 1664126i bk14: 136a 1664318i bk15: 124a 1664254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00402839
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1664687 n_nop=1662990 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001935
n_activity=5499 dram_eff=0.5859
bk0: 72a 1664444i bk1: 72a 1664364i bk2: 72a 1664496i bk3: 76a 1664468i bk4: 72a 1664459i bk5: 72a 1664349i bk6: 76a 1664267i bk7: 64a 1664264i bk8: 112a 1664352i bk9: 116a 1664215i bk10: 132a 1664344i bk11: 132a 1664192i bk12: 132a 1664378i bk13: 132a 1664239i bk14: 128a 1664383i bk15: 140a 1664163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00342767
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1664687 n_nop=1662862 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.002051
n_activity=6470 dram_eff=0.5277
bk0: 88a 1664373i bk1: 76a 1664394i bk2: 80a 1664415i bk3: 72a 1664452i bk4: 72a 1664469i bk5: 80a 1664321i bk6: 80a 1664235i bk7: 72a 1664225i bk8: 128a 1664259i bk9: 128a 1664132i bk10: 136a 1664310i bk11: 140a 1664087i bk12: 132a 1664365i bk13: 140a 1664151i bk14: 132a 1664319i bk15: 128a 1664211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00368358

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.25749
	minimum = 6
	maximum = 46
Network latency average = 8.1292
	minimum = 6
	maximum = 46
Slowest packet = 97600
Flit latency average = 7.91681
	minimum = 6
	maximum = 45
Slowest flit = 146703
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0124322
	minimum = 0.0101223 (at node 7)
	maximum = 0.0195768 (at node 44)
Accepted packet rate average = 0.0124322
	minimum = 0.0101223 (at node 7)
	maximum = 0.0195768 (at node 44)
Injected flit rate average = 0.0186482
	minimum = 0.0106847 (at node 7)
	maximum = 0.0326163 (at node 44)
Accepted flit rate average= 0.0186482
	minimum = 0.0141291 (at node 42)
	maximum = 0.0261142 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5907 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.3333 (6 samples)
Network latency average = 9.97673 (6 samples)
	minimum = 6 (6 samples)
	maximum = 48.1667 (6 samples)
Flit latency average = 9.77349 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0171073 (6 samples)
	minimum = 0.0144611 (6 samples)
	maximum = 0.0216804 (6 samples)
Accepted packet rate average = 0.0171073 (6 samples)
	minimum = 0.0144611 (6 samples)
	maximum = 0.0216804 (6 samples)
Injected flit rate average = 0.0257305 (6 samples)
	minimum = 0.0145548 (6 samples)
	maximum = 0.0429966 (6 samples)
Accepted flit rate average = 0.0257305 (6 samples)
	minimum = 0.019246 (6 samples)
	maximum = 0.0332567 (6 samples)
Injected packet size average = 1.50407 (6 samples)
Accepted packet size average = 1.50407 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 27 sec (807 sec)
gpgpu_simulation_rate = 35016 (inst/sec)
gpgpu_simulation_rate = 2778 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 140087
gpu_sim_insn = 4995458
gpu_ipc =      35.6597
gpu_tot_sim_cycle = 2609403
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =      12.7439
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14536
partiton_reqs_in_parallel = 3081914
partiton_reqs_in_parallel_total    = 19723109
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.7396
partiton_reqs_in_parallel_util = 3081914
partiton_reqs_in_parallel_util_total    = 19723109
gpu_sim_cycle_parition_util = 140087
gpu_tot_sim_cycle_parition_util    = 896514
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =      10.4935 GB/Sec
L2_BW_total  =       2.4426 GB/Sec
gpu_total_sim_rate=35718

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617441
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
819, 819, 818, 819, 833, 819, 1067, 819, 819, 819, 819, 819, 819, 819, 819, 1016, 754, 769, 754, 754, 925, 754, 754, 754, 754, 754, 1029, 754, 754, 754, 754, 754, 641, 641, 641, 837, 641, 641, 890, 890, 656, 641, 641, 641, 641, 641, 641, 641, 832, 620, 620, 620, 843, 620, 620, 620, 620, 620, 620, 620, 620, 620, 869, 620, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153988	W0_Idle:48272178	W0_Scoreboard:7689578	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1119 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2609402 
mrq_lat_table:4990 	268 	279 	1245 	337 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	50970 	11068 	42 	14 	918 	154 	2651 	1216 	11 	21 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	35127 	502 	110 	3 	26447 	51 	4 	6 	12 	917 	155 	2649 	1216 	12 	20 	13 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	49995 	9524 	3868 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	527 	2700 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	374 	80 	8 	5 	9 	7 	19 	19 	7 	9 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    179944    201232    192488    234850    184656    184659    327105    198350    278201    432780    243448    326400     96084    272911    384319    291049 
dram[1]:    323040    183504    184159    431804    203933    190908    219296     63536    127965    181665    246719    326761    164840    164843    212028    459633 
dram[2]:    429759    183504    136746    244440    184709    184714    266664    216360    105242    275627    201991    201344    164840    355238    324118    460768 
dram[3]:    183492    183495    202493    280824    108181    264003    355794    220942    243779    268952    462036    461045    320986    321989    460921    214277 
dram[4]:    133375    243764    271712    184061    184663    184670    181522    293141    293591     92129    289887    447525    383077    164844    252585    215109 
dram[5]:    183501    194807    425200    184077    285230    278027    115552    325612    276500    267494    185243    216411    196814    207941    322548    160206 
dram[6]:    183490    183492    184124    184152    280431    184668    194968    235014    181824    389223     60907    214554    422621    275492    165056    289203 
dram[7]:    191015    183499    143575    184209    184694    195475    324185    251619    410460    462103    285909    265307    327253    436275    196291    287778 
dram[8]:    183492    183496    184108    184123    171335    184728     76806    217263    198246    459685    461728    248614    164840    250109    278163    165044 
dram[9]:    183500    183504    135990    184165    336893    322256    291452     34711    458441    250325     60453    326288    164840    328194    325051    210553 
dram[10]:    370600    183504    184265    184269    267937    184683    188063    214661    276797    129820    175851    281505     82958    281056    324401    459120 
average row accesses per activate:
dram[0]:  2.687500  2.583333  3.500000  3.777778  3.727273  2.722222  2.764706  2.727273  3.642857  3.117647  3.588235  3.466667  4.800000  4.666667  4.700000  7.333333 
dram[1]:  2.666667  2.642857  3.363636  3.875000  2.916667  3.083333  2.857143  2.785714  3.923077  2.823529  4.272727  4.500000  7.333333  5.571429  4.818182  4.727273 
dram[2]:  2.086957  3.777778  2.166667  2.750000  3.800000  2.846154  2.714286  3.181818  3.235294  3.500000  3.222222  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.777778  2.785714  3.777778  3.700000  2.500000  2.625000  2.916667  2.500000  3.571429  3.058824  5.111111  4.250000  5.222222  5.875000  5.714286  4.818182 
dram[4]:  2.529412  2.600000  3.363636  3.333333  3.333333  3.200000  3.000000  3.285714  3.846154  4.090909  4.153846  4.545455  4.727273  7.000000  5.222222  4.888889 
dram[5]:  2.866667  2.625000  2.315789  4.000000  3.000000  3.875000  3.714286  3.222222  4.272727  3.352941  3.588235  3.500000  6.142857  3.285714  4.454545  4.166667 
dram[6]:  3.142857  4.428571  2.846154  3.222222  3.454545  2.583333  2.900000  2.533333  3.470588  3.176471  5.875000  3.058824  3.235294  4.900000  6.125000  4.090909 
dram[7]:  3.545455  4.000000  3.714286  2.909091  3.000000  3.100000  2.785714  3.416667  4.200000  4.888889  3.933333  3.600000  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.857143  3.300000  3.900000  4.333333  2.916667  2.800000  3.000000  2.642857  4.181818  3.727273  3.642857  3.928571  4.727273  4.363636  5.200000  5.125000 
dram[9]:  3.625000  3.125000  2.533333  3.083333  2.277778  3.888889  2.833333  3.875000  3.538461  4.000000  3.714286  4.363636  5.222222  4.900000  4.636364  3.846154 
dram[10]:  4.714286  3.230769  2.529412  3.625000  3.153846  3.000000  3.357143  2.523809  2.842105  3.111111  4.600000  4.000000  6.250000  5.000000  3.642857  6.833333 
average row locality = 7596/2116 = 3.589792
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         9        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      10236     15606      1589      3154      1385      3109      1485      1962      6536      7150     10229     12364     18794     21158     15253     15954
dram[1]:      10556     12771      4962      1811      1672      2492      1798      1408      7275     11476     18882     14002     19751     23941     13369     13949
dram[2]:       8802     12147      7125      2107      6424      1569      1624      1711      6274      6540      9927     12097     21787     20253     18990     16483
dram[3]:      13508     11006      2126      1562      2111      1540      1653      1308      7754      7226     12124     11338     19612     19193     19051     14473
dram[4]:       9785     11644      8194      1898      1811      2113      1524      1250      7099      7361     14003     11085     16808     20634     16572     17631
dram[5]:       9655     10067      3127      1368      4305      1640      5109      1913      7323      5892     10006     12045     20282     15402     16302     16671
dram[6]:       9552     13726      5965      9373      9071      4532      2200      1494      5735      6609     12488     11683     18417     16713     16899     17757
dram[7]:      10682     10397      2160      3854      1821      1875      2207      3033      8777      8377     12260     15983     16191     20966     15675     24576
dram[8]:      12638     10446      4753      1574      1764      1986      2951      3884      8794      9255     11834     10829     16684     17159     19740     20315
dram[9]:      11821     13662      1723      1597      1605      1479      1544      1604      8474      9514     11226     12012     17413     16713     15440     17474
dram[10]:      10380      8222      2139     10984      1600      1317      2776      1282      7827      7029     14382     11323     16352     18409     15221     18769
maximum mf latency per bank:
dram[0]:      18192     59308       359     52123       412     84262      9304      4902     10608     27397     10941     10892     21279     13337     18334     18365
dram[1]:      18152     58990    128582       364      2606     31869     18179       492     39113     92233    248804     18882     13300     62731     18301     20137
dram[2]:      18149     18175    213550     32738     98251      2063      2799      6224     10999     32067     10824     10869     13306     79960     18268     18283
dram[3]:     257915     18198     10825       371     31545       885       491       556     31713     31416     10645     11297     31355     31742     18309     18339
dram[4]:      18159     25583    240381       371       497     11958      3445       526     11064     10616    152500     10691     13300     13301     18277     18308
dram[5]:      18169     18189     65706       360     78590       441     68354      1143     11016     10623     30159     10898     13300     85125     20106     53883
dram[6]:      18170     18183     77721    213540    131347     75750      5446       512     10601     11018     10692     11369    145205     13322     28241     23927
dram[7]:      18158     18197       363     67274     15586      5640     31913     32761     11071     10958    138444    248157     13300     13316     20756    257910
dram[8]:      18166     18213    126089       366      8195      7385     32701     75765     11070     11550     10880     10881     13300     13301    248288     53802
dram[9]:      18177     18204      6604       361      5273       418      1054       501     11012     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207     24566    258751     10795       430     75319     10878     14952     10959     85985     10897     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924807 n_nop=1921912 n_act=203 n_pre=187 n_req=708 n_rd=2396 n_write=109 bw_util=0.002603
n_activity=13871 dram_eff=0.3612
bk0: 136a 1924051i bk1: 112a 1924184i bk2: 116a 1924291i bk3: 116a 1924310i bk4: 132a 1924232i bk5: 144a 1923908i bk6: 156a 1923859i bk7: 108a 1924038i bk8: 172a 1924075i bk9: 172a 1923876i bk10: 200a 1923865i bk11: 188a 1923827i bk12: 168a 1924189i bk13: 156a 1924132i bk14: 168a 1924210i bk15: 152a 1924193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00465241
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc0957280, atomic=0 1 entries : 0x7fe6e8fd9110 :  mf: uid=1064119, sid16:w49, part=1, addr=0xc0957280, load , size=32, unknown  status = IN_PARTITION_DRAM (2609402), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924807 n_nop=1922034 n_act=186 n_pre=170 n_req=675 n_rd=2323 n_write=94 bw_util=0.002511
n_activity=13203 dram_eff=0.3661
bk0: 136a 1924110i bk1: 124a 1924096i bk2: 116a 1924259i bk3: 112a 1924356i bk4: 116a 1924259i bk5: 132a 1924164i bk6: 124a 1924017i bk7: 128a 1923950i bk8: 168a 1924068i bk9: 180a 1923861i bk10: 176a 1924142i bk11: 172a 1924014i bk12: 152a 1924333i bk13: 148a 1924223i bk14: 172a 1924163i bk15: 167a 1924018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00427939
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924807 n_nop=1921892 n_act=206 n_pre=190 n_req=698 n_rd=2428 n_write=91 bw_util=0.002617
n_activity=14183 dram_eff=0.3552
bk0: 156a 1923862i bk1: 124a 1924257i bk2: 132a 1924063i bk3: 144a 1924045i bk4: 124a 1924246i bk5: 128a 1924085i bk6: 128a 1924032i bk7: 124a 1924045i bk8: 188a 1923932i bk9: 192a 1923813i bk10: 200a 1923872i bk11: 176a 1923912i bk12: 148a 1924360i bk13: 164a 1924096i bk14: 140a 1924434i bk15: 160a 1924186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00420094
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924807 n_nop=1921894 n_act=202 n_pre=186 n_req=713 n_rd=2416 n_write=109 bw_util=0.002624
n_activity=13809 dram_eff=0.3657
bk0: 152a 1923930i bk1: 128a 1924077i bk2: 128a 1924330i bk3: 120a 1924268i bk4: 148a 1924049i bk5: 132a 1924045i bk6: 128a 1924133i bk7: 140a 1923814i bk8: 172a 1924079i bk9: 176a 1923795i bk10: 164a 1924193i bk11: 180a 1923990i bk12: 164a 1924216i bk13: 160a 1924113i bk14: 148a 1924318i bk15: 176a 1924000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00398533
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924807 n_nop=1922030 n_act=182 n_pre=166 n_req=683 n_rd=2328 n_write=101 bw_util=0.002524
n_activity=12666 dram_eff=0.3835
bk0: 128a 1924046i bk1: 136a 1924052i bk2: 132a 1924272i bk3: 104a 1924319i bk4: 104a 1924334i bk5: 120a 1924258i bk6: 132a 1923986i bk7: 140a 1923836i bk8: 168a 1924045i bk9: 164a 1924008i bk10: 184a 1924012i bk11: 180a 1923922i bk12: 172a 1924127i bk13: 148a 1924204i bk14: 160a 1924217i bk15: 156a 1924113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00431212
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924807 n_nop=1921860 n_act=207 n_pre=191 n_req=719 n_rd=2440 n_write=109 bw_util=0.002649
n_activity=13949 dram_eff=0.3655
bk0: 140a 1924074i bk1: 136a 1924007i bk2: 140a 1924034i bk3: 128a 1924216i bk4: 124a 1924154i bk5: 104a 1924263i bk6: 96a 1924238i bk7: 108a 1924119i bk8: 164a 1924182i bk9: 188a 1923843i bk10: 212a 1923894i bk11: 180a 1923891i bk12: 156a 1924319i bk13: 216a 1923614i bk14: 172a 1924151i bk15: 176a 1924011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00462748
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924807 n_nop=1921953 n_act=196 n_pre=180 n_req=687 n_rd=2388 n_write=90 bw_util=0.002575
n_activity=13641 dram_eff=0.3633
bk0: 144a 1924068i bk1: 112a 1924270i bk2: 128a 1924205i bk3: 108a 1924313i bk4: 128a 1924220i bk5: 112a 1924186i bk6: 112a 1924201i bk7: 128a 1923959i bk8: 192a 1923959i bk9: 180a 1923821i bk10: 172a 1924193i bk11: 188a 1923792i bk12: 188a 1923992i bk13: 164a 1924048i bk14: 168a 1924220i bk15: 164a 1923972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00423263
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924807 n_nop=1922053 n_act=176 n_pre=160 n_req=675 n_rd=2324 n_write=94 bw_util=0.002512
n_activity=12870 dram_eff=0.3758
bk0: 136a 1924196i bk1: 136a 1924142i bk2: 92a 1924463i bk3: 104a 1924259i bk4: 144a 1924096i bk5: 108a 1924212i bk6: 132a 1923982i bk7: 136a 1924039i bk8: 148a 1924239i bk9: 148a 1924093i bk10: 204a 1923945i bk11: 192a 1923819i bk12: 172a 1924153i bk13: 144a 1924235i bk14: 172a 1924139i bk15: 156a 1924144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00402378
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924807 n_nop=1922090 n_act=174 n_pre=158 n_req=660 n_rd=2300 n_write=85 bw_util=0.002478
n_activity=12698 dram_eff=0.3756
bk0: 100a 1924368i bk1: 124a 1924197i bk2: 128a 1924285i bk3: 140a 1924277i bk4: 116a 1924251i bk5: 96a 1924236i bk6: 124a 1924034i bk7: 124a 1923947i bk8: 164a 1924170i bk9: 152a 1924087i bk10: 188a 1924070i bk11: 188a 1923877i bk12: 172a 1924156i bk13: 164a 1924052i bk14: 172a 1924160i bk15: 148a 1924159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00405235
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924807 n_nop=1922107 n_act=181 n_pre=165 n_req=653 n_rd=2268 n_write=86 bw_util=0.002446
n_activity=12343 dram_eff=0.3814
bk0: 104a 1924341i bk1: 96a 1924318i bk2: 132a 1924199i bk3: 128a 1924190i bk4: 136a 1924078i bk5: 120a 1924227i bk6: 112a 1924077i bk7: 108a 1924088i bk8: 164a 1924097i bk9: 148a 1924107i bk10: 184a 1924066i bk11: 176a 1924000i bk12: 160a 1924239i bk13: 164a 1924047i bk14: 168a 1924157i bk15: 168a 1924030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00367258
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1924807 n_nop=1921878 n_act=204 n_pre=188 n_req=725 n_rd=2416 n_write=121 bw_util=0.002636
n_activity=14220 dram_eff=0.3568
bk0: 116a 1924348i bk1: 132a 1924098i bk2: 148a 1924108i bk3: 104a 1924373i bk4: 128a 1924206i bk5: 132a 1924021i bk6: 140a 1923925i bk7: 160a 1923664i bk8: 188a 1923919i bk9: 192a 1923808i bk10: 164a 1924187i bk11: 176a 1923895i bk12: 164a 1924236i bk13: 156a 1924122i bk14: 172a 1924051i bk15: 144a 1924200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0039578

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12282
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.12947
	minimum = 6
	maximum = 39
Network latency average = 7.11242
	minimum = 6
	maximum = 29
Slowest packet = 118384
Flit latency average = 6.66971
	minimum = 6
	maximum = 28
Slowest flit = 177782
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00221421
	minimum = 0.00130991 (at node 4)
	maximum = 0.00284111 (at node 38)
Accepted packet rate average = 0.00221421
	minimum = 0.00130991 (at node 4)
	maximum = 0.00284111 (at node 38)
Injected flit rate average = 0.00332467
	minimum = 0.00135631 (at node 4)
	maximum = 0.00545022 (at node 38)
Accepted flit rate average= 0.00332467
	minimum = 0.00257342 (at node 4)
	maximum = 0.00468641 (at node 13)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9534 (7 samples)
	minimum = 6 (7 samples)
	maximum = 59.8571 (7 samples)
Network latency average = 9.56755 (7 samples)
	minimum = 6 (7 samples)
	maximum = 45.4286 (7 samples)
Flit latency average = 9.33009 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44.5714 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0149797 (7 samples)
	minimum = 0.0125823 (7 samples)
	maximum = 0.018989 (7 samples)
Accepted packet rate average = 0.0149797 (7 samples)
	minimum = 0.0125823 (7 samples)
	maximum = 0.018989 (7 samples)
Injected flit rate average = 0.0225297 (7 samples)
	minimum = 0.0126693 (7 samples)
	maximum = 0.0376328 (7 samples)
Accepted flit rate average = 0.0225297 (7 samples)
	minimum = 0.0168642 (7 samples)
	maximum = 0.0291752 (7 samples)
Injected packet size average = 1.50401 (7 samples)
Accepted packet size average = 1.50401 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 31 sec (931 sec)
gpgpu_simulation_rate = 35718 (inst/sec)
gpgpu_simulation_rate = 2802 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3999
gpu_sim_insn = 4456084
gpu_ipc =    1114.2996
gpu_tot_sim_cycle = 2835552
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      13.2990
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14545
partiton_reqs_in_parallel = 87978
partiton_reqs_in_parallel_total    = 22805023
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.0736
partiton_reqs_in_parallel_util = 87978
partiton_reqs_in_parallel_util_total    = 22805023
gpu_sim_cycle_parition_util = 3999
gpu_tot_sim_cycle_parition_util    = 1036601
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     278.0473 GB/Sec
L2_BW_total  =       2.6400 GB/Sec
gpu_total_sim_rate=39820

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0077
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703636
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
924, 939, 938, 939, 938, 939, 1172, 924, 924, 924, 924, 954, 939, 939, 924, 1136, 859, 874, 874, 874, 1045, 874, 859, 859, 859, 859, 1134, 859, 859, 874, 859, 859, 746, 761, 746, 942, 761, 761, 1010, 1010, 791, 761, 761, 746, 746, 746, 761, 746, 916, 734, 719, 704, 942, 704, 719, 719, 704, 719, 704, 719, 704, 704, 968, 719, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 7590
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1777
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 927
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:171688	W0_Idle:48286125	W0_Scoreboard:7732728	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 978 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2835551 
mrq_lat_table:4990 	268 	279 	1245 	337 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62642 	11127 	42 	14 	918 	154 	2651 	1216 	11 	21 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	43814 	1097 	338 	287 	28324 	106 	9 	6 	12 	917 	155 	2649 	1216 	12 	20 	13 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57417 	10252 	3889 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	527 	6260 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	381 	81 	8 	5 	9 	7 	19 	19 	7 	9 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    179944    201232    192488    234850    184656    184659    327105    198350    278201    432780    243448    326400     96084    272911    384319    291049 
dram[1]:    323040    183504    184159    431804    203933    190908    219296     63536    127965    181665    246719    326761    164840    164843    212028    459633 
dram[2]:    429759    183504    136746    244440    184709    184714    266664    216360    105242    275627    201991    201344    164840    355238    324118    460768 
dram[3]:    183492    183495    202493    280824    108181    264003    355794    220942    243779    268952    462036    461045    320986    321989    460921    214277 
dram[4]:    133375    243764    271712    184061    184663    184670    181522    293141    293591     92129    289887    447525    383077    164844    252585    215109 
dram[5]:    183501    194807    425200    184077    285230    278027    115552    325612    276500    267494    185243    216411    196814    207941    322548    160206 
dram[6]:    183490    183492    184124    184152    280431    184668    194968    235014    181824    389223     60907    214554    422621    275492    165056    289203 
dram[7]:    191015    183499    143575    184209    184694    195475    324185    251619    410460    462103    285909    265307    327253    436275    196291    287778 
dram[8]:    183492    183496    184108    184123    171335    184728     76806    217263    198246    459685    461728    248614    164840    250109    278163    165044 
dram[9]:    183500    183504    135990    184165    336893    322256    291452     34711    458441    250325     60453    326288    164840    328194    325051    210553 
dram[10]:    370600    183504    184265    184269    267937    184683    188063    214661    276797    129820    175851    281505     82958    281056    324401    459120 
average row accesses per activate:
dram[0]:  2.687500  2.583333  3.500000  3.777778  3.727273  2.722222  2.764706  2.727273  3.642857  3.117647  3.588235  3.466667  4.800000  4.666667  4.700000  7.333333 
dram[1]:  2.666667  2.642857  3.363636  3.875000  2.916667  3.083333  2.857143  2.785714  3.923077  2.823529  4.272727  4.500000  7.333333  5.571429  4.818182  4.727273 
dram[2]:  2.086957  3.777778  2.166667  2.750000  3.800000  2.846154  2.714286  3.181818  3.235294  3.500000  3.222222  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.777778  2.785714  3.777778  3.700000  2.500000  2.625000  2.916667  2.500000  3.571429  3.058824  5.111111  4.250000  5.222222  5.875000  5.714286  4.818182 
dram[4]:  2.529412  2.600000  3.363636  3.333333  3.333333  3.200000  3.000000  3.285714  3.846154  4.090909  4.153846  4.545455  4.727273  7.000000  5.222222  4.888889 
dram[5]:  2.866667  2.625000  2.315789  4.000000  3.000000  3.875000  3.714286  3.222222  4.272727  3.352941  3.588235  3.500000  6.142857  3.285714  4.454545  4.166667 
dram[6]:  3.142857  4.428571  2.846154  3.222222  3.454545  2.583333  2.900000  2.533333  3.470588  3.176471  5.875000  3.058824  3.235294  4.900000  6.125000  4.090909 
dram[7]:  3.545455  4.000000  3.714286  2.909091  3.000000  3.100000  2.785714  3.416667  4.200000  4.888889  3.933333  3.600000  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.857143  3.300000  3.900000  4.333333  2.916667  2.800000  3.000000  2.642857  4.181818  3.727273  3.642857  3.928571  4.727273  4.363636  5.200000  5.125000 
dram[9]:  3.625000  3.125000  2.533333  3.083333  2.277778  3.888889  2.833333  3.875000  3.538461  4.000000  3.714286  4.363636  5.222222  4.900000  4.636364  3.846154 
dram[10]:  4.714286  3.230769  2.529412  3.625000  3.153846  3.000000  3.357143  2.523809  2.842105  3.111111  4.600000  4.000000  6.250000  5.000000  3.642857  6.833333 
average row locality = 7596/2116 = 3.589792
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         9        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      10285     15674      1646      3224      1642      3291      1758      2348      6764      7391     10421     12593     19035     21449     15485     16222
dram[1]:      10657     12810      5007      1898      1918      2801      2108      1723      7518     11746     19133     14268     20016     24214     13607     14169
dram[2]:       8856     12253      7181      2171      6672      1814      1943      2050      6506      6762     10161     12340     22073     20485     19271     16752
dram[3]:      13547     11061      2204      1594      2344      1752      1989      1573      8012      7451     12384     11598     19847     19438     19324     14681
dram[4]:       9818     11722      8262      1943      2141      2427      1781      1490      7346      7637     14222     11358     17019     20879     16819     17876
dram[5]:       9723     10114      3163      1427      4550      1939      5569      2343      7620      6120     10209     12281     20516     15564     16566     16903
dram[6]:       9617     13802      6048      9460      9362      4862      2598      1794      5948      6853     12767     11929     18614     16937     17166     18012
dram[7]:      10773     10480      2222      3905      2026      2194      2508      3319      9088      8646     12492     16222     16450     21281     15915     24860
dram[8]:      12735     10556      4795      1634      2034      2304      3289      4192      9109      9550     12081     11040     19328     17394     19973     20615
dram[9]:      11920     13723      1789      1674      1848      1742      1886      1979      8719      9775     11451     12274     17679     16967     15667     17679
dram[10]:      10443      8275      2211     11078      1838      1540      3021      1525      8053      7229     14630     11519     16580     18685     15447     19052
maximum mf latency per bank:
dram[0]:      18192     59308       359     52123       412     84262      9304      4902     10608     27397     10941     10892     21279     13337     18334     18365
dram[1]:      18152     58990    128582       364      2606     31869     18179       492     39113     92233    248804     18882     13300     62731     18301     20137
dram[2]:      18149     18175    213550     32738     98251      2063      2799      6224     10999     32067     10824     10869     13306     79960     18268     18283
dram[3]:     257915     18198     10825       371     31545       885       491       556     31713     31416     10645     11297     31355     31742     18309     18339
dram[4]:      18159     25583    240381       371       497     11958      3445       526     11064     10616    152500     10691     13300     13301     18277     18308
dram[5]:      18169     18189     65706       360     78590       441     68354      1143     11016     10623     30159     10898     13300     85125     20106     53883
dram[6]:      18170     18183     77721    213540    131347     75750      5446       512     10601     11018     10692     11369    145205     13322     28241     23927
dram[7]:      18158     18197       363     67274     15586      5640     31913     32761     11071     10958    138444    248157     13300     13316     20756    257910
dram[8]:      18166     18213    126089       366      8195      7385     32701     75765     11070     11550     10880     10881     13300     13301    248288     53802
dram[9]:      18177     18204      6604       361      5273       418      1054       501     11012     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207     24566    258751     10795       430     75319     10878     14952     10959     85985     10897     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932231 n_nop=1929336 n_act=203 n_pre=187 n_req=708 n_rd=2396 n_write=109 bw_util=0.002593
n_activity=13871 dram_eff=0.3612
bk0: 136a 1931475i bk1: 112a 1931608i bk2: 116a 1931715i bk3: 116a 1931734i bk4: 132a 1931656i bk5: 144a 1931332i bk6: 156a 1931283i bk7: 108a 1931462i bk8: 172a 1931499i bk9: 172a 1931300i bk10: 200a 1931289i bk11: 188a 1931251i bk12: 168a 1931613i bk13: 156a 1931556i bk14: 168a 1931634i bk15: 152a 1931617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00463454
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932231 n_nop=1929457 n_act=186 n_pre=170 n_req=675 n_rd=2324 n_write=94 bw_util=0.002503
n_activity=13220 dram_eff=0.3658
bk0: 136a 1931534i bk1: 124a 1931520i bk2: 116a 1931683i bk3: 112a 1931780i bk4: 116a 1931683i bk5: 132a 1931588i bk6: 124a 1931441i bk7: 128a 1931374i bk8: 168a 1931492i bk9: 180a 1931285i bk10: 176a 1931566i bk11: 172a 1931438i bk12: 152a 1931757i bk13: 148a 1931647i bk14: 172a 1931587i bk15: 168a 1931440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00426295
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932231 n_nop=1929316 n_act=206 n_pre=190 n_req=698 n_rd=2428 n_write=91 bw_util=0.002607
n_activity=14183 dram_eff=0.3552
bk0: 156a 1931286i bk1: 124a 1931681i bk2: 132a 1931487i bk3: 144a 1931469i bk4: 124a 1931670i bk5: 128a 1931509i bk6: 128a 1931456i bk7: 124a 1931469i bk8: 188a 1931356i bk9: 192a 1931237i bk10: 200a 1931296i bk11: 176a 1931336i bk12: 148a 1931784i bk13: 164a 1931520i bk14: 140a 1931858i bk15: 160a 1931610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0041848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932231 n_nop=1929318 n_act=202 n_pre=186 n_req=713 n_rd=2416 n_write=109 bw_util=0.002614
n_activity=13809 dram_eff=0.3657
bk0: 152a 1931354i bk1: 128a 1931501i bk2: 128a 1931754i bk3: 120a 1931692i bk4: 148a 1931473i bk5: 132a 1931469i bk6: 128a 1931557i bk7: 140a 1931238i bk8: 172a 1931503i bk9: 176a 1931219i bk10: 164a 1931617i bk11: 180a 1931414i bk12: 164a 1931640i bk13: 160a 1931537i bk14: 148a 1931742i bk15: 176a 1931424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00397002
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932231 n_nop=1929454 n_act=182 n_pre=166 n_req=683 n_rd=2328 n_write=101 bw_util=0.002514
n_activity=12666 dram_eff=0.3835
bk0: 128a 1931470i bk1: 136a 1931476i bk2: 132a 1931696i bk3: 104a 1931743i bk4: 104a 1931758i bk5: 120a 1931682i bk6: 132a 1931410i bk7: 140a 1931260i bk8: 168a 1931469i bk9: 164a 1931432i bk10: 184a 1931436i bk11: 180a 1931346i bk12: 172a 1931551i bk13: 148a 1931628i bk14: 160a 1931641i bk15: 156a 1931537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00429555
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932231 n_nop=1929284 n_act=207 n_pre=191 n_req=719 n_rd=2440 n_write=109 bw_util=0.002638
n_activity=13949 dram_eff=0.3655
bk0: 140a 1931498i bk1: 136a 1931431i bk2: 140a 1931458i bk3: 128a 1931640i bk4: 124a 1931578i bk5: 104a 1931687i bk6: 96a 1931662i bk7: 108a 1931543i bk8: 164a 1931606i bk9: 188a 1931267i bk10: 212a 1931318i bk11: 180a 1931315i bk12: 156a 1931743i bk13: 216a 1931038i bk14: 172a 1931575i bk15: 176a 1931435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0046097
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932231 n_nop=1929377 n_act=196 n_pre=180 n_req=687 n_rd=2388 n_write=90 bw_util=0.002565
n_activity=13641 dram_eff=0.3633
bk0: 144a 1931492i bk1: 112a 1931694i bk2: 128a 1931629i bk3: 108a 1931737i bk4: 128a 1931644i bk5: 112a 1931610i bk6: 112a 1931625i bk7: 128a 1931383i bk8: 192a 1931383i bk9: 180a 1931245i bk10: 172a 1931617i bk11: 188a 1931216i bk12: 188a 1931416i bk13: 164a 1931472i bk14: 168a 1931644i bk15: 164a 1931396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00421637
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932231 n_nop=1929477 n_act=176 n_pre=160 n_req=675 n_rd=2324 n_write=94 bw_util=0.002503
n_activity=12870 dram_eff=0.3758
bk0: 136a 1931620i bk1: 136a 1931566i bk2: 92a 1931887i bk3: 104a 1931683i bk4: 144a 1931520i bk5: 108a 1931636i bk6: 132a 1931406i bk7: 136a 1931463i bk8: 148a 1931663i bk9: 148a 1931517i bk10: 204a 1931369i bk11: 192a 1931243i bk12: 172a 1931577i bk13: 144a 1931659i bk14: 172a 1931563i bk15: 156a 1931568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00400832
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932231 n_nop=1929514 n_act=174 n_pre=158 n_req=660 n_rd=2300 n_write=85 bw_util=0.002469
n_activity=12698 dram_eff=0.3756
bk0: 100a 1931792i bk1: 124a 1931621i bk2: 128a 1931709i bk3: 140a 1931701i bk4: 116a 1931675i bk5: 96a 1931660i bk6: 124a 1931458i bk7: 124a 1931371i bk8: 164a 1931594i bk9: 152a 1931511i bk10: 188a 1931494i bk11: 188a 1931301i bk12: 172a 1931580i bk13: 164a 1931476i bk14: 172a 1931584i bk15: 148a 1931583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00403678
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932231 n_nop=1929531 n_act=181 n_pre=165 n_req=653 n_rd=2268 n_write=86 bw_util=0.002437
n_activity=12343 dram_eff=0.3814
bk0: 104a 1931765i bk1: 96a 1931742i bk2: 132a 1931623i bk3: 128a 1931614i bk4: 136a 1931502i bk5: 120a 1931651i bk6: 112a 1931501i bk7: 108a 1931512i bk8: 164a 1931521i bk9: 148a 1931531i bk10: 184a 1931490i bk11: 176a 1931424i bk12: 160a 1931663i bk13: 164a 1931471i bk14: 168a 1931581i bk15: 168a 1931454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00365847
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1932231 n_nop=1929302 n_act=204 n_pre=188 n_req=725 n_rd=2416 n_write=121 bw_util=0.002626
n_activity=14220 dram_eff=0.3568
bk0: 116a 1931772i bk1: 132a 1931522i bk2: 148a 1931532i bk3: 104a 1931797i bk4: 128a 1931630i bk5: 132a 1931445i bk6: 140a 1931349i bk7: 160a 1931088i bk8: 188a 1931343i bk9: 192a 1931232i bk10: 164a 1931611i bk11: 176a 1931319i bk12: 164a 1931660i bk13: 156a 1931546i bk14: 172a 1931475i bk15: 144a 1931624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00394259

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12282
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.1243
	minimum = 6
	maximum = 337
Network latency average = 9.81455
	minimum = 6
	maximum = 200
Slowest packet = 137122
Flit latency average = 9.60236
	minimum = 6
	maximum = 199
Slowest flit = 207124
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0586843
	minimum = 0.048024 (at node 9)
	maximum = 0.173837 (at node 44)
Accepted packet rate average = 0.0586843
	minimum = 0.048024 (at node 9)
	maximum = 0.173837 (at node 44)
Injected flit rate average = 0.0880265
	minimum = 0.0590295 (at node 18)
	maximum = 0.220235 (at node 44)
Accepted flit rate average= 0.0880265
	minimum = 0.0730365 (at node 47)
	maximum = 0.301276 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9748 (8 samples)
	minimum = 6 (8 samples)
	maximum = 94.5 (8 samples)
Network latency average = 9.59842 (8 samples)
	minimum = 6 (8 samples)
	maximum = 64.75 (8 samples)
Flit latency average = 9.36412 (8 samples)
	minimum = 6 (8 samples)
	maximum = 63.875 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0204428 (8 samples)
	minimum = 0.0170125 (8 samples)
	maximum = 0.038345 (8 samples)
Accepted packet rate average = 0.0204428 (8 samples)
	minimum = 0.0170125 (8 samples)
	maximum = 0.038345 (8 samples)
Injected flit rate average = 0.0307168 (8 samples)
	minimum = 0.0184643 (8 samples)
	maximum = 0.0604581 (8 samples)
Accepted flit rate average = 0.0307168 (8 samples)
	minimum = 0.0238857 (8 samples)
	maximum = 0.0631877 (8 samples)
Injected packet size average = 1.50257 (8 samples)
Accepted packet size average = 1.50257 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 47 sec (947 sec)
gpgpu_simulation_rate = 39820 (inst/sec)
gpgpu_simulation_rate = 2994 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 775023
gpu_sim_insn = 5111858
gpu_ipc =       6.5957
gpu_tot_sim_cycle = 3837797
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =      11.1580
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 239
gpu_stall_icnt2sh    = 19433
partiton_reqs_in_parallel = 17050466
partiton_reqs_in_parallel_total    = 22893001
partiton_level_parallism =      21.9999
partiton_level_parallism_total  =      10.4079
partiton_reqs_in_parallel_util = 17050466
partiton_reqs_in_parallel_util_total    = 22893001
gpu_sim_cycle_parition_util = 775023
gpu_tot_sim_cycle_parition_util    = 1040600
partiton_level_parallism_util =      21.9999
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       5.9789 GB/Sec
L2_BW_total  =       3.1579 GB/Sec
gpu_total_sim_rate=25519

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868549
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1062, 1077, 1076, 1077, 1076, 1393, 1310, 1062, 1233, 1337, 1062, 1092, 1248, 1445, 1207, 1367, 1472, 1160, 1134, 989, 1424, 1264, 974, 974, 1326, 1119, 1368, 1130, 1119, 989, 1119, 974, 861, 876, 980, 1057, 1047, 876, 1125, 1125, 906, 1073, 876, 1006, 1281, 861, 1099, 861, 1008, 826, 982, 967, 1034, 967, 811, 811, 1018, 1008, 796, 1112, 796, 889, 1060, 811, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 9034
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2568
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1580
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:196723	W0_Idle:65945263	W0_Scoreboard:33004953	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1808 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3837529 
mrq_lat_table:11733 	305 	335 	3880 	609 	418 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	101114 	15496 	43 	18 	1442 	173 	5859 	2955 	132 	177 	288 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	79352 	1102 	339 	287 	35619 	107 	9 	7 	16 	1441 	175 	5856 	2955 	133 	176 	288 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	90988 	12905 	5219 	373 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	527 	17584 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	802 	88 	9 	8 	13 	12 	29 	31 	15 	15 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    179944    240135    192488    234850    184656    184659    327105    198350    278201    432780    243448    326400    203332    272911    384319    291049 
dram[1]:    323040    183504    184159    431804    203933    190908    219296    136633    127965    181665    246719    326761    164840    164843    276414    459633 
dram[2]:    429759    183504    138150    244440    184709    184714    266664    216360    180956    275627    201991    201344    164840    355238    324118    460768 
dram[3]:    183492    183495    202493    280824    140215    264003    355794    220942    243779    268952    462036    461045    320986    321989    460921    214277 
dram[4]:    139696    243764    271712    184061    184663    184670    181522    293141    293591    129659    289887    447525    383077    164844    252585    291544 
dram[5]:    183501    194807    425200    184077    285230    291453    135308    325612    276500    267494    185243    216411    200507    289277    322548    236694 
dram[6]:    183490    183492    259053    199335    280431    184668    194968    235014    181824    389223    142624    214554    422621    275492    273829    289203 
dram[7]:    191015    183499    143575    184209    184694    195475    324185    251619    410460    462103    285909    265307    327253    436275    196291    289198 
dram[8]:    189260    291226    184108    184123    171335    273586    245154    217263    198246    459685    461728    248614    192364    287228    278163    230917 
dram[9]:    183500    183504    189524    184165    336893    322256    291452    167081    458441    250325    144553    326288    164840    328194    325051    210553 
dram[10]:    370600    206964    184265    184269    267937    184683    188063    214661    276797    135313    175851    281505    184851    281056    324401    459120 
average row accesses per activate:
dram[0]:  2.266667  2.121951  2.152174  2.733333  2.538461  2.020000  2.173913  2.358974  2.355556  2.395833  2.431373  2.458333  2.605263  2.650000  2.628572  2.969697 
dram[1]:  2.069767  2.093023  2.378378  2.588235  2.142857  2.263158  2.605263  2.400000  2.534884  2.547619  2.756098  2.705882  3.129032  2.823529  3.387097  2.909091 
dram[2]:  1.854545  2.484848  2.046512  2.113636  2.459460  2.152174  2.187500  2.142857  2.600000  2.176471  2.690476  2.333333  2.800000  2.937500  2.758621  2.968750 
dram[3]:  2.102041  2.285714  2.194444  2.210526  2.104167  2.212766  2.384615  2.230769  2.842105  2.277778  2.558140  2.404762  2.777778  2.666667  2.725000  2.939394 
dram[4]:  2.086957  2.333333  2.000000  2.125000  2.135135  2.292683  2.435897  2.311111  2.694444  2.155555  2.479167  2.466667  3.520000  2.852941  2.783784  2.787879 
dram[5]:  2.190476  2.081633  1.884615  2.617647  2.217391  2.783784  2.311111  2.270270  2.521739  2.268293  2.586957  2.525000  2.968750  2.488372  2.659091  3.028571 
dram[6]:  2.243902  2.250000  2.463415  2.138889  2.384615  2.187500  2.243902  2.035714  2.395833  2.595745  2.692308  2.200000  2.627907  3.133333  2.878049  2.512820 
dram[7]:  2.200000  2.694444  2.500000  2.166667  1.983607  2.305556  2.324324  2.227273  2.405406  2.625000  2.500000  2.466667  2.736842  3.571429  2.609756  2.473684 
dram[8]:  2.042553  2.238095  2.119048  2.562500  2.023256  2.000000  2.170213  2.261905  2.631579  2.274510  2.794872  2.918919  2.939394  2.702703  3.187500  3.218750 
dram[9]:  2.256410  2.065217  2.186047  1.959184  2.019608  2.232558  2.270270  2.529412  2.142857  2.589744  2.463415  3.281250  2.875000  3.029412  2.864865  2.763158 
dram[10]:  2.838710  2.090909  2.078947  2.146342  2.250000  2.363636  2.522727  2.170213  2.304348  2.245283  2.395349  2.488889  3.200000  2.611111  2.843750  2.771429 
average row locality = 17380/7149 = 2.431109
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        28        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        24        22        21        27        26        28        26        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        22        25        32        32        23 
dram[4]:        24        20        23        17        20        21        27        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        20        28        20        29        22        25        28        33        29 
dram[6]:        23        22        29        16        24        29        23        31        30        33        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        28        29        26        27        29        30 
dram[9]:        22        24        24        24        30        27        23        23        23        25        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        24        27 
total reads: 4469
bank skew: 34/15 = 2.27
chip skew: 436/371 = 1.18
average mf latency per bank:
dram[0]:      16730     17110     16525     18318      4551      4719      7563      4457      8011     11837     16772     10089     17249     19358     18343     17103
dram[1]:      19477     21379     18992     17061     10528      5065      4850      4875      4934     10098     11580     12276     19292     23121     14231     18518
dram[2]:      15122     17898     23481     18483      8312      6200      7616      9668      7981      7180     12391      8528     17892     20101     24939     17411
dram[3]:      21120     20018     25517     25221      4492      4531      6919      8597      5792      7359     10325     11861     21950     19192     15830     18640
dram[4]:      18693     19076     23224     20244      1212      6623      7098      3966     12830      9113     14499     13555     21789     20455     20650     18862
dram[5]:      18850     16277     17857     18276      9615       920     11493      3224      6159      9903      7338     10149     19854     16836     15977     17223
dram[6]:      20443     18989     18327     24768      4273      1852      5227      5818      7592      9418     10057     10996     16699     19405     17834     18398
dram[7]:      21227     15722     20128     22728      5719     11547      6041      4179     10171      8131     10821     10966     15609     17939     16643     23129
dram[8]:      18150     17624     24398     17929      7269      7964      6029      5971      6618      7872     11624      7611     19175     17828     19067     18675
dram[9]:      19504     16517     20738     18756      2409      1048      5858      4299      6926      7192     10209      8168     19635     16028     17701     17072
dram[10]:      15547     19024     23600     24778      3176      4334      8650      2948      9250     15201     11215     10179     19583     20935     24241     19926
maximum mf latency per bank:
dram[0]:     118001     59308    135244     62004    135219    135139    190672     91203    160858    190688    195564    160866     67842    135241    143003    135171
dram[1]:     160878    135227    135171     71938    151788    118018    113925    135230    103292    189135    248804    157858    142975    190649     23799    143028
dram[2]:      74556     35978    213550    135171    168375    135213    179520    171972    135226    171992    184655    154003    142992     79960    160912    103271
dram[3]:     257915    118012    160875    160890    118035    190697    179518    184590     99009    189350    183556    193695    190657    190662    103260    103274
dram[4]:     135204     74550    240381    135148       497    135225    183739    165209    187866    190667    193426    195333    160911    190650    160902    103263
dram[5]:     135179    118008    135151    160879    135231       441    190662     81512    135223    195547    142978    190664    103271     85125    160881    160899
dram[6]:     135217    160881    160900    213540    131347     75750    135188    177303    135210    189223    135232    191479    145205    143005    160882    135159
dram[7]:     135186     74559    135159    135201    160882    166490    144192     89616    190644    189218    160887    248157     67816    190640    103258    257910
dram[8]:     135221     64945    135192     71933    135253    160885    160898    135232    100958    188487    195803    135181    135221    103268    248288    143045
dram[9]:     135226    135157    160863    135166    135127       418    183738    135195    188502    183437    148929    195548    160873    103297    160865    103267
dram[10]:      25284    135195    135248    258751     73583    155879    173831    172718    190658    190668    190641    160886    190666    143053    142993    143059
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3371334 n_nop=3364828 n_act=675 n_pre=659 n_req=1620 n_rd=4736 n_write=436 bw_util=0.003068
n_activity=35873 dram_eff=0.2884
bk0: 296a 3369413i bk1: 252a 3369572i bk2: 288a 3369372i bk3: 244a 3369889i bk4: 280a 3369501i bk5: 288a 3369233i bk6: 288a 3369184i bk7: 268a 3369359i bk8: 320a 3369268i bk9: 332a 3369100i bk10: 360a 3368946i bk11: 352a 3368867i bk12: 292a 3369598i bk13: 312a 3369302i bk14: 276a 3369784i bk15: 288a 3369561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00435495
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3371334 n_nop=3365190 n_act=604 n_pre=588 n_req=1541 n_rd=4548 n_write=404 bw_util=0.002938
n_activity=33649 dram_eff=0.2943
bk0: 256a 3369587i bk1: 272a 3369397i bk2: 256a 3369669i bk3: 256a 3369825i bk4: 272a 3369475i bk5: 260a 3369627i bk6: 288a 3369454i bk7: 280a 3369372i bk8: 324a 3369394i bk9: 324a 3369227i bk10: 340a 3369383i bk11: 288a 3369480i bk12: 280a 3369761i bk13: 288a 3369596i bk14: 292a 3369735i bk15: 272a 3369573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0040088
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3371334 n_nop=3364989 n_act=651 n_pre=635 n_req=1543 n_rd=4688 n_write=371 bw_util=0.003001
n_activity=35048 dram_eff=0.2887
bk0: 304a 3369139i bk1: 248a 3369756i bk2: 268a 3369512i bk3: 292a 3369290i bk4: 268a 3369683i bk5: 300a 3369308i bk6: 300a 3369190i bk7: 272a 3369346i bk8: 324a 3369486i bk9: 336a 3369076i bk10: 344a 3369321i bk11: 308a 3369368i bk12: 292a 3369736i bk13: 284a 3369669i bk14: 256a 3369928i bk15: 292a 3369689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00394236
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3371334 n_nop=3364871 n_act=659 n_pre=643 n_req=1591 n_rd=4760 n_write=401 bw_util=0.003062
n_activity=35063 dram_eff=0.2944
bk0: 304a 3369210i bk1: 244a 3369719i bk2: 256a 3369793i bk3: 264a 3369672i bk4: 300a 3369337i bk5: 308a 3369335i bk6: 276a 3369468i bk7: 252a 3369484i bk8: 316a 3369548i bk9: 372a 3368786i bk10: 328a 3369351i bk11: 316a 3369324i bk12: 300a 3369607i bk13: 320a 3369238i bk14: 308a 3369460i bk15: 296a 3369560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00386346
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3371334 n_nop=3365074 n_act=636 n_pre=620 n_req=1539 n_rd=4620 n_write=384 bw_util=0.002969
n_activity=33865 dram_eff=0.2955
bk0: 288a 3369399i bk1: 256a 3369703i bk2: 300a 3369306i bk3: 272a 3369519i bk4: 236a 3369789i bk5: 292a 3369487i bk6: 272a 3369461i bk7: 288a 3369158i bk8: 292a 3369632i bk9: 300a 3369210i bk10: 368a 3369063i bk11: 340a 3368935i bk12: 260a 3369995i bk13: 280a 3369602i bk14: 304a 3369544i bk15: 272a 3369631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00404202
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3371334 n_nop=3364772 n_act=669 n_pre=653 n_req=1628 n_rd=4816 n_write=424 bw_util=0.003109
n_activity=35597 dram_eff=0.2944
bk0: 268a 3369520i bk1: 296a 3369281i bk2: 292a 3369283i bk3: 264a 3369682i bk4: 304a 3369340i bk5: 276a 3369437i bk6: 300a 3369086i bk7: 256a 3369493i bk8: 352a 3369236i bk9: 292a 3369461i bk10: 360a 3369249i bk11: 316a 3369352i bk12: 280a 3369744i bk13: 316a 3369258i bk14: 336a 3369294i bk15: 308a 3369439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00435288
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3371334 n_nop=3364699 n_act=679 n_pre=663 n_req=1639 n_rd=4872 n_write=421 bw_util=0.00314
n_activity=36166 dram_eff=0.2927
bk0: 276a 3369488i bk1: 272a 3369534i bk2: 288a 3369482i bk3: 244a 3369752i bk4: 276a 3369655i bk5: 304a 3369211i bk6: 276a 3369277i bk7: 332a 3368770i bk8: 340a 3369175i bk9: 356a 3369009i bk10: 332a 3369417i bk11: 344a 3368990i bk12: 328a 3369290i bk13: 276a 3369653i bk14: 340a 3369270i bk15: 288a 3369332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0042633
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3371334 n_nop=3365022 n_act=636 n_pre=620 n_req=1558 n_rd=4664 n_write=392 bw_util=0.002999
n_activity=34410 dram_eff=0.2939
bk0: 232a 3369823i bk1: 284a 3369548i bk2: 244a 3369924i bk3: 268a 3369567i bk4: 352a 3368876i bk5: 252a 3369656i bk6: 264a 3369480i bk7: 284a 3369273i bk8: 276a 3369744i bk9: 316a 3369358i bk10: 356a 3369149i bk11: 340a 3369129i bk12: 300a 3369501i bk13: 288a 3369589i bk14: 312a 3369404i bk15: 296a 3369465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00388481
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3371334 n_nop=3364972 n_act=644 n_pre=628 n_req=1580 n_rd=4680 n_write=410 bw_util=0.00302
n_activity=34621 dram_eff=0.294
bk0: 292a 3369334i bk1: 284a 3369496i bk2: 268a 3369486i bk3: 248a 3369827i bk4: 268a 3369464i bk5: 284a 3369085i bk6: 296a 3369167i bk7: 288a 3369160i bk8: 304a 3369528i bk9: 348a 3368891i bk10: 324a 3369387i bk11: 316a 3369385i bk12: 284a 3369764i bk13: 292a 3369490i bk14: 292a 3369692i bk15: 292a 3369496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00431343
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3371334 n_nop=3365052 n_act=644 n_pre=628 n_req=1560 n_rd=4600 n_write=410 bw_util=0.002972
n_activity=34968 dram_eff=0.2865
bk0: 264a 3369606i bk1: 284a 3369357i bk2: 280a 3369555i bk3: 288a 3369289i bk4: 292a 3369287i bk5: 276a 3369428i bk6: 244a 3369586i bk7: 252a 3369533i bk8: 328a 3369255i bk9: 304a 3369354i bk10: 312a 3369517i bk11: 312a 3369542i bk12: 272a 3369833i bk13: 296a 3369533i bk14: 300a 3369636i bk15: 296a 3369554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00385011
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3371334 n_nop=3364968 n_act=653 n_pre=637 n_req=1581 n_rd=4660 n_write=416 bw_util=0.003011
n_activity=35728 dram_eff=0.2841
bk0: 248a 3369878i bk1: 276a 3369376i bk2: 252a 3369723i bk3: 268a 3369552i bk4: 280a 3369479i bk5: 288a 3369287i bk6: 328a 3369142i bk7: 288a 3369177i bk8: 328a 3369324i bk9: 356a 3368902i bk10: 312a 3369436i bk11: 336a 3369168i bk12: 280a 3369851i bk13: 272a 3369505i bk14: 268a 3369702i bk15: 280a 3369521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00400465

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12309
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13743
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.91339
	minimum = 6
	maximum = 86
Network latency average = 8.04964
	minimum = 6
	maximum = 53
Slowest packet = 184686
Flit latency average = 7.4305
	minimum = 6
	maximum = 52
Slowest flit = 309791
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00126159
	minimum = 0.000827718 (at node 13)
	maximum = 0.00153415 (at node 40)
Accepted packet rate average = 0.00126159
	minimum = 0.000827718 (at node 13)
	maximum = 0.00153415 (at node 40)
Injected flit rate average = 0.00190103
	minimum = 0.00100771 (at node 13)
	maximum = 0.00276831 (at node 35)
Accepted flit rate average= 0.00190103
	minimum = 0.00147544 (at node 13)
	maximum = 0.00256186 (at node 2)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7457 (9 samples)
	minimum = 6 (9 samples)
	maximum = 93.5556 (9 samples)
Network latency average = 9.42634 (9 samples)
	minimum = 6 (9 samples)
	maximum = 63.4444 (9 samples)
Flit latency average = 9.14928 (9 samples)
	minimum = 6 (9 samples)
	maximum = 62.5556 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0183115 (9 samples)
	minimum = 0.0152142 (9 samples)
	maximum = 0.0342549 (9 samples)
Accepted packet rate average = 0.0183115 (9 samples)
	minimum = 0.0152142 (9 samples)
	maximum = 0.0342549 (9 samples)
Injected flit rate average = 0.027515 (9 samples)
	minimum = 0.0165247 (9 samples)
	maximum = 0.0540481 (9 samples)
Accepted flit rate average = 0.027515 (9 samples)
	minimum = 0.0213957 (9 samples)
	maximum = 0.0564515 (9 samples)
Injected packet size average = 1.50261 (9 samples)
Accepted packet size average = 1.50261 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 58 sec (1678 sec)
gpgpu_simulation_rate = 25519 (inst/sec)
gpgpu_simulation_rate = 2287 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 26555
gpu_sim_insn = 4498644
gpu_ipc =     169.4086
gpu_tot_sim_cycle = 4086502
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =      11.5797
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 239
gpu_stall_icnt2sh    = 19433
partiton_reqs_in_parallel = 584210
partiton_reqs_in_parallel_total    = 39943467
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.9174
partiton_reqs_in_parallel_util = 584210
partiton_reqs_in_parallel_util_total    = 39943467
gpu_sim_cycle_parition_util = 26555
gpu_tot_sim_cycle_parition_util    = 1815623
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =      84.6042 GB/Sec
L2_BW_total  =       3.5155 GB/Sec
gpu_total_sim_rate=27400

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969709
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1212, 1227, 1196, 1242, 1211, 1543, 1445, 1182, 1383, 1472, 1242, 1227, 1368, 1610, 1327, 1472, 1622, 1325, 1284, 1109, 1589, 1429, 1139, 1124, 1476, 1254, 1518, 1250, 1284, 1139, 1224, 1109, 945, 975, 1079, 1156, 1176, 1005, 1209, 1209, 1020, 1187, 990, 1105, 1380, 975, 1213, 990, 1137, 925, 1096, 1081, 1133, 1066, 925, 925, 1102, 1137, 910, 1196, 910, 1003, 1174, 925, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 130262
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 118302
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7074
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:368944	W0_Idle:67036236	W0_Scoreboard:33059823	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1627 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 4086501 
mrq_lat_table:11733 	305 	335 	3880 	609 	418 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	120621 	17787 	870 	228 	1579 	467 	5859 	3392 	132 	177 	288 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	83815 	1982 	1813 	4406 	44015 	2256 	602 	662 	122 	1600 	447 	5856 	3392 	133 	176 	288 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	98265 	13775 	5243 	373 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	527 	33116 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	816 	91 	9 	8 	13 	14 	29 	32 	15 	15 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    179944    240135    192488    234850    184656    184659    327105    198350    278201    432780    243448    326400    203332    272911    384319    291049 
dram[1]:    323040    183504    184159    431804    203933    190908    219296    136633    127965    181665    246719    326761    164840    164843    276414    459633 
dram[2]:    429759    183504    138150    244440    184709    184714    266664    216360    180956    275627    201991    201344    164840    355238    324118    460768 
dram[3]:    183492    183495    202493    280824    140215    264003    355794    220942    243779    268952    462036    461045    320986    321989    460921    214277 
dram[4]:    139696    243764    271712    184061    184663    184670    181522    293141    293591    129659    289887    447525    383077    164844    252585    291544 
dram[5]:    183501    194807    425200    184077    285230    291453    135308    325612    276500    267494    185243    216411    200507    289277    322548    236694 
dram[6]:    183490    183492    259053    199335    280431    184668    194968    235014    181824    389223    142624    214554    422621    275492    273829    289203 
dram[7]:    191015    183499    143575    184209    184694    195475    324185    251619    410460    462103    285909    265307    327253    436275    196291    289198 
dram[8]:    189260    291226    184108    184123    171335    273586    245154    217263    198246    459685    461728    248614    192364    287228    278163    230917 
dram[9]:    183500    183504    189524    184165    336893    322256    291452    167081    458441    250325    144553    326288    164840    328194    325051    210553 
dram[10]:    370600    206964    184265    184269    267937    184683    188063    214661    276797    135313    175851    281505    184851    281056    324401    459120 
average row accesses per activate:
dram[0]:  2.266667  2.121951  2.152174  2.733333  2.538461  2.020000  2.173913  2.358974  2.355556  2.395833  2.431373  2.458333  2.605263  2.650000  2.628572  2.969697 
dram[1]:  2.069767  2.093023  2.378378  2.588235  2.142857  2.263158  2.605263  2.400000  2.534884  2.547619  2.756098  2.705882  3.129032  2.823529  3.387097  2.909091 
dram[2]:  1.854545  2.484848  2.046512  2.113636  2.459460  2.152174  2.187500  2.142857  2.600000  2.176471  2.690476  2.333333  2.800000  2.937500  2.758621  2.968750 
dram[3]:  2.102041  2.285714  2.194444  2.210526  2.104167  2.212766  2.384615  2.230769  2.842105  2.277778  2.558140  2.404762  2.777778  2.666667  2.725000  2.939394 
dram[4]:  2.086957  2.333333  2.000000  2.125000  2.135135  2.292683  2.435897  2.311111  2.694444  2.155555  2.479167  2.466667  3.520000  2.852941  2.783784  2.787879 
dram[5]:  2.190476  2.081633  1.884615  2.617647  2.217391  2.783784  2.311111  2.270270  2.521739  2.268293  2.586957  2.525000  2.968750  2.488372  2.659091  3.028571 
dram[6]:  2.243902  2.250000  2.463415  2.138889  2.384615  2.187500  2.243902  2.035714  2.395833  2.595745  2.692308  2.200000  2.627907  3.133333  2.878049  2.512820 
dram[7]:  2.200000  2.694444  2.500000  2.166667  1.983607  2.305556  2.324324  2.227273  2.405406  2.625000  2.500000  2.466667  2.736842  3.571429  2.609756  2.473684 
dram[8]:  2.042553  2.238095  2.119048  2.562500  2.023256  2.000000  2.170213  2.261905  2.631579  2.274510  2.794872  2.918919  2.939394  2.702703  3.187500  3.218750 
dram[9]:  2.256410  2.065217  2.186047  1.959184  2.019608  2.232558  2.270270  2.529412  2.142857  2.589744  2.463415  3.281250  2.875000  3.029412  2.864865  2.763158 
dram[10]:  2.838710  2.090909  2.078947  2.146342  2.250000  2.363636  2.522727  2.170213  2.304348  2.245283  2.395349  2.488889  3.200000  2.611111  2.843750  2.771429 
average row locality = 17380/7149 = 2.431109
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        28        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        24        22        21        27        26        28        26        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        22        25        32        32        23 
dram[4]:        24        20        23        17        20        21        27        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        20        28        20        29        22        25        28        33        29 
dram[6]:        23        22        29        16        24        29        23        31        30        33        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        28        29        26        27        29        30 
dram[9]:        22        24        24        24        30        27        23        23        23        25        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        24        27 
total reads: 4469
bank skew: 34/15 = 2.27
chip skew: 436/371 = 1.18
average mf latency per bank:
dram[0]:      16857     17290     16644     18477      4770      4938      7783      4701      9081     12444     19829     13269     17580     19656     18712     17402
dram[1]:      19650     21578     19172     17232     10727      5270      5082      5096      5806     11352     15402     16758     19671     23488     14513     18805
dram[2]:      15293     18089     23644     18660      8519      6418      7820      9924      8962      7885     16238     13106     18230     20438     25296     17706
dram[3]:      21284     20218     25741     25471      4686      4710      7164      8826      6739      8394     13917     16398     22292     19492     16091     18915
dram[4]:      18868     19238     23398     20431      1471      6850      7304      4184     14032     10268     17696     17605     22123     20773     20945     19168
dram[5]:      19033     16445     18012     18481      9811      1110     11696      3475      7104     11008     10639     14828     20243     17117     16188     17560
dram[6]:      20677     19216     18462     24940      4474      2036      5463      6023      8525     10326     13985     14023     16991     19741     18102     18715
dram[7]:      21499     15936     20343     22859      5880     11770      6293      4401     11308      9226     14748     15034     15975     18278     16995     23499
dram[8]:      18387     17831     24634     18183      7498      8170      6260      6219      7872      9045     15799     11467     28223     18207     19405     18982
dram[9]:      19673     16711     20964     18956      2603      1262      6159      4598      8001      8487     13711     11582     19982     16356     18043     17383
dram[10]:      15718     19200     23817     24973      3375      4540      8836      3168     10299     16447     15628     13181     19884     21293     24606     20262
maximum mf latency per bank:
dram[0]:     118001     59308    135244     62004    135219    135139    190672     91203    160858    190688    195564    160866     67842    135241    143003    135171
dram[1]:     160878    135227    135171     71938    151788    118018    113925    135230    103292    189135    248804    157858    142975    190649     23799    143028
dram[2]:      74556     35978    213550    135171    168375    135213    179520    171972    135226    171992    184655    154003    142992     79960    160912    103271
dram[3]:     257915    118012    160875    160890    118035    190697    179518    184590     99009    189350    183556    193695    190657    190662    103260    103274
dram[4]:     135204     74550    240381    135148       678    135225    183739    165209    187866    190667    193426    195333    160911    190650    160902    103263
dram[5]:     135179    118008    135151    160879    135231       703    190662     81512    135223    195547    142978    190664    103271     85125    160881    160899
dram[6]:     135217    160881    160900    213540    131347     75750    135188    177303    135210    189223    135232    191479    145205    143005    160882    135159
dram[7]:     135186     74559    135159    135201    160882    166490    144192     89616    190644    189218    160887    248157     67816    190640    103258    257910
dram[8]:     135221     64945    135192     71933    135253    160885    160898    135232    100958    188487    195803    135181    135221    103268    248288    143045
dram[9]:     135226    135157    160863    135166    135127       418    183738    135195    188502    183437    148929    195548    160873    103297    160865    103267
dram[10]:      25284    135195    135248    258751     73583    155879    173831    172718    190658    190668    190641    160886    190666    143053    142993    143059
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3420641 n_nop=3414135 n_act=675 n_pre=659 n_req=1620 n_rd=4736 n_write=436 bw_util=0.003024
n_activity=35873 dram_eff=0.2884
bk0: 296a 3418720i bk1: 252a 3418879i bk2: 288a 3418679i bk3: 244a 3419196i bk4: 280a 3418808i bk5: 288a 3418540i bk6: 288a 3418491i bk7: 268a 3418666i bk8: 320a 3418575i bk9: 332a 3418407i bk10: 360a 3418253i bk11: 352a 3418174i bk12: 292a 3418905i bk13: 312a 3418609i bk14: 276a 3419091i bk15: 288a 3418868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00429218
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3420641 n_nop=3414497 n_act=604 n_pre=588 n_req=1541 n_rd=4548 n_write=404 bw_util=0.002895
n_activity=33649 dram_eff=0.2943
bk0: 256a 3418894i bk1: 272a 3418704i bk2: 256a 3418976i bk3: 256a 3419132i bk4: 272a 3418782i bk5: 260a 3418934i bk6: 288a 3418761i bk7: 280a 3418679i bk8: 324a 3418701i bk9: 324a 3418534i bk10: 340a 3418690i bk11: 288a 3418787i bk12: 280a 3419068i bk13: 288a 3418903i bk14: 292a 3419042i bk15: 272a 3418880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00395101
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3420641 n_nop=3414296 n_act=651 n_pre=635 n_req=1543 n_rd=4688 n_write=371 bw_util=0.002958
n_activity=35048 dram_eff=0.2887
bk0: 304a 3418446i bk1: 248a 3419063i bk2: 268a 3418819i bk3: 292a 3418597i bk4: 268a 3418990i bk5: 300a 3418615i bk6: 300a 3418497i bk7: 272a 3418653i bk8: 324a 3418793i bk9: 336a 3418383i bk10: 344a 3418628i bk11: 308a 3418675i bk12: 292a 3419043i bk13: 284a 3418976i bk14: 256a 3419235i bk15: 292a 3418996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00388553
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3420641 n_nop=3414178 n_act=659 n_pre=643 n_req=1591 n_rd=4760 n_write=401 bw_util=0.003018
n_activity=35063 dram_eff=0.2944
bk0: 304a 3418517i bk1: 244a 3419026i bk2: 256a 3419100i bk3: 264a 3418979i bk4: 300a 3418644i bk5: 308a 3418642i bk6: 276a 3418775i bk7: 252a 3418791i bk8: 316a 3418855i bk9: 372a 3418093i bk10: 328a 3418658i bk11: 316a 3418631i bk12: 300a 3418914i bk13: 320a 3418545i bk14: 308a 3418767i bk15: 296a 3418867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00380777
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3420641 n_nop=3414381 n_act=636 n_pre=620 n_req=1539 n_rd=4620 n_write=384 bw_util=0.002926
n_activity=33865 dram_eff=0.2955
bk0: 288a 3418706i bk1: 256a 3419010i bk2: 300a 3418613i bk3: 272a 3418826i bk4: 236a 3419096i bk5: 292a 3418794i bk6: 272a 3418768i bk7: 288a 3418465i bk8: 292a 3418939i bk9: 300a 3418517i bk10: 368a 3418370i bk11: 340a 3418242i bk12: 260a 3419302i bk13: 280a 3418909i bk14: 304a 3418851i bk15: 272a 3418938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00398376
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3420641 n_nop=3414079 n_act=669 n_pre=653 n_req=1628 n_rd=4816 n_write=424 bw_util=0.003064
n_activity=35597 dram_eff=0.2944
bk0: 268a 3418827i bk1: 296a 3418588i bk2: 292a 3418590i bk3: 264a 3418989i bk4: 304a 3418647i bk5: 276a 3418744i bk6: 300a 3418393i bk7: 256a 3418800i bk8: 352a 3418543i bk9: 292a 3418768i bk10: 360a 3418556i bk11: 316a 3418659i bk12: 280a 3419051i bk13: 316a 3418565i bk14: 336a 3418601i bk15: 308a 3418746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00429013
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3420641 n_nop=3414006 n_act=679 n_pre=663 n_req=1639 n_rd=4872 n_write=421 bw_util=0.003095
n_activity=36166 dram_eff=0.2927
bk0: 276a 3418795i bk1: 272a 3418841i bk2: 288a 3418789i bk3: 244a 3419059i bk4: 276a 3418962i bk5: 304a 3418518i bk6: 276a 3418584i bk7: 332a 3418077i bk8: 340a 3418482i bk9: 356a 3418316i bk10: 332a 3418724i bk11: 344a 3418297i bk12: 328a 3418597i bk13: 276a 3418960i bk14: 340a 3418577i bk15: 288a 3418639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00420184
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3420641 n_nop=3414329 n_act=636 n_pre=620 n_req=1558 n_rd=4664 n_write=392 bw_util=0.002956
n_activity=34410 dram_eff=0.2939
bk0: 232a 3419130i bk1: 284a 3418855i bk2: 244a 3419231i bk3: 268a 3418874i bk4: 352a 3418183i bk5: 252a 3418963i bk6: 264a 3418787i bk7: 284a 3418580i bk8: 276a 3419051i bk9: 316a 3418665i bk10: 356a 3418456i bk11: 340a 3418436i bk12: 300a 3418808i bk13: 288a 3418896i bk14: 312a 3418711i bk15: 296a 3418772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00382881
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3420641 n_nop=3414279 n_act=644 n_pre=628 n_req=1580 n_rd=4680 n_write=410 bw_util=0.002976
n_activity=34621 dram_eff=0.294
bk0: 292a 3418641i bk1: 284a 3418803i bk2: 268a 3418793i bk3: 248a 3419134i bk4: 268a 3418771i bk5: 284a 3418392i bk6: 296a 3418474i bk7: 288a 3418467i bk8: 304a 3418835i bk9: 348a 3418198i bk10: 324a 3418694i bk11: 316a 3418692i bk12: 284a 3419071i bk13: 292a 3418797i bk14: 292a 3418999i bk15: 292a 3418803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00425125
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3420641 n_nop=3414359 n_act=644 n_pre=628 n_req=1560 n_rd=4600 n_write=410 bw_util=0.002929
n_activity=34968 dram_eff=0.2865
bk0: 264a 3418913i bk1: 284a 3418664i bk2: 280a 3418862i bk3: 288a 3418596i bk4: 292a 3418594i bk5: 276a 3418735i bk6: 244a 3418893i bk7: 252a 3418840i bk8: 328a 3418562i bk9: 304a 3418661i bk10: 312a 3418824i bk11: 312a 3418849i bk12: 272a 3419140i bk13: 296a 3418840i bk14: 300a 3418943i bk15: 296a 3418861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00379461
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3420641 n_nop=3414275 n_act=653 n_pre=637 n_req=1581 n_rd=4660 n_write=416 bw_util=0.002968
n_activity=35728 dram_eff=0.2841
bk0: 248a 3419185i bk1: 276a 3418683i bk2: 252a 3419030i bk3: 268a 3418859i bk4: 280a 3418786i bk5: 288a 3418594i bk6: 328a 3418449i bk7: 288a 3418484i bk8: 328a 3418631i bk9: 356a 3418209i bk10: 312a 3418743i bk11: 336a 3418475i bk12: 280a 3419158i bk13: 272a 3418812i bk14: 268a 3419009i bk15: 280a 3418828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00394692

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12309
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29275
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.0305
	minimum = 6
	maximum = 673
Network latency average = 35.0631
	minimum = 6
	maximum = 341
Slowest packet = 258402
Flit latency average = 39.9896
	minimum = 6
	maximum = 341
Slowest flit = 421426
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0178527
	minimum = 0.0133313 (at node 14)
	maximum = 0.0901747 (at node 44)
Accepted packet rate average = 0.0178527
	minimum = 0.0133313 (at node 14)
	maximum = 0.0901747 (at node 44)
Injected flit rate average = 0.026779
	minimum = 0.0218423 (at node 14)
	maximum = 0.0971605 (at node 44)
Accepted flit rate average= 0.026779
	minimum = 0.0181517 (at node 14)
	maximum = 0.173364 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.9742 (10 samples)
	minimum = 6 (10 samples)
	maximum = 151.5 (10 samples)
Network latency average = 11.99 (10 samples)
	minimum = 6 (10 samples)
	maximum = 91.2 (10 samples)
Flit latency average = 12.2333 (10 samples)
	minimum = 6 (10 samples)
	maximum = 90.4 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0182657 (10 samples)
	minimum = 0.0150259 (10 samples)
	maximum = 0.0398469 (10 samples)
Accepted packet rate average = 0.0182657 (10 samples)
	minimum = 0.0150259 (10 samples)
	maximum = 0.0398469 (10 samples)
Injected flit rate average = 0.0274414 (10 samples)
	minimum = 0.0170565 (10 samples)
	maximum = 0.0583594 (10 samples)
Accepted flit rate average = 0.0274414 (10 samples)
	minimum = 0.0210713 (10 samples)
	maximum = 0.0681428 (10 samples)
Injected packet size average = 1.50235 (10 samples)
Accepted packet size average = 1.50235 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 47 sec (1727 sec)
gpgpu_simulation_rate = 27400 (inst/sec)
gpgpu_simulation_rate = 2366 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 1044525
gpu_sim_insn = 5750033
gpu_ipc =       5.5049
gpu_tot_sim_cycle = 5358249
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =       9.9045
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 246
gpu_stall_icnt2sh    = 21970
partiton_reqs_in_parallel = 22979543
partiton_reqs_in_parallel_total    = 40527677
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.8522
partiton_reqs_in_parallel_util = 22979543
partiton_reqs_in_parallel_util_total    = 40527677
gpu_sim_cycle_parition_util = 1044525
gpu_tot_sim_cycle_parition_util    = 1842178
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      19.8460 GB/Sec
L2_BW_total  =       6.5499 GB/Sec
gpu_total_sim_rate=18713

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396374
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1769, 1789, 1649, 1784, 1727, 1981, 2158, 1730, 2071, 1859, 1499, 1654, 1969, 2576, 1900, 2625, 2353, 1558, 1804, 1224, 2216, 2053, 1543, 1906, 1970, 2104, 2171, 1705, 2365, 1451, 2036, 1473, 2107, 1432, 2005, 1818, 1693, 1652, 1789, 1739, 2063, 1967, 1273, 2211, 1637, 1925, 1877, 1730, 1429, 1191, 1675, 1464, 1202, 1355, 1164, 994, 1171, 1404, 1269, 1669, 1373, 1269, 1387, 994, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 161190
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 148724
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7580
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:400760	W0_Idle:78138598	W0_Scoreboard:79652201	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 310 
maxdqlatency = 0 
maxmflatency = 317906 
averagemflatency = 2452 
max_icnt2mem_latency = 317561 
max_icnt2sh_latency = 5358211 
mrq_lat_table:22889 	519 	663 	7451 	2061 	1643 	1159 	398 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	323646 	25666 	987 	244 	1608 	660 	8226 	5310 	502 	845 	1540 	870 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	273198 	10843 	3079 	4420 	55492 	2270 	603 	669 	139 	1627 	721 	8148 	5303 	503 	845 	1540 	869 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	242040 	26653 	6776 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	527 	33116 	60511 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1303 	93 	14 	13 	24 	29 	40 	40 	19 	22 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        21        16        16        16        16        16        16 
dram[2]:        16        16        16        16        20        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        23        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    309436    318636    322113    321475    334043    319556    327105    319494    323301    432780    396714    334008    334023    328589    384319    322066 
dram[1]:    323040    322208    322099    431804    332597    319522    316116    332333    323229    322675    320084    326761    328669    334025    322097    459633 
dram[2]:    429759    322073    320683    319503    332192    317944    319516    319530    320461    323219    318976    330628    317250    392273    324118    460768 
dram[3]:    322114    321460    322104    319520    315252    319535    355794    220942    320636    323302    462036    461045    320986    321989    460921    316329 
dram[4]:    318935    322131    322128    319760    333045    319549    319524    319536    322667    319961    319304    447525    383077    318924    309490    322106 
dram[5]:    322139    319573    425200    319483    319524    319659    202135    325612    317160    317828    273722    328636    318282    319301    322548    309463 
dram[6]:    322209    320065    259053    322144    334024    318277    319532    319602    320558    389223    211521    334003    422621    332727    334012    309469 
dram[7]:    320029    320045    322121    322137    319624    319550    324185    319614    410460    462103    285909    320483    327253    436275    334016    313523 
dram[8]:    322062    314929    318791    314923    317160    318737    322670    217263    320510    459685    461728    248614    319099    394236    309453    309468 
dram[9]:    322058    322111    322110    316984    336893    322256    319526    320262    458441    320590    333333    326288    333975    328194    325051    309470 
dram[10]:    370600    322103    334037    394484    319533    319567    320065    305197    320050    334574    334020    329326    334015    329642    334001    459120 
average row accesses per activate:
dram[0]:  2.218391  2.235955  2.166667  2.518987  2.544304  2.225806  2.029703  2.352273  2.411765  2.226804  2.247312  2.233010  2.428571  2.293478  2.227273  2.511905 
dram[1]:  2.090000  2.133333  2.313253  2.280899  2.376471  2.511628  2.345679  2.359550  2.265306  2.549451  2.370786  2.547619  2.534247  2.431818  3.000000  2.418605 
dram[2]:  2.121212  2.506024  2.116279  2.229167  2.679487  2.200000  2.247312  2.348315  2.505747  2.257143  2.329670  2.316327  2.321429  2.696203  2.512195  2.409639 
dram[3]:  2.149533  2.250000  2.354839  2.141304  2.382979  2.280488  2.333333  2.120879  2.431579  2.260417  2.402062  2.488636  2.551282  2.397590  2.475000  2.705128 
dram[4]:  2.119565  2.220779  2.086021  2.329412  2.474359  2.435294  2.206186  2.357143  2.571429  2.303371  2.123711  2.318681  2.772152  2.404762  2.476744  2.551724 
dram[5]:  2.227273  2.264368  2.030303  2.476191  2.333333  2.544304  2.108696  2.303371  2.527472  2.224490  2.365591  2.340659  2.471264  2.312500  2.445783  2.802469 
dram[6]:  2.309278  2.196079  2.333333  2.212766  2.261905  2.137931  2.488889  2.166667  2.346535  2.431579  2.457447  2.247525  2.300000  2.691358  2.402299  2.260417 
dram[7]:  2.186047  2.302325  2.285714  2.303371  2.185567  2.686747  2.475610  2.367816  2.358696  2.539326  2.304348  2.198113  2.325843  2.590909  2.650000  2.390244 
dram[8]:  2.074468  2.376471  2.380435  2.475000  2.260417  2.144330  2.273684  2.218750  2.397850  2.313131  2.316327  2.500000  2.376344  2.333333  2.524390  2.533333 
dram[9]:  2.285714  2.222222  2.188889  2.034091  2.340425  2.252632  2.612500  2.464286  2.091837  2.402174  2.224490  2.548780  2.540230  2.522727  2.534884  2.534091 
dram[10]:  2.526316  2.111111  2.213483  2.195652  2.444444  2.273809  2.314607  2.351648  2.184466  2.465909  2.423529  2.344445  2.732394  2.460674  2.409091  2.457831 
average row locality = 36797/15663 = 2.349294
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       143       148       144       148       149       152       149       153       152       154       155       167       153       156       144       157 
dram[1]:       155       167       144       150       150       161       138       155       159       164       156       156       137       155       155       150 
dram[2]:       161       157       139       158       153       167       157       157       154       171       157       167       144       159       156       152 
dram[3]:       174       141       167       148       169       140       160       140       166       163       171       160       148       146       143       158 
dram[4]:       149       129       148       152       140       158       157       146       142       149       152       153       161       149       160       167 
dram[5]:       149       152       150       158       162       150       143       153       167       158       162       153       157       166       152       171 
dram[6]:       172       169       158       157       138       137       170       165       167       167       170       165       153       160       151       160 
dram[7]:       142       148       143       155       159       159       153       155       161       164       158       169       152       168       158       147 
dram[8]:       149       155       166       148       166       155       158       159       167       163       162       150       160       155       155       141 
dram[9]:       147       150       147       133       163       161       156       153       146       157       161       153       161       162       163       162 
dram[10]:       146       144       144       152       146       139       157       161       163       159       151       156       145       158       156       150 
total reads: 27255
bank skew: 174/129 = 1.35
chip skew: 2559/2412 = 1.06
number of total write accesses:
dram[0]:        50        51        51        51        52        55        56        54        53        62        54        63        51        55        52        54 
dram[1]:        54        57        48        53        52        55        52        55        63        68        55        58        48        59        49        58 
dram[2]:        49        51        43        56        56        53        52        52        64        66        55        60        51        54        50        48 
dram[3]:        56        48        52        49        55        47        50        53        65        54        62        59        51        53        55        53 
dram[4]:        46        42        46        46        53        49        57        52        56        56        54        58        58        53        53        55 
dram[5]:        47        45        51        50        55        51        51        52        63        60        58        60        58        56        51        56 
dram[6]:        52        55        52        51        52        49        54        56        70        64        61        62        54        58        58        57 
dram[7]:        46        50        49        50        53        64        50        51        56        62        54        64        55        60        54        49 
dram[8]:        46        47        53        50        51        53        58        54        56        66        65        55        61        55        52        49 
dram[9]:        45        50        50        46        57        53        53        54        59        64        57        56        60        60        55        61 
dram[10]:        46        46        53        50        52        52        49        53        62        58        55        55        49        61        56        54 
total reads: 9542
bank skew: 70/42 = 1.67
chip skew: 905/834 = 1.09
average mf latency per bank:
dram[0]:      26800     25878     29930     28239     24817     23695     18814     18614     31357     27594     38707     26581     22814     20774     23714     25828
dram[1]:      25678     25037     28405     30951     25205     25541      9025     18701     27477     23076     34406     23020     28661     24314     25582     31557
dram[2]:      19776     24614     28980     29336     28997     23177     20331     16646     22100     21423     32834     26007     21956     18539     28879     21066
dram[3]:      27607     25860     27534     32556     29369     27909     17692     11542     22998     22060     22762     22618     20874     17069     24307     29513
dram[4]:      28299     27068     29084     33165     22590     22414     21861     13358     28717     21025     25084     30212     27324     26308     31038     27312
dram[5]:      27761     27123     28866     29904     18235     29045     25415     13970     21997     15170     25640     28193     21474     18025     26729     17881
dram[6]:      26395     22999     32133     26568     23499     21044     17206     20227     28392     27230     21190     25260     17226     20114     25743     27225
dram[7]:      29719     25219     30487     26623     22680     31491     13045     15321     20980     22199     24639     24855     15868     16826     30314     30331
dram[8]:      25694     36565     30844     26749     25970     17082     20303     20413     19053     20735     26063     30873     25068     17486     28420     31097
dram[9]:      32468     23174     29700     29946     20593     20273     16582     17257     21907     26410     26256     34022     16967     17045     27861     27066
dram[10]:      31970     27861     29694     33414     17347     22938     10898     15901     23915     36172     28098     30679     25761     25391     29042     30558
maximum mf latency per bank:
dram[0]:     309694    309700    309691    309724    309744    309756    309549    309606    275707    261383    317815    317837    309631    309672    309606    309673
dram[1]:     309701    309736    309825    309706    309782    309783    260018    309530    274565    261516    317803    317830    309664    309634    309748    309770
dram[2]:     309625    309689    309691    309697    309695    309707    309508    309513    248503    273313    317808    317820    309612    309618    309694    309627
dram[3]:     309637    309639    309604    309648    309673    309684    309637    309546    272394    248529    317802    317844    309595    309495    309640    309669
dram[4]:     309755    309588    309684    309678    309618    309532    309535    309577    276377    262160    317819    317813    309615    309683    309701    309730
dram[5]:     309609    309732    309655    309778    309676    309690    309584    309626    273877    250369    317797    317824    309613    309648    309695    309617
dram[6]:     309693    309669    309725    309663    309544    309677    309636    309739    273002    272523    265084    317814    309613    309617    309643    309684
dram[7]:     309692    309700    309691    309714    309632    309722    309624    309525    274507    274609    317793    317802    309570    309590    309672    309646
dram[8]:     309677    309736    309720    309772    309717    309553    309554    309499    274583    251404    317799    317854    309615    309650    309695    309704
dram[9]:     309723    309556    309665    309722    309608    309613    309526    276225    276321    274963    317843    317906    309664    309667    309710    309719
dram[10]:     309716    309686    309706    309719    309501    309659    274607    309564    274614    274557    317813    317835    309615    309674    309673    309685
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5360170 n_nop=5346490 n_act=1433 n_pre=1417 n_req=3288 n_rd=9696 n_write=1134 bw_util=0.004041
n_activity=65357 dram_eff=0.3314
bk0: 572a 5355390i bk1: 592a 5354971i bk2: 576a 5355097i bk3: 592a 5354728i bk4: 596a 5355471i bk5: 608a 5354262i bk6: 596a 5354831i bk7: 612a 5354613i bk8: 608a 5354747i bk9: 616a 5354630i bk10: 620a 5354519i bk11: 668a 5354298i bk12: 612a 5355353i bk13: 624a 5354923i bk14: 576a 5355518i bk15: 628a 5355078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0101764
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5360170 n_nop=5346392 n_act=1395 n_pre=1379 n_req=3336 n_rd=9808 n_write=1196 bw_util=0.004106
n_activity=64379 dram_eff=0.3419
bk0: 620a 5354074i bk1: 668a 5353717i bk2: 576a 5354923i bk3: 600a 5354773i bk4: 600a 5355157i bk5: 644a 5354389i bk6: 552a 5355621i bk7: 620a 5354217i bk8: 636a 5354727i bk9: 656a 5353936i bk10: 624a 5354676i bk11: 624a 5354068i bk12: 548a 5355986i bk13: 620a 5354749i bk14: 620a 5355633i bk15: 600a 5354277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0130186
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5360170 n_nop=5346157 n_act=1433 n_pre=1417 n_req=3369 n_rd=10036 n_write=1127 bw_util=0.004165
n_activity=65939 dram_eff=0.3386
bk0: 644a 5354336i bk1: 628a 5354691i bk2: 556a 5355010i bk3: 632a 5353361i bk4: 612a 5354831i bk5: 668a 5353873i bk6: 628a 5354699i bk7: 628a 5354391i bk8: 616a 5354216i bk9: 684a 5352869i bk10: 628a 5354223i bk11: 668a 5353791i bk12: 576a 5355029i bk13: 636a 5354165i bk14: 624a 5355286i bk15: 608a 5355027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.014077
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5360170 n_nop=5346219 n_act=1428 n_pre=1412 n_req=3356 n_rd=9976 n_write=1135 bw_util=0.004146
n_activity=66317 dram_eff=0.3351
bk0: 696a 5354334i bk1: 564a 5355174i bk2: 668a 5354277i bk3: 592a 5354587i bk4: 676a 5354499i bk5: 560a 5355394i bk6: 640a 5354943i bk7: 560a 5355129i bk8: 664a 5354376i bk9: 652a 5354370i bk10: 684a 5354609i bk11: 640a 5354675i bk12: 592a 5355542i bk13: 584a 5355113i bk14: 572a 5355613i bk15: 632a 5354787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.00961462
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5360170 n_nop=5346732 n_act=1381 n_pre=1365 n_req=3246 n_rd=9648 n_write=1044 bw_util=0.003989
n_activity=62916 dram_eff=0.3399
bk0: 596a 5354311i bk1: 516a 5356072i bk2: 592a 5354939i bk3: 608a 5354893i bk4: 560a 5355062i bk5: 632a 5355183i bk6: 628a 5354601i bk7: 584a 5354987i bk8: 568a 5354698i bk9: 596a 5354302i bk10: 608a 5354847i bk11: 612a 5354426i bk12: 644a 5354664i bk13: 596a 5354928i bk14: 640a 5354651i bk15: 668a 5354490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0112131
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5360170 n_nop=5346187 n_act=1431 n_pre=1415 n_req=3367 n_rd=10012 n_write=1125 bw_util=0.004155
n_activity=65222 dram_eff=0.3415
bk0: 596a 5355160i bk1: 608a 5355053i bk2: 600a 5354397i bk3: 632a 5354076i bk4: 648a 5353632i bk5: 600a 5354776i bk6: 572a 5354376i bk7: 612a 5354506i bk8: 668a 5354235i bk9: 632a 5354010i bk10: 648a 5355219i bk11: 612a 5354341i bk12: 628a 5354443i bk13: 664a 5353880i bk14: 608a 5355395i bk15: 684a 5354996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.011591
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5360170 n_nop=5345745 n_act=1491 n_pre=1475 n_req=3464 n_rd=10236 n_write=1223 bw_util=0.004276
n_activity=68146 dram_eff=0.3363
bk0: 688a 5354314i bk1: 676a 5353906i bk2: 632a 5354233i bk3: 628a 5353869i bk4: 552a 5355608i bk5: 548a 5355315i bk6: 680a 5354379i bk7: 660a 5354052i bk8: 668a 5354403i bk9: 668a 5353263i bk10: 680a 5354439i bk11: 660a 5353954i bk12: 612a 5355359i bk13: 640a 5354644i bk14: 604a 5354821i bk15: 640a 5353781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.013066
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5360170 n_nop=5346264 n_act=1412 n_pre=1396 n_req=3358 n_rd=9964 n_write=1134 bw_util=0.004141
n_activity=64871 dram_eff=0.3422
bk0: 568a 5354984i bk1: 592a 5354605i bk2: 572a 5355472i bk3: 620a 5354871i bk4: 636a 5354823i bk5: 636a 5354673i bk6: 612a 5354589i bk7: 620a 5354836i bk8: 644a 5354580i bk9: 656a 5354493i bk10: 632a 5354711i bk11: 676a 5353829i bk12: 608a 5354582i bk13: 672a 5353581i bk14: 632a 5355316i bk15: 588a 5354938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0112465
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5360170 n_nop=5346112 n_act=1447 n_pre=1431 n_req=3380 n_rd=10036 n_write=1144 bw_util=0.004172
n_activity=66407 dram_eff=0.3367
bk0: 596a 5355169i bk1: 620a 5355246i bk2: 664a 5354603i bk3: 592a 5354392i bk4: 664a 5354276i bk5: 620a 5354284i bk6: 632a 5354420i bk7: 636a 5353984i bk8: 668a 5353599i bk9: 652a 5354282i bk10: 648a 5354043i bk11: 600a 5354777i bk12: 640a 5354016i bk13: 620a 5354377i bk14: 620a 5354742i bk15: 564a 5355048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0130233
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5360170 n_nop=5346279 n_act=1424 n_pre=1408 n_req=3355 n_rd=9900 n_write=1159 bw_util=0.004126
n_activity=65051 dram_eff=0.34
bk0: 588a 5355115i bk1: 600a 5354453i bk2: 588a 5354558i bk3: 532a 5354771i bk4: 652a 5354317i bk5: 644a 5354405i bk6: 624a 5354892i bk7: 612a 5354467i bk8: 584a 5354093i bk9: 628a 5354106i bk10: 644a 5353854i bk11: 612a 5354645i bk12: 644a 5354008i bk13: 648a 5354060i bk14: 652a 5354893i bk15: 648a 5354629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0115256
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5360170 n_nop=5346615 n_act=1389 n_pre=1373 n_req=3278 n_rd=9708 n_write=1085 bw_util=0.004027
n_activity=64688 dram_eff=0.3337
bk0: 584a 5355321i bk1: 576a 5354907i bk2: 576a 5354907i bk3: 608a 5354388i bk4: 584a 5355178i bk5: 556a 5354946i bk6: 628a 5355149i bk7: 644a 5354690i bk8: 652a 5354110i bk9: 636a 5354442i bk10: 604a 5355250i bk11: 624a 5354249i bk12: 580a 5355415i bk13: 632a 5354856i bk14: 624a 5354874i bk15: 600a 5355234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0103379

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1189, Miss_rate = 0.073, Pending_hits = 624, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1235, Miss_rate = 0.075, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1194, Miss_rate = 0.073, Pending_hits = 597, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1258, Miss_rate = 0.076, Pending_hits = 617, Reservation_fails = 2
L2_cache_bank[4]: Access = 16391, Miss = 1221, Miss_rate = 0.074, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1288, Miss_rate = 0.076, Pending_hits = 593, Reservation_fails = 1
L2_cache_bank[6]: Access = 17014, Miss = 1298, Miss_rate = 0.076, Pending_hits = 618, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1196, Miss_rate = 0.073, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1209, Miss_rate = 0.074, Pending_hits = 616, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1203, Miss_rate = 0.073, Pending_hits = 604, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1242, Miss_rate = 0.074, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1261, Miss_rate = 0.074, Pending_hits = 624, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1279, Miss_rate = 0.076, Pending_hits = 624, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1280, Miss_rate = 0.076, Pending_hits = 613, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1226, Miss_rate = 0.074, Pending_hits = 599, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1265, Miss_rate = 0.076, Pending_hits = 612, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1283, Miss_rate = 0.058, Pending_hits = 603, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1226, Miss_rate = 0.075, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1244, Miss_rate = 0.075, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1231, Miss_rate = 0.076, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1208, Miss_rate = 0.074, Pending_hits = 589, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1219, Miss_rate = 0.073, Pending_hits = 603, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27255
L2_total_cache_miss_rate = 0.0736
L2_total_cache_pending_hits = 13260
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12915
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18891
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85701
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 197
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8357
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49607
	minimum = 6
	maximum = 84
Network latency average = 8.26995
	minimum = 6
	maximum = 58
Slowest packet = 375472
Flit latency average = 7.72355
	minimum = 6
	maximum = 57
Slowest flit = 866784
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00418763
	minimum = 0.00333741 (at node 2)
	maximum = 0.00499558 (at node 34)
Accepted packet rate average = 0.00418763
	minimum = 0.00333741 (at node 2)
	maximum = 0.00499558 (at node 34)
Injected flit rate average = 0.00650394
	minimum = 0.00426127 (at node 2)
	maximum = 0.00929706 (at node 34)
Accepted flit rate average= 0.00650394
	minimum = 0.00589551 (at node 28)
	maximum = 0.00778632 (at node 9)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2944 (11 samples)
	minimum = 6 (11 samples)
	maximum = 145.364 (11 samples)
Network latency average = 11.6518 (11 samples)
	minimum = 6 (11 samples)
	maximum = 88.1818 (11 samples)
Flit latency average = 11.8233 (11 samples)
	minimum = 6 (11 samples)
	maximum = 87.3636 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0169858 (11 samples)
	minimum = 0.0139633 (11 samples)
	maximum = 0.0366786 (11 samples)
Accepted packet rate average = 0.0169858 (11 samples)
	minimum = 0.0139633 (11 samples)
	maximum = 0.0366786 (11 samples)
Injected flit rate average = 0.025538 (11 samples)
	minimum = 0.0158933 (11 samples)
	maximum = 0.0538992 (11 samples)
Accepted flit rate average = 0.025538 (11 samples)
	minimum = 0.0196917 (11 samples)
	maximum = 0.0626558 (11 samples)
Injected packet size average = 1.50349 (11 samples)
Accepted packet size average = 1.50349 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 16 sec (2836 sec)
gpgpu_simulation_rate = 18713 (inst/sec)
gpgpu_simulation_rate = 1889 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 29593
gpu_sim_insn = 4715414
gpu_ipc =     159.3422
gpu_tot_sim_cycle = 5609992
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =      10.3006
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 314
gpu_stall_icnt2sh    = 22172
partiton_reqs_in_parallel = 650978
partiton_reqs_in_parallel_total    = 63507220
partiton_level_parallism =      21.9977
partiton_level_parallism_total  =      11.4364
partiton_reqs_in_parallel_util = 650978
partiton_reqs_in_parallel_util_total    = 63507220
gpu_sim_cycle_parition_util = 29593
gpu_tot_sim_cycle_parition_util    = 2886703
partiton_level_parallism_util =      21.9977
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     127.2808 GB/Sec
L2_BW_total  =       6.9274 GB/Sec
gpu_total_sim_rate=19933

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517579
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1934, 1969, 1814, 1949, 1907, 2161, 2338, 1910, 2251, 2039, 1679, 1834, 2149, 2756, 2080, 2790, 2518, 1738, 1984, 1404, 2396, 2233, 1708, 2086, 2150, 2284, 2351, 1885, 2545, 1631, 2216, 1653, 2287, 1612, 2170, 1998, 1873, 1832, 1969, 1919, 2228, 2147, 1453, 2376, 1817, 2105, 2057, 1910, 1573, 1335, 1804, 1608, 1346, 1499, 1308, 1138, 1315, 1548, 1413, 1813, 1517, 1413, 1516, 1138, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 450980
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 430948
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 15146
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:862852	W0_Idle:79079495	W0_Scoreboard:79713409	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 310 
maxdqlatency = 0 
maxmflatency = 317906 
averagemflatency = 2290 
max_icnt2mem_latency = 317561 
max_icnt2sh_latency = 5609991 
mrq_lat_table:23342 	529 	694 	7616 	2260 	2009 	1695 	507 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	355698 	30269 	2051 	588 	2056 	660 	8752 	6012 	502 	845 	1540 	870 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	276860 	12154 	4542 	11005 	74326 	6693 	1428 	1390 	438 	2015 	721 	8753 	5926 	503 	845 	1540 	869 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	249468 	27393 	6779 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	527 	33116 	92079 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1329 	96 	14 	13 	25 	29 	41 	41 	19 	22 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        25        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        23        21        29        16        16        16        16        16 
dram[2]:        16        16        16        16        20        16        16        16        16        16        23        37        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        28        16        16        16        16        16 
dram[4]:        16        16        16        16        17        16        16        16        28        16        20        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        31        42        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        23        40        16        16        16        16        16 
dram[7]:        16        16        16        16        16        23        16        16        16        16        16        30        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        41        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    309436    318636    322113    321475    334043    319556    327105    319494    323301    432780    396714    334008    334023    328589    384319    322066 
dram[1]:    323040    322208    322099    431804    332597    319522    316116    332333    323229    322675    320084    326761    328669    334025    322097    459633 
dram[2]:    429759    322073    320683    319503    332192    317944    319516    319530    320461    323219    318976    330628    317250    392273    324118    460768 
dram[3]:    322114    321460    322104    319520    315252    319535    355794    220942    320636    323302    462036    461045    320986    321989    460921    316329 
dram[4]:    318935    322131    322128    319760    333045    319549    319524    319536    322667    319961    319304    447525    383077    318924    309490    322106 
dram[5]:    322139    319573    425200    319483    319524    319659    202135    325612    317160    317828    273722    328636    318282    319301    322548    309463 
dram[6]:    322209    320065    259053    322144    334024    318277    319532    319602    320558    389223    211521    334003    422621    332727    334012    309469 
dram[7]:    320029    320045    322121    322137    319624    319550    324185    319614    410460    462103    285909    320483    327253    436275    334016    313523 
dram[8]:    322062    314929    318791    314923    317160    318737    322670    217263    320510    459685    461728    248614    319099    394236    309453    309468 
dram[9]:    322058    322111    322110    316984    336893    322256    319526    320262    458441    320590    333333    326288    333975    328194    325051    309470 
dram[10]:    370600    322103    334037    394484    319533    319567    320065    305197    320050    334574    334020    329326    334015    329642    334001    459120 
average row accesses per activate:
dram[0]:  2.218391  2.269663  2.153846  2.518987  2.525000  2.225806  2.029703  2.352273  2.647059  2.459184  2.489362  2.611650  2.482353  2.419355  2.235955  2.511905 
dram[1]:  2.090000  2.133333  2.325301  2.280899  2.376471  2.511628  2.345679  2.359550  2.633663  2.989011  2.652174  2.976470  2.534247  2.511111  3.000000  2.425287 
dram[2]:  2.121212  2.470588  2.116279  2.229167  2.679487  2.188119  2.234043  2.348315  2.863636  2.657143  2.585106  2.650000  2.341177  2.886076  2.518072  2.409639 
dram[3]:  2.149533  2.250000  2.354839  2.141304  2.382979  2.280488  2.333333  2.120879  2.927083  2.432990  2.725490  2.842697  2.607595  2.488095  2.469136  2.705128 
dram[4]:  2.107527  2.220779  2.086021  2.329412  2.474359  2.435294  2.206186  2.341177  2.873418  2.555556  2.300000  2.695652  2.887500  2.482353  2.494382  2.566667 
dram[5]:  2.227273  2.264368  2.030303  2.458823  2.333333  2.506173  2.108696  2.303371  2.934783  2.434343  2.663158  2.776596  2.613636  2.391752  2.481928  2.802469 
dram[6]:  2.292929  2.215686  2.333333  2.212766  2.261905  2.137931  2.488889  2.166667  2.656863  2.686869  2.828283  2.627451  2.366667  2.783133  2.397727  2.319588 
dram[7]:  2.186047  2.287356  2.285714  2.303371  2.185567  2.686747  2.475610  2.367816  2.591398  2.833333  2.532609  2.495413  2.455555  2.719101  2.679012  2.397590 
dram[8]:  2.074468  2.388235  2.380435  2.475000  2.247423  2.144330  2.284210  2.218750  2.680851  2.529412  2.744898  2.807229  3.268041  2.417583  2.518072  2.533333 
dram[9]:  2.285714  2.230769  2.175824  2.034091  2.312500  2.252632  2.592592  2.476191  2.414141  2.688172  2.430000  2.759036  2.715909  2.637363  2.540230  2.568182 
dram[10]:  2.552632  2.111111  2.213483  2.195652  2.426829  2.273809  2.314607  2.351648  2.462264  2.764045  2.790698  2.681319  2.791667  2.500000  2.404494  2.457831 
average row locality = 38666/15796 = 2.447835
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       143       149       144       148       149       152       149       153       156       159       160       176       156       162       145       157 
dram[1]:       155       167       144       150       150       161       138       155       168       172       163       164       137       159       155       151 
dram[2]:       161       157       139       158       153       167       157       157       161       180       164       176       146       164       157       152 
dram[3]:       174       141       167       148       169       140       160       140       176       167       182       168       151       150       144       158 
dram[4]:       149       129       148       152       140       158       157       146       148       154       157       161       165       152       163       170 
dram[5]:       149       152       150       158       162       150       143       153       175       163       169       164       162       170       153       171 
dram[6]:       173       170       158       157       138       137       170       165       174       174       180       175       155       165       152       162 
dram[7]:       142       148       143       155       159       159       153       155       166       170       163       179       157       173       160       148 
dram[8]:       149       155       166       148       166       155       158       159       173       169       172       156       167       159       156       141 
dram[9]:       147       151       147       133       163       161       156       153       153       163       167       158       168       168       164       163 
dram[10]:       146       144       144       152       146       139       157       161       170       165       158       163       148       160       157       150 
total reads: 27683
bank skew: 182/129 = 1.41
chip skew: 2605/2449 = 1.06
number of total write accesses:
dram[0]:        50        53        52        51        53        55        56        54        69        82        74        93        55        63        54        54 
dram[1]:        54        57        49        53        52        55        52        55        98       100        81        89        48        67        49        60 
dram[2]:        49        53        43        56        56        54        53        52        91        99        79        89        53        64        52        48 
dram[3]:        56        48        52        49        55        47        50        53       105        69        96        85        55        59        56        53 
dram[4]:        47        42        46        46        53        49        57        53        79        76        73        87        66        59        59        61 
dram[5]:        47        45        51        51        55        53        51        52        95        78        84        97        68        62        53        56 
dram[6]:        54        56        52        51        52        49        54        56        97        92       100        93        58        66        59        63 
dram[7]:        46        51        49        50        53        64        50        51        75        85        70        93        64        69        57        51 
dram[8]:        46        48        53        50        52        53        59        54        79        89        97        77       150        61        53        49 
dram[9]:        45        52        51        46        59        53        54        55        86        87        76        71        71        72        57        63 
dram[10]:        48        46        53        50        53        52        49        53        91        81        82        81        53        65        57        54 
total reads: 10983
bank skew: 150/42 = 3.57
chip skew: 1070/953 = 1.12
average mf latency per bank:
dram[0]:      26985     25662     29931     28382     24865     23867     18985     18785     30221     26109     37872     25460     22284     19702     23588     26041
dram[1]:      25846     25192     28417     31099     25376     25695      9212     18870     24379     21101     32716     22507     28926     23238     25822     31342
dram[2]:      19925     24532     29156     29480     29160     23226     20403     16817     20634     19493     31423     24804     21760     17517     28712     21307
dram[3]:      27745     26037     27675     32729     29529     28092     17858     11732     20297     21889     21514     22102     20395     16474     24298     29732
dram[4]:      28336     27274     29229     33306     22773     22576     22029     13466     26519     20294     25470     28419     26110     25388     29990     26449
dram[5]:      27960     27330     29016     29918     18396     28926     25601     14145     20161     15138     24897     25596     20269     17431     26589     18103
dram[6]:      26213     22956     32299     26735     23681     21231     17359     20387     26170     25040     20015     23891     16968     19180     25754     26500
dram[7]:      29902     25268     30661     26767     22838     31634     13233     15497     20637     21239     25387     23846     15071     16039     29874     30120
dram[8]:      25897     36575     31011     26928     26026     17255     20403     20603     18441     19988     24555     30151     23394     16907     28427     31413
dram[9]:      32663     23016     29727     30118     20557     20432     16677     17353     20699     25159     26360     33996     15881     15958     27711     26917
dram[10]:      31829     28043     29856     33572     17438     23129     11081     16068     22358     33727     26982     29270     25073     24896     28979     30772
maximum mf latency per bank:
dram[0]:     309694    309700    309691    309724    309744    309756    309549    309606    275707    261383    317815    317837    309631    309672    309606    309673
dram[1]:     309701    309736    309825    309706    309782    309783    260018    309530    274565    261516    317803    317830    309664    309634    309748    309770
dram[2]:     309625    309689    309691    309697    309695    309707    309508    309513    248503    273313    317808    317820    309612    309618    309694    309627
dram[3]:     309637    309639    309604    309648    309673    309684    309637    309546    272394    248529    317802    317844    309595    309495    309640    309669
dram[4]:     309755    309588    309684    309678    309618    309532    309535    309577    276377    262160    317819    317813    309615    309683    309701    309730
dram[5]:     309609    309732    309655    309778    309676    309690    309584    309626    273877    250369    317797    317824    309613    309648    309695    309617
dram[6]:     309693    309669    309725    309663    309544    309677    309636    309739    273002    272523    265084    317814    309613    309617    309643    309684
dram[7]:     309692    309700    309691    309714    309632    309722    309624    309525    274507    274609    317793    317802    309570    309590    309672    309646
dram[8]:     309677    309736    309720    309772    309717    309553    309554    309499    274583    251404    317799    317854    309615    309650    309695    309704
dram[9]:     309723    309556    309665    309722    309608    309613    309526    276225    276321    274963    317843    317906    309664    309667    309710    309719
dram[10]:     309716    309686    309706    309719    309501    309659    274607    309564    274614    274557    317813    317835    309615    309674    309673    309685
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5415119 n_nop=5401176 n_act=1440 n_pre=1424 n_req=3426 n_rd=9832 n_write=1247 bw_util=0.004092
n_activity=66538 dram_eff=0.333
bk0: 572a 5410339i bk1: 596a 5409891i bk2: 576a 5410018i bk3: 592a 5409676i bk4: 596a 5410384i bk5: 608a 5409210i bk6: 596a 5409779i bk7: 612a 5409563i bk8: 624a 5409533i bk9: 636a 5409290i bk10: 640a 5409219i bk11: 704a 5408876i bk12: 624a 5410218i bk13: 648a 5409746i bk14: 580a 5410416i bk15: 628a 5410026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0116208
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5415119 n_nop=5401026 n_act=1405 n_pre=1389 n_req=3508 n_rd=9956 n_write=1343 bw_util=0.004173
n_activity=65648 dram_eff=0.3442
bk0: 620a 5409017i bk1: 668a 5408663i bk2: 576a 5409863i bk3: 600a 5409721i bk4: 600a 5410107i bk5: 644a 5409342i bk6: 552a 5410574i bk7: 620a 5409174i bk8: 672a 5409079i bk9: 688a 5408453i bk10: 652a 5409148i bk11: 656a 5408565i bk12: 548a 5410932i bk13: 636a 5409541i bk14: 620a 5410577i bk15: 604a 5409172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0165357
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5415119 n_nop=5400773 n_act=1445 n_pre=1429 n_req=3540 n_rd=10196 n_write=1276 bw_util=0.004237
n_activity=67312 dram_eff=0.3409
bk0: 644a 5409285i bk1: 628a 5409555i bk2: 556a 5409957i bk3: 632a 5408310i bk4: 612a 5409781i bk5: 668a 5408790i bk6: 628a 5409621i bk7: 628a 5409341i bk8: 644a 5408766i bk9: 720a 5407348i bk10: 656a 5408743i bk11: 704a 5408256i bk12: 584a 5409917i bk13: 656a 5408975i bk14: 628a 5410172i bk15: 608a 5409974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0166233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5415119 n_nop=5400850 n_act=1439 n_pre=1423 n_req=3523 n_rd=10140 n_write=1267 bw_util=0.004213
n_activity=67778 dram_eff=0.3366
bk0: 696a 5409278i bk1: 564a 5410118i bk2: 668a 5409224i bk3: 592a 5409537i bk4: 676a 5409451i bk5: 560a 5410347i bk6: 640a 5409896i bk7: 560a 5410083i bk8: 704a 5408864i bk9: 668a 5409072i bk10: 728a 5408940i bk11: 672a 5409202i bk12: 604a 5410394i bk13: 600a 5409945i bk14: 576a 5410518i bk15: 632a 5409729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0126271
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5415119 n_nop=5401362 n_act=1398 n_pre=1382 n_req=3402 n_rd=9796 n_write=1181 bw_util=0.004054
n_activity=64368 dram_eff=0.3411
bk0: 596a 5409217i bk1: 516a 5411010i bk2: 592a 5409882i bk3: 608a 5409838i bk4: 560a 5410011i bk5: 632a 5410136i bk6: 628a 5409556i bk7: 584a 5409910i bk8: 592a 5409318i bk9: 616a 5408924i bk10: 628a 5409463i bk11: 644a 5408985i bk12: 660a 5409485i bk13: 608a 5409779i bk14: 652a 5409416i bk15: 680a 5409284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0129358
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5415119 n_nop=5400799 n_act=1443 n_pre=1427 n_req=3542 n_rd=10176 n_write=1274 bw_util=0.004229
n_activity=66642 dram_eff=0.3436
bk0: 596a 5410110i bk1: 608a 5410003i bk2: 600a 5409348i bk3: 632a 5409000i bk4: 648a 5408582i bk5: 600a 5409662i bk6: 572a 5409323i bk7: 612a 5409454i bk8: 700a 5408722i bk9: 652a 5408680i bk10: 676a 5409722i bk11: 656a 5408670i bk12: 648a 5409243i bk13: 680a 5408701i bk14: 612a 5410311i bk15: 684a 5409946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0147312
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5415119 n_nop=5400311 n_act=1508 n_pre=1492 n_req=3657 n_rd=10420 n_write=1388 bw_util=0.004361
n_activity=69858 dram_eff=0.3381
bk0: 692a 5409194i bk1: 680a 5408834i bk2: 632a 5409180i bk3: 628a 5408817i bk4: 552a 5410558i bk5: 548a 5410266i bk6: 680a 5409332i bk7: 660a 5409006i bk8: 696a 5408988i bk9: 696a 5407693i bk10: 720a 5408748i bk11: 700a 5408391i bk12: 620a 5410226i bk13: 660a 5409415i bk14: 608a 5409727i bk15: 648a 5408652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0168445
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5415119 n_nop=5400920 n_act=1422 n_pre=1406 n_req=3508 n_rd=10120 n_write=1251 bw_util=0.0042
n_activity=66235 dram_eff=0.3434
bk0: 568a 5409929i bk1: 592a 5409506i bk2: 572a 5410417i bk3: 620a 5409817i bk4: 636a 5409770i bk5: 636a 5409620i bk6: 612a 5409537i bk7: 620a 5409788i bk8: 664a 5409284i bk9: 680a 5409118i bk10: 652a 5409420i bk11: 716a 5408326i bk12: 628a 5409402i bk13: 692a 5408386i bk14: 640a 5410208i bk15: 592a 5409834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0128889
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5415119 n_nop=5400663 n_act=1459 n_pre=1443 n_req=3619 n_rd=10196 n_write=1358 bw_util=0.004267
n_activity=67944 dram_eff=0.3401
bk0: 596a 5410114i bk1: 620a 5410184i bk2: 664a 5409550i bk3: 592a 5409340i bk4: 664a 5409197i bk5: 620a 5409235i bk6: 632a 5409366i bk7: 636a 5408937i bk8: 692a 5408256i bk9: 676a 5408813i bk10: 688a 5408533i bk11: 624a 5409333i bk12: 668a 5408533i bk13: 636a 5409218i bk14: 624a 5409648i bk15: 564a 5409991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0164634
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5415119 n_nop=5400896 n_act=1439 n_pre=1423 n_req=3513 n_rd=10060 n_write=1301 bw_util=0.004196
n_activity=66605 dram_eff=0.3411
bk0: 588a 5410061i bk1: 604a 5409355i bk2: 588a 5409458i bk3: 532a 5409721i bk4: 652a 5409200i bk5: 644a 5409354i bk6: 624a 5409813i bk7: 612a 5409410i bk8: 612a 5408734i bk9: 652a 5408765i bk10: 668a 5408505i bk11: 632a 5409399i bk12: 672a 5408782i bk13: 672a 5408752i bk14: 656a 5409777i bk15: 652a 5409535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0130234
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5415119 n_nop=5401283 n_act=1399 n_pre=1383 n_req=3428 n_rd=9840 n_write=1214 bw_util=0.004083
n_activity=65783 dram_eff=0.3361
bk0: 584a 5410255i bk1: 576a 5409856i bk2: 576a 5409856i bk3: 608a 5409338i bk4: 584a 5410099i bk5: 556a 5409894i bk6: 628a 5410098i bk7: 644a 5409640i bk8: 680a 5408609i bk9: 660a 5408966i bk10: 632a 5409768i bk11: 652a 5408781i bk12: 592a 5410278i bk13: 640a 5409747i bk14: 628a 5409785i bk15: 600a 5410182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=0.0134771

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1202, Miss_rate = 0.068, Pending_hits = 653, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1256, Miss_rate = 0.070, Pending_hits = 638, Reservation_fails = 1
L2_cache_bank[2]: Access = 17835, Miss = 1210, Miss_rate = 0.068, Pending_hits = 640, Reservation_fails = 4
L2_cache_bank[3]: Access = 17995, Miss = 1279, Miss_rate = 0.071, Pending_hits = 668, Reservation_fails = 2
L2_cache_bank[4]: Access = 17836, Miss = 1238, Miss_rate = 0.069, Pending_hits = 628, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1311, Miss_rate = 0.072, Pending_hits = 641, Reservation_fails = 4
L2_cache_bank[6]: Access = 18466, Miss = 1323, Miss_rate = 0.072, Pending_hits = 670, Reservation_fails = 2
L2_cache_bank[7]: Access = 17880, Miss = 1212, Miss_rate = 0.068, Pending_hits = 611, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1227, Miss_rate = 0.069, Pending_hits = 651, Reservation_fails = 3
L2_cache_bank[9]: Access = 17963, Miss = 1222, Miss_rate = 0.068, Pending_hits = 645, Reservation_fails = 0
L2_cache_bank[10]: Access = 18144, Miss = 1263, Miss_rate = 0.070, Pending_hits = 641, Reservation_fails = 1
L2_cache_bank[11]: Access = 18430, Miss = 1281, Miss_rate = 0.070, Pending_hits = 664, Reservation_fails = 0
L2_cache_bank[12]: Access = 18308, Miss = 1300, Miss_rate = 0.071, Pending_hits = 673, Reservation_fails = 0
L2_cache_bank[13]: Access = 18389, Miss = 1305, Miss_rate = 0.071, Pending_hits = 659, Reservation_fails = 4
L2_cache_bank[14]: Access = 18022, Miss = 1243, Miss_rate = 0.069, Pending_hits = 629, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1287, Miss_rate = 0.071, Pending_hits = 652, Reservation_fails = 2
L2_cache_bank[16]: Access = 31380, Miss = 1307, Miss_rate = 0.042, Pending_hits = 723, Reservation_fails = 0
L2_cache_bank[17]: Access = 17821, Miss = 1242, Miss_rate = 0.070, Pending_hits = 619, Reservation_fails = 0
L2_cache_bank[18]: Access = 18062, Miss = 1265, Miss_rate = 0.070, Pending_hits = 631, Reservation_fails = 1
L2_cache_bank[19]: Access = 17630, Miss = 1250, Miss_rate = 0.071, Pending_hits = 614, Reservation_fails = 1
L2_cache_bank[20]: Access = 17795, Miss = 1226, Miss_rate = 0.069, Pending_hits = 631, Reservation_fails = 0
L2_cache_bank[21]: Access = 18074, Miss = 1234, Miss_rate = 0.068, Pending_hits = 641, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27683
L2_total_cache_miss_rate = 0.0675
L2_total_cache_pending_hits = 14222
L2_total_cache_reservation_fails = 25
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12915
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18891
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115879
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8785
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 78.728
	minimum = 6
	maximum = 693
Network latency average = 42.5622
	minimum = 6
	maximum = 442
Slowest packet = 743249
Flit latency average = 50.9337
	minimum = 6
	maximum = 441
Slowest flit = 1140856
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0268579
	minimum = 0.0222357 (at node 18)
	maximum = 0.157627 (at node 44)
Accepted packet rate average = 0.0268579
	minimum = 0.0222357 (at node 18)
	maximum = 0.157627 (at node 44)
Injected flit rate average = 0.0402869
	minimum = 0.0304643 (at node 46)
	maximum = 0.163896 (at node 44)
Accepted flit rate average= 0.0402869
	minimum = 0.0268316 (at node 18)
	maximum = 0.308986 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5805 (12 samples)
	minimum = 6 (12 samples)
	maximum = 191 (12 samples)
Network latency average = 14.2277 (12 samples)
	minimum = 6 (12 samples)
	maximum = 117.667 (12 samples)
Flit latency average = 15.0825 (12 samples)
	minimum = 6 (12 samples)
	maximum = 116.833 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0178085 (12 samples)
	minimum = 0.0146527 (12 samples)
	maximum = 0.0467576 (12 samples)
Accepted packet rate average = 0.0178085 (12 samples)
	minimum = 0.0146527 (12 samples)
	maximum = 0.0467576 (12 samples)
Injected flit rate average = 0.0267671 (12 samples)
	minimum = 0.0171075 (12 samples)
	maximum = 0.0630655 (12 samples)
Accepted flit rate average = 0.0267671 (12 samples)
	minimum = 0.0202867 (12 samples)
	maximum = 0.0831833 (12 samples)
Injected packet size average = 1.50305 (12 samples)
Accepted packet size average = 1.50305 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 48 min, 19 sec (2899 sec)
gpgpu_simulation_rate = 19933 (inst/sec)
gpgpu_simulation_rate = 1935 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 1044404
gpu_sim_insn = 8878634
gpu_ipc =       8.5011
gpu_tot_sim_cycle = 6881618
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =       9.6874
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 257958
gpu_stall_icnt2sh    = 1032476
partiton_reqs_in_parallel = 22719244
partiton_reqs_in_parallel_total    = 64158198
partiton_level_parallism =      21.7533
partiton_level_parallism_total  =      12.6246
partiton_reqs_in_parallel_util = 22719244
partiton_reqs_in_parallel_util_total    = 64158198
gpu_sim_cycle_parition_util = 1044208
gpu_tot_sim_cycle_parition_util    = 2916296
partiton_level_parallism_util =      21.7574
partiton_level_parallism_util_total  =      21.9360
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =      78.3244 GB/Sec
L2_BW_total  =      17.5344 GB/Sec
gpu_total_sim_rate=14817

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423320
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3615, 3607, 3483, 3645, 3474, 3616, 3890, 3137, 3535, 3165, 3055, 3235, 3678, 4315, 3574, 4126, 3678, 2613, 3201, 2496, 3689, 3371, 2904, 3267, 3527, 3367, 3564, 3276, 3931, 3099, 3444, 2858, 3306, 2694, 3164, 2952, 2995, 2868, 2952, 2915, 3094, 3106, 2528, 3511, 2927, 3107, 3022, 2839, 2643, 2271, 2737, 2720, 2352, 2527, 2276, 1818, 2360, 2642, 2392, 2689, 2515, 2541, 2555, 1928, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 1820434
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1790307
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 25241
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2355023	W0_Idle:87294684	W0_Scoreboard:126841842	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1249 
maxdqlatency = 0 
maxmflatency = 317906 
averagemflatency = 2703 
max_icnt2mem_latency = 317561 
max_icnt2sh_latency = 6881580 
mrq_lat_table:45225 	1211 	1555 	13281 	6005 	6151 	7874 	8962 	7897 	2212 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1108131 	105643 	9043 	2811 	2587 	1516 	10759 	8569 	2373 	14500 	6080 	870 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	643565 	96740 	209907 	95302 	120177 	53150 	4123 	2233 	735 	2489 	1585 	10735 	8492 	2862 	14026 	6057 	869 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	484724 	181946 	191995 	14555 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	527 	33116 	365785 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1853 	133 	22 	15 	30 	39 	55 	52 	31 	35 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        22        25        25        40        39        53        17        16 
dram[1]:        16        16        16        16        16        16        17        16        23        41        29        39        39        53        16        16 
dram[2]:        16        16        16        16        20        16        16        16        34        43        23        37        34        38        16        16 
dram[3]:        16        16        16        16        17        16        16        16        50        19        28        34        38        41        25        16 
dram[4]:        16        16        16        16        17        16        16        16        28        25        20        37        47        36        16        16 
dram[5]:        16        16        16        16        16        16        16        16        40        23        31        42        36        38        16        16 
dram[6]:        16        16        16        16        16        16        17        16        34        23        40        41        30        61        16        16 
dram[7]:        16        16        16        16        16        23        16        16        24        29        22        30        30        50        16        16 
dram[8]:        16        16        16        16        16        15        17        16        29        23        43        28        41        41        16        16 
dram[9]:        16        16        16        16        15        15        16        16        34        29        19        20        19        35        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        29        34        33        38        59        16        16 
maximum service time to same row:
dram[0]:    309436    318636    322113    321475    334043    319556    327105    319494    323301    432780    396714    334008    334023    328589    384319    322066 
dram[1]:    323040    322208    322099    431804    332597    319522    316116    332333    323229    322675    320084    326761    328669    334025    322097    459633 
dram[2]:    429759    322073    320683    319503    332192    317944    319516    319530    320461    323219    318976    330628    317250    392273    324118    460768 
dram[3]:    322114    321460    322104    319520    315252    319535    355794    220942    320636    323302    462036    461045    320986    321989    460921    316329 
dram[4]:    318935    322131    322128    319760    333045    319549    319524    319536    322667    319961    319304    447525    383077    318924    309490    322106 
dram[5]:    322139    319573    425200    319483    319524    319659    202135    325612    317160    317828    273722    328636    318282    319301    322548    309463 
dram[6]:    322209    320065    259053    322144    334024    318277    319532    319602    320558    389223    211521    334003    422621    332727    334012    309469 
dram[7]:    320029    320045    322121    322137    319624    319550    324185    319614    410460    462103    285909    320483    327253    436275    334016    313523 
dram[8]:    322062    314929    318791    314923    317160    318737    322670    217263    320510    459685    461728    248614    319099    394236    309453    309468 
dram[9]:    322058    322111    322110    316984    336893    322256    319526    320262    458441    320590    333333    326288    333975    328194    325051    309470 
dram[10]:    370600    322103    334037    394484    319533    319567    320065    305197    320050    334574    334020    329326    334015    329642    334001    459120 
average row accesses per activate:
dram[0]:  2.548837  2.628019  2.778947  2.934066  2.814607  2.683486  2.530516  2.696517  2.814433  2.610390  2.596244  2.771144  3.019901  2.991304  2.565958  2.688034 
dram[1]:  2.533613  2.547009  2.659899  2.718593  2.717949  2.711230  2.701571  2.752525  2.756881  2.994595  2.842105  3.066667  2.896373  3.024390  2.857820  2.763158 
dram[2]:  2.488889  2.511312  2.702128  2.800995  2.823529  2.487069  2.730964  2.672986  2.875648  2.697248  2.725000  2.641975  2.868293  3.097674  2.868293  2.754545 
dram[3]:  2.473029  2.590674  2.863158  2.598086  2.603375  2.580952  2.696517  2.661836  2.852381  2.537313  2.853081  2.848039  2.888889  2.889423  2.730435  2.822967 
dram[4]:  2.504237  2.600000  2.641791  2.714286  2.718593  2.861702  2.666667  2.660194  3.021858  2.721393  2.545045  2.731707  3.353591  2.903846  2.774336  2.694323 
dram[5]:  2.537118  2.597156  2.573529  2.847368  2.735577  2.728205  2.664948  2.677570  3.000000  2.679803  2.789474  2.956522  2.990476  2.827434  2.845794  3.086124 
dram[6]:  2.615044  2.645570  2.770000  2.761658  2.652850  2.443350  2.707762  2.595652  2.898551  2.731482  2.865471  2.832536  2.686364  3.237624  2.922705  2.621277 
dram[7]:  2.625000  2.817259  2.799020  2.658291  2.447368  2.884615  2.743961  2.809278  2.682692  2.913265  2.832487  2.824645  2.823529  3.237113  2.715447  2.720183 
dram[8]:  2.653846  2.783251  2.792929  2.917583  2.647668  2.543147  2.678571  2.732057  2.836634  2.753555  2.864078  2.807292  3.293578  2.806452  2.709821  2.681818 
dram[9]:  2.578199  2.647619  2.692708  2.666667  2.742574  2.625592  2.691176  2.805128  2.757895  2.949239  2.645455  2.791667  2.995074  3.029703  2.811927  2.738739 
dram[10]:  2.768473  2.558036  2.925287  2.916230  2.735450  2.603015  2.729167  2.736041  2.743961  2.873171  2.967914  2.658537  2.846939  2.975845  2.798122  2.726891 
average row locality = 100412/36429 = 2.756375
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       410       405       400       411       385       437       409       411       394       429       399       398       432       465       428       454 
dram[1]:       441       442       403       409       402       391       388       409       418       389       386       411       396       420       442       448 
dram[2]:       427       411       390       428       407       432       412       423       393       415       397       444       417       461       428       443 
dram[3]:       444       392       424       405       450       406       410       409       415       377       420       411       436       424       439       436 
dram[4]:       440       404       403       428       402       415       390       400       392       393       409       408       421       418       456       448 
dram[5]:       431       415       407       413       426       398       399       420       418       391       386       408       434       441       438       466 
dram[6]:       453       467       422       405       386       383       440       447       415       417       440       425       424       445       434       450 
dram[7]:       385       413       429       401       423       443       416       413       405       414       399       421       442       430       474       426 
dram[8]:       417       432       426       414       399       387       395       428       412       405       415       387       443       429       446       426 
dram[9]:       418       424       392       366       415       421       417       415       371       405       416       393       435       427       452       433 
dram[10]:       423       427       393       429       400       391       408       417       392       423       397       379       397       423       428       454 
total reads: 73435
bank skew: 474/366 = 1.30
chip skew: 6853/6581 = 1.04
number of total write accesses:
dram[0]:       138       139       128       123       116       148       130       131       152       174       154       159       175       223       175       175 
dram[1]:       162       154       121       132       128       116       128       136       183       165       154       187       163       200       161       182 
dram[2]:       133       144       118       135       121       145       126       141       162       173       148       198       171       205       160       163 
dram[3]:       152       108       120       138       167       136       132       142       184       133       182       170       188       177       189       154 
dram[4]:       151       129       128       142       139       123       130       148       161       154       156       152       186       186       171       169 
dram[5]:       150       133       118       128       143       134       118       153       170       153       144       204       194       198       171       179 
dram[6]:       138       160       132       128       126       113       153       150       185       173       199       167       167       209       171       166 
dram[7]:       119       142       142       128       135       157       152       132       153       157       159       175       182       198       194       167 
dram[8]:       135       133       127       117       112       114       130       143       161       176       175       152       275       180       161       164 
dram[9]:       126       132       125       106       139       133       132       132       153       176       166       143       173       185       161       175 
dram[10]:       139       146       116       128       117       127       116       122       176       166       158       166       161       193       168       195 
total reads: 26977
bank skew: 275/106 = 2.59
chip skew: 2537/2357 = 1.08
average mf latency per bank:
dram[0]:      32972     32667     38459     37136     37477     35468     34243     34737     37609     37305     41117     34729     34453     30566     30877     31417
dram[1]:      33760     33370     35308     37732     35948     35665     34060     32487     36239     34413     38281     31384     36700     35786     30991     34600
dram[2]:      31796     31686     35815     38265     39688     32719     32822     32918     37485     33530     36746     31502     35014     32392     34337     30459
dram[3]:      32939     34397     37761     36321     34984     37182     30654     34818     31687     35090     29696     32402     32309     32272     31267     35746
dram[4]:      32988     34355     35698     36346     36740     36631     32951     29722     40298     36707     32957     35753     33113     34352     32405     31170
dram[5]:      30651     31715     36654     35637     33398     36852     38987     30797     34103     31191     35806     32170     32091     30618     34186     27904
dram[6]:      33297     31965     36613     35013     36070     35949     33050     35271     35542     35249     30198     32061     34816     33037     33252     31788
dram[7]:      34463     34036     38455     35031     37330     36086     29627     34579     34242     33933     30785     32786     31151     31670     30141     32720
dram[8]:      33567     35881     36798     38631     41802     33334     33918     36219     31490     34133     35396     36662     32043     31276     31745     32222
dram[9]:      39030     33281     35813     37216     35343     35213     32941     37739     35705     34641     34706     37973     31529     28933     33692     31302
dram[10]:      36347     32716     39290     40653     36637     36745     34010     34992     33936     39743     35404     33489     35037     34614     33302     33089
maximum mf latency per bank:
dram[0]:     309694    309700    309691    309724    309744    309756    309549    309606    275707    261383    317815    317837    309631    309672    309606    309673
dram[1]:     309701    309736    309825    309706    309782    309783    260018    309530    274565    261516    317803    317830    309664    309634    309748    309770
dram[2]:     309625    309689    309691    309697    309695    309707    309508    309513    256305    273313    317808    317820    309612    309618    309694    309627
dram[3]:     309637    309639    309604    309648    309673    309684    309637    309546    272394    256675    317802    317844    309595    309495    309640    309669
dram[4]:     309755    309588    309684    309678    309618    309532    309535    309577    276377    262160    317819    317813    309615    309683    309701    309730
dram[5]:     309609    309732    309655    309778    309676    309690    309584    309626    273877    256345    317797    317824    309613    309648    309695    309617
dram[6]:     309693    309669    309725    309663    309544    309677    309636    309739    273002    272523    265084    317814    309613    309617    309643    309684
dram[7]:     309692    309700    309691    309714    309632    309722    309624    309525    274507    274609    317793    317802    309570    309590    309672    309646
dram[8]:     309677    309736    309720    309772    309717    309553    309554    309499    274583    256245    317799    317854    309615    309650    309695    309704
dram[9]:     309723    309556    309665    309722    309608    309613    309526    276225    276321    274963    317843    317906    309664    309667    309710    309719
dram[10]:     309716    309686    309706    309719    309501    309659    274607    309564    274614    274557    317813    317835    309615    309674    309673    309685
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7354423 n_nop=7315832 n_act=3344 n_pre=3328 n_req=9107 n_rd=26668 n_write=5251 bw_util=0.00868
n_activity=143321 dram_eff=0.4454
bk0: 1640a 7325552i bk1: 1620a 7327690i bk2: 1600a 7328950i bk3: 1644a 7327932i bk4: 1540a 7329759i bk5: 1748a 7324699i bk6: 1636a 7330249i bk7: 1644a 7329625i bk8: 1576a 7327760i bk9: 1716a 7326151i bk10: 1596a 7328689i bk11: 1592a 7327064i bk12: 1728a 7326949i bk13: 1860a 7321975i bk14: 1712a 7326054i bk15: 1816a 7323877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166531
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7354423 n_nop=7316266 n_act=3264 n_pre=3248 n_req=9067 n_rd=26380 n_write=5265 bw_util=0.008606
n_activity=140382 dram_eff=0.4508
bk0: 1764a 7324296i bk1: 1768a 7325757i bk2: 1612a 7328699i bk3: 1636a 7328558i bk4: 1608a 7329840i bk5: 1564a 7328930i bk6: 1552a 7330386i bk7: 1636a 7328874i bk8: 1672a 7327549i bk9: 1556a 7326779i bk10: 1544a 7328590i bk11: 1644a 7325767i bk12: 1584a 7326780i bk13: 1680a 7325515i bk14: 1768a 7325315i bk15: 1792a 7322684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164387
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7354423 n_nop=7315605 n_act=3361 n_pre=3345 n_req=9171 n_rd=26912 n_write=5200 bw_util=0.008733
n_activity=144047 dram_eff=0.4459
bk0: 1708a 7325583i bk1: 1644a 7327334i bk2: 1560a 7329597i bk3: 1712a 7327286i bk4: 1628a 7329172i bk5: 1728a 7325095i bk6: 1648a 7330320i bk7: 1692a 7328888i bk8: 1572a 7325734i bk9: 1660a 7325164i bk10: 1588a 7327912i bk11: 1776a 7325060i bk12: 1668a 7324532i bk13: 1844a 7322785i bk14: 1712a 7324416i bk15: 1772a 7323732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.168267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7354423 n_nop=7315643 n_act=3377 n_pre=3361 n_req=9170 n_rd=26792 n_write=5250 bw_util=0.008714
n_activity=146086 dram_eff=0.4387
bk0: 1776a 7326783i bk1: 1568a 7330922i bk2: 1696a 7329200i bk3: 1620a 7328059i bk4: 1800a 7329126i bk5: 1624a 7328094i bk6: 1640a 7329077i bk7: 1636a 7328108i bk8: 1660a 7326106i bk9: 1508a 7328269i bk10: 1680a 7329355i bk11: 1644a 7329020i bk12: 1744a 7326287i bk13: 1696a 7325381i bk14: 1756a 7325054i bk15: 1744a 7324917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166339
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7354423 n_nop=7316183 n_act=3295 n_pre=3279 n_req=9052 n_rd=26508 n_write=5158 bw_util=0.008611
n_activity=141903 dram_eff=0.4463
bk0: 1760a 7324176i bk1: 1616a 7329352i bk2: 1612a 7330586i bk3: 1712a 7326087i bk4: 1608a 7327652i bk5: 1660a 7331262i bk6: 1560a 7330320i bk7: 1600a 7327775i bk8: 1568a 7327092i bk9: 1572a 7328010i bk10: 1636a 7328376i bk11: 1632a 7329866i bk12: 1684a 7326433i bk13: 1672a 7326576i bk14: 1824a 7324992i bk15: 1792a 7323747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.1663
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7354423 n_nop=7315804 n_act=3300 n_pre=3284 n_req=9181 n_rd=26764 n_write=5271 bw_util=0.008712
n_activity=143120 dram_eff=0.4477
bk0: 1724a 7326441i bk1: 1660a 7327359i bk2: 1628a 7331543i bk3: 1652a 7328282i bk4: 1704a 7328398i bk5: 1592a 7328932i bk6: 1596a 7328617i bk7: 1680a 7327473i bk8: 1672a 7327183i bk9: 1564a 7326836i bk10: 1544a 7331185i bk11: 1632a 7325487i bk12: 1736a 7325298i bk13: 1764a 7324949i bk14: 1752a 7325967i bk15: 1864a 7324478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162938
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7354423 n_nop=7314785 n_act=3420 n_pre=3404 n_req=9390 n_rd=27412 n_write=5402 bw_util=0.008924
n_activity=148272 dram_eff=0.4426
bk0: 1812a 7328043i bk1: 1868a 7324523i bk2: 1688a 7327567i bk3: 1620a 7326889i bk4: 1544a 7331799i bk5: 1532a 7329173i bk6: 1760a 7325000i bk7: 1788a 7325790i bk8: 1660a 7328498i bk9: 1668a 7325023i bk10: 1760a 7324706i bk11: 1700a 7327398i bk12: 1696a 7325658i bk13: 1780a 7324292i bk14: 1736a 7324488i bk15: 1800a 7323330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.169764
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7354423 n_nop=7315521 n_act=3320 n_pre=3304 n_req=9226 n_rd=26936 n_write=5342 bw_util=0.008778
n_activity=142993 dram_eff=0.4515
bk0: 1540a 7329351i bk1: 1652a 7326716i bk2: 1716a 7328738i bk3: 1604a 7329545i bk4: 1692a 7327806i bk5: 1772a 7328228i bk6: 1664a 7327054i bk7: 1652a 7330338i bk8: 1620a 7326723i bk9: 1656a 7328991i bk10: 1596a 7327537i bk11: 1684a 7325122i bk12: 1768a 7325709i bk13: 1720a 7324757i bk14: 1896a 7322813i bk15: 1704a 7325463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167385
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7354423 n_nop=7316115 n_act=3276 n_pre=3260 n_req=9116 n_rd=26644 n_write=5128 bw_util=0.00864
n_activity=143116 dram_eff=0.444
bk0: 1668a 7327877i bk1: 1728a 7327014i bk2: 1704a 7329745i bk3: 1656a 7328716i bk4: 1596a 7330949i bk5: 1548a 7330722i bk6: 1580a 7330503i bk7: 1712a 7328048i bk8: 1648a 7327199i bk9: 1620a 7326480i bk10: 1660a 7326710i bk11: 1548a 7326791i bk12: 1772a 7324682i bk13: 1716a 7324270i bk14: 1784a 7323760i bk15: 1704a 7323716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162643
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7354423 n_nop=7316508 n_act=3246 n_pre=3230 n_req=8957 n_rd=26400 n_write=5039 bw_util=0.00855
n_activity=140038 dram_eff=0.449
bk0: 1672a 7329600i bk1: 1696a 7327917i bk2: 1568a 7329985i bk3: 1464a 7332019i bk4: 1660a 7329646i bk5: 1684a 7330390i bk6: 1668a 7327813i bk7: 1660a 7329454i bk8: 1484a 7328839i bk9: 1620a 7327909i bk10: 1664a 7329375i bk11: 1572a 7329875i bk12: 1740a 7326928i bk13: 1708a 7324208i bk14: 1808a 7326479i bk15: 1732a 7323950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.158874
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7354423 n_nop=7316615 n_act=3227 n_pre=3211 n_req=8975 n_rd=26324 n_write=5046 bw_util=0.008531
n_activity=140498 dram_eff=0.4466
bk0: 1692a 7327915i bk1: 1708a 7327807i bk2: 1572a 7330827i bk3: 1716a 7329426i bk4: 1600a 7329832i bk5: 1564a 7328708i bk6: 1632a 7331492i bk7: 1668a 7329446i bk8: 1568a 7329484i bk9: 1692a 7328031i bk10: 1588a 7328859i bk11: 1516a 7327518i bk12: 1588a 7329455i bk13: 1692a 7327121i bk14: 1712a 7325434i bk15: 1816a 7324752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164711

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3257, Miss_rate = 0.057, Pending_hits = 900, Reservation_fails = 0
L2_cache_bank[1]: Access = 57563, Miss = 3410, Miss_rate = 0.059, Pending_hits = 898, Reservation_fails = 3
L2_cache_bank[2]: Access = 56961, Miss = 3276, Miss_rate = 0.058, Pending_hits = 885, Reservation_fails = 4
L2_cache_bank[3]: Access = 57114, Miss = 3319, Miss_rate = 0.058, Pending_hits = 929, Reservation_fails = 3
L2_cache_bank[4]: Access = 56785, Miss = 3271, Miss_rate = 0.058, Pending_hits = 845, Reservation_fails = 1
L2_cache_bank[5]: Access = 57687, Miss = 3457, Miss_rate = 0.060, Pending_hits = 888, Reservation_fails = 5
L2_cache_bank[6]: Access = 57935, Miss = 3438, Miss_rate = 0.059, Pending_hits = 924, Reservation_fails = 2
L2_cache_bank[7]: Access = 57130, Miss = 3260, Miss_rate = 0.057, Pending_hits = 867, Reservation_fails = 2
L2_cache_bank[8]: Access = 57418, Miss = 3313, Miss_rate = 0.058, Pending_hits = 895, Reservation_fails = 6
L2_cache_bank[9]: Access = 57604, Miss = 3314, Miss_rate = 0.058, Pending_hits = 891, Reservation_fails = 1
L2_cache_bank[10]: Access = 57578, Miss = 3339, Miss_rate = 0.058, Pending_hits = 877, Reservation_fails = 3
L2_cache_bank[11]: Access = 57727, Miss = 3352, Miss_rate = 0.058, Pending_hits = 925, Reservation_fails = 1
L2_cache_bank[12]: Access = 57590, Miss = 3414, Miss_rate = 0.059, Pending_hits = 911, Reservation_fails = 1
L2_cache_bank[13]: Access = 58054, Miss = 3439, Miss_rate = 0.059, Pending_hits = 916, Reservation_fails = 8
L2_cache_bank[14]: Access = 57323, Miss = 3373, Miss_rate = 0.059, Pending_hits = 876, Reservation_fails = 0
L2_cache_bank[15]: Access = 57214, Miss = 3361, Miss_rate = 0.059, Pending_hits = 916, Reservation_fails = 3
L2_cache_bank[16]: Access = 70240, Miss = 3353, Miss_rate = 0.048, Pending_hits = 939, Reservation_fails = 0
L2_cache_bank[17]: Access = 56879, Miss = 3308, Miss_rate = 0.058, Pending_hits = 864, Reservation_fails = 0
L2_cache_bank[18]: Access = 56869, Miss = 3316, Miss_rate = 0.058, Pending_hits = 857, Reservation_fails = 1
L2_cache_bank[19]: Access = 56598, Miss = 3284, Miss_rate = 0.058, Pending_hits = 843, Reservation_fails = 1
L2_cache_bank[20]: Access = 56661, Miss = 3238, Miss_rate = 0.057, Pending_hits = 858, Reservation_fails = 2
L2_cache_bank[21]: Access = 57158, Miss = 3343, Miss_rate = 0.058, Pending_hits = 893, Reservation_fails = 3
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 73435
L2_total_cache_miss_rate = 0.0577
L2_total_cache_pending_hits = 19597
L2_total_cache_reservation_fails = 50
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 797301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17467
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58557
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 382676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14871
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 35.9175
	minimum = 6
	maximum = 1194
Network latency average = 22.3949
	minimum = 6
	maximum = 1194
Slowest packet = 1188560
Flit latency average = 19.8008
	minimum = 6
	maximum = 1194
Slowest flit = 1875098
Fragmentation average = 0.0266726
	minimum = 0
	maximum = 396
Injected packet rate average = 0.0165269
	minimum = 0.0138802 (at node 6)
	maximum = 0.0189893 (at node 41)
Accepted packet rate average = 0.0165269
	minimum = 0.0138802 (at node 6)
	maximum = 0.0189893 (at node 41)
Injected flit rate average = 0.0278557
	minimum = 0.018299 (at node 6)
	maximum = 0.0394067 (at node 37)
Accepted flit rate average= 0.0278557
	minimum = 0.024458 (at node 46)
	maximum = 0.0328977 (at node 26)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7603 (13 samples)
	minimum = 6 (13 samples)
	maximum = 268.154 (13 samples)
Network latency average = 14.8559 (13 samples)
	minimum = 6 (13 samples)
	maximum = 200.462 (13 samples)
Flit latency average = 15.4455 (13 samples)
	minimum = 6 (13 samples)
	maximum = 199.692 (13 samples)
Fragmentation average = 0.00205174 (13 samples)
	minimum = 0 (13 samples)
	maximum = 30.4615 (13 samples)
Injected packet rate average = 0.0177099 (13 samples)
	minimum = 0.0145933 (13 samples)
	maximum = 0.0446216 (13 samples)
Accepted packet rate average = 0.0177099 (13 samples)
	minimum = 0.0145933 (13 samples)
	maximum = 0.0446216 (13 samples)
Injected flit rate average = 0.0268508 (13 samples)
	minimum = 0.0171992 (13 samples)
	maximum = 0.0612456 (13 samples)
Accepted flit rate average = 0.0268508 (13 samples)
	minimum = 0.0206075 (13 samples)
	maximum = 0.0793152 (13 samples)
Injected packet size average = 1.51615 (13 samples)
Accepted packet size average = 1.51615 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 59 sec (4499 sec)
gpgpu_simulation_rate = 14817 (inst/sec)
gpgpu_simulation_rate = 1529 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15020
gpu_sim_insn = 5472444
gpu_ipc =     364.3438
gpu_tot_sim_cycle = 7118788
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =      10.1333
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 258056
gpu_stall_icnt2sh    = 1032644
partiton_reqs_in_parallel = 330342
partiton_reqs_in_parallel_total    = 86877442
partiton_level_parallism =      21.9935
partiton_level_parallism_total  =      12.2504
partiton_reqs_in_parallel_util = 330342
partiton_reqs_in_parallel_util_total    = 86877442
gpu_sim_cycle_parition_util = 15020
gpu_tot_sim_cycle_parition_util    = 3960504
partiton_level_parallism_util =      21.9935
partiton_level_parallism_util_total  =      21.9362
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     257.8163 GB/Sec
L2_BW_total  =      17.4942 GB/Sec
gpu_total_sim_rate=15843

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545920
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3795, 3787, 3663, 3825, 3654, 3796, 4070, 3316, 3715, 3345, 3235, 3415, 3858, 4495, 3754, 4306, 3858, 2793, 3381, 2676, 3869, 3551, 3084, 3447, 3707, 3547, 3744, 3456, 4111, 3279, 3624, 3038, 3486, 2874, 3344, 3132, 3175, 3048, 3132, 3095, 3274, 3286, 2708, 3691, 3107, 3287, 3202, 3019, 2787, 2415, 2881, 2864, 2496, 2671, 2420, 1962, 2504, 2786, 2536, 2833, 2659, 2685, 2699, 2072, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 2131967
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2093110
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 33971
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2854413	W0_Idle:87385602	W0_Scoreboard:126901523	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1249 
maxdqlatency = 0 
maxmflatency = 317906 
averagemflatency = 2628 
max_icnt2mem_latency = 317561 
max_icnt2sh_latency = 7118787 
mrq_lat_table:48747 	1294 	1837 	14073 	6424 	6396 	8130 	9005 	7897 	2212 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1140782 	111364 	10054 	3838 	3032 	1516 	10759 	8569 	2373 	14500 	6080 	870 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	646849 	97935 	211342 	102666 	140695 	57563 	4843 	2987 	1593 	2803 	1585 	10735 	8492 	2862 	14026 	6057 	869 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	492095 	182742 	191999 	14555 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	527 	33116 	398469 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1873 	143 	23 	15 	30 	39 	55 	52 	31 	35 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        19        16        16        16        16        16        22        34        25        40        39        53        24        16 
dram[1]:        16        16        16        29        16        16        17        16        36        41        29        46        39        53        17        33 
dram[2]:        16        36        19        16        20        16        16        16        34        43        42        37        34        38        16        16 
dram[3]:        16        16        16        16        17        16        16        16        50        29        42        34        38        41        25        16 
dram[4]:        16        16        16        23        17        16        16        16        28        26        62        60        47        36        16        16 
dram[5]:        28        16        16        16        16        16        16        16        40        23        36        59        36        38        28        40 
dram[6]:        16        16        16        16        16        16        17        16        34        29        40        44        30        61        16        44 
dram[7]:        18        16        16        16        16        23        16        16        25        29        22        56        30        50        16        16 
dram[8]:        16        27        16        16        16        15        17        16        31        23        43        28        77        41        43        16 
dram[9]:        16        16        16        16        15        15        16        16        34        29        19        20        32        35        39        16 
dram[10]:        39        25        16        21        17        16        16        16        20        41        35        62        38        59        16        16 
maximum service time to same row:
dram[0]:    309436    318636    322113    321475    334043    319556    327105    319494    323301    432780    396714    334008    334023    328589    384319    322066 
dram[1]:    323040    322208    322099    431804    332597    319522    316116    332333    323229    322675    320084    326761    328669    334025    322097    459633 
dram[2]:    429759    322073    320683    319503    332192    317944    319516    319530    320461    323219    318976    330628    317250    392273    324118    460768 
dram[3]:    322114    321460    322104    319520    315252    319535    355794    220942    320636    323302    462036    461045    320986    321989    460921    316329 
dram[4]:    318935    322131    322128    319760    333045    319549    319524    319536    322667    319961    319304    447525    383077    318924    309490    322106 
dram[5]:    322139    319573    425200    319483    319524    319659    202135    325612    317160    317828    273722    328636    318282    319301    322548    309463 
dram[6]:    322209    320065    259053    322144    334024    318277    319532    319602    320558    389223    211521    334003    422621    332727    334012    309469 
dram[7]:    320029    320045    322121    322137    319624    319550    324185    319614    410460    462103    285909    320483    327253    436275    334016    313523 
dram[8]:    322062    314929    318791    314923    317160    318737    322670    217263    320510    459685    461728    248614    319099    394236    309453    309468 
dram[9]:    322058    322111    322110    316984    336893    322256    319526    320262    458441    320590    333333    326288    333975    328194    325051    309470 
dram[10]:    370600    322103    334037    394484    319533    319567    320065    305197    320050    334574    334020    329326    334015    329642    334001    459120 
average row accesses per activate:
dram[0]:  2.683486  2.804762  2.846154  3.037634  2.814607  2.683486  2.523365  2.696517  2.954315  2.727659  2.878505  3.054456  3.217822  3.164502  2.722689  2.855319 
dram[1]:  2.690377  2.700855  2.732673  2.831683  2.717949  2.711230  2.692708  2.752525  2.900000  3.149733  3.183246  3.343434  3.103093  3.206731  3.018692  2.930736 
dram[2]:  2.681416  2.656250  2.778947  2.896039  2.823529  2.484978  2.713568  2.665094  2.979695  2.791855  2.975369  2.877049  3.087379  3.305556  3.058252  2.923767 
dram[3]:  2.648760  2.793814  2.973822  2.714286  2.589958  2.580952  2.693069  2.653846  2.962264  2.660099  3.121495  3.107317  2.982222  3.066351  2.904762  3.028571 
dram[4]:  2.668067  2.750000  2.719212  2.839623  2.718593  2.851852  2.666667  2.660194  3.141304  2.827586  2.803571  2.995192  3.560440  3.085308  2.960352  2.886956 
dram[5]:  2.672414  2.787736  2.712195  3.020942  2.735577  2.719388  2.664948  2.674419  3.151515  2.838235  3.051546  3.204762  3.194313  2.986900  3.018433  3.250000 
dram[6]:  2.814978  2.831933  2.895522  2.891752  2.644330  2.443350  2.707762  2.595652  3.004762  2.831818  3.084071  3.037559  2.873303  3.443350  3.110577  2.789030 
dram[7]:  2.769231  3.000000  2.859903  2.750000  2.434783  2.884615  2.743961  2.800000  2.773585  3.035533  3.090909  3.065728  3.013514  3.406091  2.866397  2.913242 
dram[8]:  2.832536  2.960976  2.914141  3.054054  2.647668  2.535353  2.678571  2.732057  2.956098  2.886792  3.057143  3.067358  3.809091  2.972727  2.872247  2.852018 
dram[9]:  2.775701  2.825472  2.733333  2.830508  2.747525  2.617924  2.674757  2.805128  2.963351  3.131313  2.887892  3.041026  3.149039  3.178744  2.977376  2.923767 
dram[10]:  2.927185  2.700441  2.994286  3.015464  2.726316  2.595000  2.734375  2.736041  2.932692  3.057971  3.252632  2.937198  3.060914  3.187500  3.000000  2.912134 
average row locality = 106054/36733 = 2.887159
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       424       420       408       420       385       437       409       411       404       439       415       414       448       481       444       470 
dram[1]:       455       456       412       419       402       391       388       409       428       399       402       427       412       436       458       464 
dram[2]:       442       424       396       435       407       432       412       423       403       425       413       460       433       477       444       459 
dram[3]:       459       406       432       414       450       406       410       409       425       387       436       427       452       440       455       452 
dram[4]:       455       417       410       438       402       415       390       400       402       403       425       424       437       434       472       464 
dram[5]:       446       430       416       424       426       398       399       420       428       401       402       424       450       457       454       482 
dram[6]:       469       482       430       414       386       383       440       447       425       427       456       441       440       461       450       466 
dram[7]:       398       428       437       408       423       443       416       413       415       424       415       437       458       446       490       442 
dram[8]:       431       446       434       424       399       387       395       428       422       415       431       403       460       445       462       442 
dram[9]:       434       438       397       375       415       421       417       415       382       416       432       409       451       443       468       449 
dram[10]:       436       441       398       438       400       391       408       417       403       434       413       395       413       439       444       470 
total reads: 75213
bank skew: 490/375 = 1.31
chip skew: 7017/6740 = 1.04
number of total write accesses:
dram[0]:       161       169       147       145       116       148       131       131       178       202       201       203       202       250       204       201 
dram[1]:       188       176       140       153       128       116       129       136       210       190       206       235       190       231       188       213 
dram[2]:       164       171       132       150       121       147       128       142       184       192       191       242       203       237       186       193 
dram[3]:       182       136       136       156       169       136       134       143       203       153       232       210       219       207       216       184 
dram[4]:       180       155       142       164       139       124       130       148       176       171       203       199       211       217       200       200 
dram[5]:       174       161       140       153       143       135       118       155       196       178       190       249       224       227       201       207 
dram[6]:       170       192       152       147       127       113       153       150       206       196       241       206       195       238       197       195 
dram[7]:       142       172       155       142       137       157       152       133       173       174       197       216       211       225       218       196 
dram[8]:       161       161       143       141       112       115       130       143       184       197       211       189       378       209       190       194 
dram[9]:       160       161       136       126       140       134       134       132       184       204       212       184       204       215       190       203 
dram[10]:       167       172       126       147       118       128       117       122       207       199       205       213       190       224       198       226 
total reads: 30841
bank skew: 378/112 = 3.38
chip skew: 2878/2719 = 1.06
average mf latency per bank:
dram[0]:      30958     30240     36645     35153     37543     35525     34250     34807     35443     35236     37069     31501     32245     28832     28802     29517
dram[1]:      31719     31526     33571     35741     36014     35733     34068     32555     34279     32515     34170     28491     34161     33341     29001     32262
dram[2]:      29440     29608     34521     36879     39752     32668     32769     32926     35591     32091     33320     28942     32454     30289     32116     28374
dram[3]:      30681     31800     36225     34661     34926     37242     30608     34822     30365     33305     26906     29690     30115     30046     29332     33233
dram[4]:      30763     32076     34395     34465     36802     36626     33019     29788     38697     35123     29796     32273     31090     31945     30308     29038
dram[5]:      28788     29478     34679     33481     33457     36846     39057     30753     32311     29487     32210     29383     29978     28677     31859     26194
dram[6]:      30865     29800     34918     33346     36068     36020     33113     35334     33953     33537     27830     29490     32483     30985     31182     29707
dram[7]:      32249     31557     37149     33759     37262     36141     29697     34588     32660     32562     28246     30072     29135     29720     28521     30500
dram[8]:      31382     33481     35339     36374     41879     33342     34007     36295     29956     32573     32697     33549     29788     29212     29649     29983
dram[9]:      35823     30959     34796     35124     35345     35215     32895     37814     33239     32635     31521     34474     29348     26988     31465     29264
dram[10]:      33938     30640     38234     38764     36639     36740     34019     35061     31768     37133     31946     30158     32499     32232     30987     30919
maximum mf latency per bank:
dram[0]:     309694    309700    309691    309724    309744    309756    309549    309606    275707    261383    317815    317837    309631    309672    309606    309673
dram[1]:     309701    309736    309825    309706    309782    309783    260018    309530    274565    261516    317803    317830    309664    309634    309748    309770
dram[2]:     309625    309689    309691    309697    309695    309707    309508    309513    256305    273313    317808    317820    309612    309618    309694    309627
dram[3]:     309637    309639    309604    309648    309673    309684    309637    309546    272394    256675    317802    317844    309595    309495    309640    309669
dram[4]:     309755    309588    309684    309678    309618    309532    309535    309577    276377    262160    317819    317813    309615    309683    309701    309730
dram[5]:     309609    309732    309655    309778    309676    309690    309584    309626    273877    256345    317797    317824    309613    309648    309695    309617
dram[6]:     309693    309669    309725    309663    309544    309677    309636    309739    273002    272523    265084    317814    309613    309617    309643    309684
dram[7]:     309692    309700    309691    309714    309632    309722    309624    309525    274507    274609    317793    317802    309570    309590    309672    309646
dram[8]:     309677    309736    309720    309772    309717    309553    309554    309499    274583    256245    317799    317854    309615    309650    309695    309704
dram[9]:     309723    309556    309665    309722    309608    309613    309526    276225    276321    274963    317843    317906    309664    309667    309710    309719
dram[10]:     309716    309686    309706    309719    309501    309659    274607    309564    274614    274557    317813    317835    309615    309674    309673    309685
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7382312 n_nop=7342614 n_act=3375 n_pre=3359 n_req=9618 n_rd=27316 n_write=5648 bw_util=0.008931
n_activity=149024 dram_eff=0.4424
bk0: 1696a 7353044i bk1: 1680a 7355112i bk2: 1632a 7356444i bk3: 1680a 7355398i bk4: 1540a 7357637i bk5: 1748a 7352581i bk6: 1636a 7358105i bk7: 1644a 7357513i bk8: 1616a 7355178i bk9: 1756a 7353550i bk10: 1660a 7355745i bk11: 1656a 7354105i bk12: 1792a 7354356i bk13: 1924a 7349444i bk14: 1776a 7353445i bk15: 1880a 7351321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167711
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7382312 n_nop=7343036 n_act=3292 n_pre=3276 n_req=9587 n_rd=27032 n_write=5676 bw_util=0.008861
n_activity=146244 dram_eff=0.4473
bk0: 1820a 7351754i bk1: 1824a 7353259i bk2: 1648a 7356131i bk3: 1676a 7356084i bk4: 1608a 7357720i bk5: 1564a 7356814i bk6: 1552a 7358242i bk7: 1636a 7356762i bk8: 1712a 7354991i bk9: 1596a 7354242i bk10: 1608a 7355661i bk11: 1708a 7352787i bk12: 1648a 7354227i bk13: 1744a 7352897i bk14: 1832a 7352728i bk15: 1856a 7350010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166752
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7382312 n_nop=7342407 n_act=3389 n_pre=3373 n_req=9668 n_rd=27540 n_write=5603 bw_util=0.008979
n_activity=149688 dram_eff=0.4428
bk0: 1768a 7352942i bk1: 1696a 7354757i bk2: 1584a 7357229i bk3: 1740a 7354951i bk4: 1628a 7357062i bk5: 1728a 7352925i bk6: 1648a 7358143i bk7: 1692a 7356734i bk8: 1612a 7353166i bk9: 1700a 7352679i bk10: 1652a 7354975i bk11: 1840a 7352174i bk12: 1732a 7351954i bk13: 1908a 7350094i bk14: 1776a 7351845i bk15: 1836a 7351040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.168995
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7382312 n_nop=7342411 n_act=3407 n_pre=3391 n_req=9676 n_rd=27440 n_write=5663 bw_util=0.008968
n_activity=151877 dram_eff=0.4359
bk0: 1836a 7354136i bk1: 1624a 7358364i bk2: 1728a 7356871i bk3: 1656a 7355628i bk4: 1800a 7356934i bk5: 1624a 7355983i bk6: 1640a 7356918i bk7: 1636a 7355970i bk8: 1700a 7353573i bk9: 1548a 7355738i bk10: 1744a 7356536i bk11: 1708a 7356195i bk12: 1808a 7353485i bk13: 1760a 7352661i bk14: 1820a 7352388i bk15: 1808a 7352249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167272
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7382312 n_nop=7343001 n_act=3319 n_pre=3303 n_req=9547 n_rd=27152 n_write=5537 bw_util=0.008856
n_activity=147418 dram_eff=0.4435
bk0: 1820a 7351579i bk1: 1668a 7356805i bk2: 1640a 7358202i bk3: 1752a 7353591i bk4: 1608a 7355537i bk5: 1660a 7359115i bk6: 1560a 7358209i bk7: 1600a 7355664i bk8: 1608a 7354737i bk9: 1612a 7355607i bk10: 1700a 7355501i bk11: 1696a 7356948i bk12: 1748a 7353849i bk13: 1736a 7353925i bk14: 1888a 7352371i bk15: 1856a 7351106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167515
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7382312 n_nop=7342552 n_act=3328 n_pre=3312 n_req=9708 n_rd=27428 n_write=5692 bw_util=0.008973
n_activity=149024 dram_eff=0.4445
bk0: 1784a 7353836i bk1: 1720a 7354792i bk2: 1664a 7359061i bk3: 1696a 7355724i bk4: 1704a 7356279i bk5: 1592a 7356783i bk6: 1596a 7356506i bk7: 1680a 7355324i bk8: 1712a 7354681i bk9: 1604a 7354378i bk10: 1608a 7358213i bk11: 1696a 7352495i bk12: 1800a 7352662i bk13: 1828a 7352327i bk14: 1816a 7353320i bk15: 1928a 7351836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.163736
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7382312 n_nop=7341578 n_act=3444 n_pre=3428 n_req=9895 n_rd=28068 n_write=5794 bw_util=0.009174
n_activity=153958 dram_eff=0.4399
bk0: 1876a 7355393i bk1: 1928a 7351924i bk2: 1720a 7355170i bk3: 1656a 7354493i bk4: 1544a 7359657i bk5: 1532a 7357061i bk6: 1760a 7352892i bk7: 1788a 7353685i bk8: 1700a 7355956i bk9: 1708a 7352457i bk10: 1824a 7351724i bk11: 1764a 7354460i bk12: 1760a 7353019i bk13: 1844a 7351622i bk14: 1800a 7351941i bk15: 1864a 7350601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.169731
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7382312 n_nop=7342361 n_act=3347 n_pre=3331 n_req=9693 n_rd=27572 n_write=5701 bw_util=0.009014
n_activity=148444 dram_eff=0.4483
bk0: 1592a 7356820i bk1: 1712a 7354054i bk2: 1748a 7356331i bk3: 1632a 7357206i bk4: 1692a 7355602i bk5: 1772a 7356109i bk6: 1664a 7354944i bk7: 1652a 7358183i bk8: 1660a 7354174i bk9: 1696a 7356534i bk10: 1660a 7354720i bk11: 1748a 7352225i bk12: 1832a 7353144i bk13: 1784a 7352116i bk14: 1960a 7350308i bk15: 1768a 7352899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167819
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7382312 n_nop=7342835 n_act=3303 n_pre=3287 n_req=9682 n_rd=27296 n_write=5591 bw_util=0.00891
n_activity=149450 dram_eff=0.4401
bk0: 1724a 7355446i bk1: 1784a 7354489i bk2: 1736a 7357432i bk3: 1696a 7356187i bk4: 1596a 7358835i bk5: 1548a 7358574i bk6: 1580a 7358392i bk7: 1712a 7355938i bk8: 1688a 7354775i bk9: 1660a 7354052i bk10: 1724a 7353910i bk11: 1612a 7354041i bk12: 1840a 7352049i bk13: 1780a 7351645i bk14: 1848a 7351263i bk15: 1768a 7351116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162438
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7382312 n_nop=7343261 n_act=3279 n_pre=3263 n_req=9481 n_rd=27048 n_write=5461 bw_util=0.008807
n_activity=145749 dram_eff=0.4461
bk0: 1736a 7356890i bk1: 1752a 7355293i bk2: 1588a 7357598i bk3: 1500a 7359615i bk4: 1660a 7357524i bk5: 1684a 7358251i bk6: 1668a 7355626i bk7: 1660a 7357347i bk8: 1528a 7356318i bk9: 1664a 7355374i bk10: 1728a 7356510i bk11: 1636a 7357050i bk12: 1804a 7354200i bk13: 1772a 7351447i bk14: 1872a 7353807i bk15: 1796a 7351390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.159073
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7382312 n_nop=7343404 n_act=3251 n_pre=3235 n_req=9499 n_rd=26960 n_write=5462 bw_util=0.008784
n_activity=146181 dram_eff=0.4436
bk0: 1744a 7355318i bk1: 1764a 7355143i bk2: 1592a 7358503i bk3: 1752a 7356957i bk4: 1600a 7357677i bk5: 1564a 7356555i bk6: 1632a 7359369i bk7: 1668a 7357330i bk8: 1612a 7356956i bk9: 1736a 7355379i bk10: 1652a 7355925i bk11: 1580a 7354549i bk12: 1652a 7356857i bk13: 1756a 7354501i bk14: 1776a 7352867i bk15: 1880a 7352078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16513

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3337, Miss_rate = 0.057, Pending_hits = 984, Reservation_fails = 2
L2_cache_bank[1]: Access = 59051, Miss = 3492, Miss_rate = 0.059, Pending_hits = 985, Reservation_fails = 4
L2_cache_bank[2]: Access = 58449, Miss = 3357, Miss_rate = 0.057, Pending_hits = 973, Reservation_fails = 8
L2_cache_bank[3]: Access = 58602, Miss = 3401, Miss_rate = 0.058, Pending_hits = 1017, Reservation_fails = 7
L2_cache_bank[4]: Access = 58273, Miss = 3350, Miss_rate = 0.057, Pending_hits = 924, Reservation_fails = 5
L2_cache_bank[5]: Access = 59175, Miss = 3535, Miss_rate = 0.060, Pending_hits = 971, Reservation_fails = 9
L2_cache_bank[6]: Access = 59423, Miss = 3519, Miss_rate = 0.059, Pending_hits = 1005, Reservation_fails = 4
L2_cache_bank[7]: Access = 58618, Miss = 3341, Miss_rate = 0.057, Pending_hits = 945, Reservation_fails = 5
L2_cache_bank[8]: Access = 58906, Miss = 3393, Miss_rate = 0.058, Pending_hits = 969, Reservation_fails = 7
L2_cache_bank[9]: Access = 59092, Miss = 3395, Miss_rate = 0.057, Pending_hits = 975, Reservation_fails = 3
L2_cache_bank[10]: Access = 59066, Miss = 3421, Miss_rate = 0.058, Pending_hits = 965, Reservation_fails = 6
L2_cache_bank[11]: Access = 59215, Miss = 3436, Miss_rate = 0.058, Pending_hits = 1012, Reservation_fails = 3
L2_cache_bank[12]: Access = 59078, Miss = 3496, Miss_rate = 0.059, Pending_hits = 989, Reservation_fails = 5
L2_cache_bank[13]: Access = 59542, Miss = 3521, Miss_rate = 0.059, Pending_hits = 998, Reservation_fails = 8
L2_cache_bank[14]: Access = 58810, Miss = 3452, Miss_rate = 0.059, Pending_hits = 938, Reservation_fails = 2
L2_cache_bank[15]: Access = 58698, Miss = 3441, Miss_rate = 0.059, Pending_hits = 986, Reservation_fails = 4
L2_cache_bank[16]: Access = 79893, Miss = 3434, Miss_rate = 0.043, Pending_hits = 1082, Reservation_fails = 0
L2_cache_bank[17]: Access = 58355, Miss = 3390, Miss_rate = 0.058, Pending_hits = 941, Reservation_fails = 1
L2_cache_bank[18]: Access = 58348, Miss = 3396, Miss_rate = 0.058, Pending_hits = 950, Reservation_fails = 2
L2_cache_bank[19]: Access = 58074, Miss = 3366, Miss_rate = 0.058, Pending_hits = 930, Reservation_fails = 1
L2_cache_bank[20]: Access = 58145, Miss = 3315, Miss_rate = 0.057, Pending_hits = 951, Reservation_fails = 6
L2_cache_bank[21]: Access = 58642, Miss = 3425, Miss_rate = 0.058, Pending_hits = 989, Reservation_fails = 6
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 75213
L2_total_cache_miss_rate = 0.0572
L2_total_cache_pending_hits = 21479
L2_total_cache_reservation_fails = 98
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 805472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17467
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58557
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16649
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.6694
	minimum = 6
	maximum = 756
Network latency average = 43.9585
	minimum = 6
	maximum = 505
Slowest packet = 2548871
Flit latency average = 52.4935
	minimum = 6
	maximum = 504
Slowest flit = 4168835
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0544044
	minimum = 0.0426127 (at node 12)
	maximum = 0.32136 (at node 44)
Accepted packet rate average = 0.0544044
	minimum = 0.0426127 (at node 12)
	maximum = 0.32136 (at node 44)
Injected flit rate average = 0.0816066
	minimum = 0.0613889 (at node 45)
	maximum = 0.333711 (at node 44)
Accepted flit rate average= 0.0816066
	minimum = 0.0511352 (at node 12)
	maximum = 0.630368 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.0395 (14 samples)
	minimum = 6 (14 samples)
	maximum = 303 (14 samples)
Network latency average = 16.9347 (14 samples)
	minimum = 6 (14 samples)
	maximum = 222.214 (14 samples)
Flit latency average = 18.0918 (14 samples)
	minimum = 6 (14 samples)
	maximum = 221.429 (14 samples)
Fragmentation average = 0.00190519 (14 samples)
	minimum = 0 (14 samples)
	maximum = 28.2857 (14 samples)
Injected packet rate average = 0.020331 (14 samples)
	minimum = 0.0165947 (14 samples)
	maximum = 0.0643886 (14 samples)
Accepted packet rate average = 0.020331 (14 samples)
	minimum = 0.0165947 (14 samples)
	maximum = 0.0643886 (14 samples)
Injected flit rate average = 0.030762 (14 samples)
	minimum = 0.0203556 (14 samples)
	maximum = 0.0807074 (14 samples)
Accepted flit rate average = 0.030762 (14 samples)
	minimum = 0.0227881 (14 samples)
	maximum = 0.118676 (14 samples)
Injected packet size average = 1.51306 (14 samples)
Accepted packet size average = 1.51306 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 15 min, 53 sec (4553 sec)
gpgpu_simulation_rate = 15843 (inst/sec)
gpgpu_simulation_rate = 1563 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 1177265
gpu_sim_insn = 17757560
gpu_ipc =      15.0837
gpu_tot_sim_cycle = 8523275
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =      10.5470
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 1784077
gpu_stall_icnt2sh    = 7128419
partiton_reqs_in_parallel = 24373809
partiton_reqs_in_parallel_total    = 87207784
partiton_level_parallism =      20.7038
partiton_level_parallism_total  =      13.0914
partiton_reqs_in_parallel_util = 24373809
partiton_reqs_in_parallel_util_total    = 87207784
gpu_sim_cycle_parition_util = 1176234
gpu_tot_sim_cycle_parition_util    = 3975524
partiton_level_parallism_util =      20.7219
partiton_level_parallism_util_total  =      21.6589
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     158.6441 GB/Sec
L2_BW_total  =      36.5239 GB/Sec
gpu_total_sim_rate=13050

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619477
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5138, 5135, 4946, 5357, 5056, 5254, 5537, 4785, 5118, 4811, 4660, 4865, 5260, 6030, 5193, 5657, 5279, 4250, 4832, 4051, 5226, 5074, 4504, 4850, 5038, 4965, 5104, 4904, 5528, 4610, 5096, 4472, 4610, 4047, 4461, 4184, 4382, 4185, 4239, 4216, 4337, 4536, 3955, 4825, 4236, 4540, 4348, 4265, 3941, 3575, 4020, 4014, 3656, 3846, 3538, 3080, 3683, 3955, 3570, 3987, 3817, 4025, 3885, 3256, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 7667640
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7563899
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 98855
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8746188	W0_Idle:94447887	W0_Scoreboard:177723233	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1605 
maxdqlatency = 0 
maxmflatency = 317906 
averagemflatency = 2735 
max_icnt2mem_latency = 317561 
max_icnt2sh_latency = 8523236 
mrq_lat_table:99580 	2786 	3768 	25194 	13847 	13214 	18054 	22819 	21417 	6574 	135 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2618972 	527060 	24932 	10590 	4988 	2918 	15322 	13767 	8936 	32922 	22582 	1188 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	906206 	255337 	997106 	417655 	301678 	274355 	19922 	5759 	4706 	4110 	2914 	15291 	13804 	9303 	32448 	22611 	1135 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	687899 	514720 	868833 	156673 	17867 	553 	2 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	527 	33116 	908572 	95314 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2444 	220 	92 	68 	63 	76 	66 	62 	46 	47 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        31        19        26        16        16        16        17        22        34        63        60        43        53        24        42 
dram[1]:        40        37        17        29        16        16        17        16        36        41        68        46        43        53        25        33 
dram[2]:        46        36        19        22        23        17        16        16        34        43        42        60        48        48        42        29 
dram[3]:        45        42        24        27        17        16        16        16        50        29        42        56        38        41        43        46 
dram[4]:        42        36        20        23        19        16        16        16        28        26        62        60        47        36        45        47 
dram[5]:        28        43        31        36        18        16        23        16        40        35        36        59        46        38        28        40 
dram[6]:        48        47        28        28        16        16        17        16        34        29        54        44        44        61        42        44 
dram[7]:        18        43        18        21        18        23        18        16        25        29        54        56        45        50        40        45 
dram[8]:        40        27        25        30        16        16        17        16        31        31        43        53        77        41        43        39 
dram[9]:        47        42        16        30        16        26        16        16        42        39        53        50        32        35        39        44 
dram[10]:        39        25        16        21        17        16        16        16        42        41        35        62        45        59        46        47 
maximum service time to same row:
dram[0]:    309436    318636    322113    321475    334043    319556    327105    319494    323301    432780    396714    334008    334023    328589    384319    322066 
dram[1]:    323040    322208    322099    431804    332597    319522    316116    332333    323229    322675    320084    326761    328669    334025    322097    459633 
dram[2]:    429759    322073    320683    319503    332192    317944    319516    319530    320461    323219    318976    330628    317250    392273    324118    460768 
dram[3]:    322114    321460    322104    319520    315252    319535    355794    229812    320636    323302    462036    461045    320986    321989    460921    316329 
dram[4]:    318935    322131    322128    319760    333045    319549    319524    319536    322667    319961    319304    447525    383077    318924    309490    322106 
dram[5]:    322139    319573    425200    319483    319524    319659    228388    325612    317160    317828    273722    328636    318282    319301    322548    309463 
dram[6]:    322209    320065    259053    322144    334024    318277    319532    319602    320558    389223    216010    334003    422621    332727    334012    309469 
dram[7]:    320029    320045    322121    322137    319624    319550    324185    319614    410460    462103    285909    320483    327253    436275    334016    313523 
dram[8]:    322062    314929    318791    314923    317160    318737    322670    228538    320510    459685    461728    248614    319099    394236    309453    309468 
dram[9]:    322058    322111    322110    316984    336893    322256    319526    320262    458441    320590    333333    326288    333975    328194    325051    309470 
dram[10]:    370600    322103    334037    394484    319533    319567    320065    305197    320050    334574    334020    329326    334015    329642    334001    459120 
average row accesses per activate:
dram[0]:  2.683438  2.804009  3.225627  3.321739  2.921951  2.997658  2.758099  2.824176  2.857461  2.844445  3.009639  2.985949  3.053097  3.028513  2.780876  2.944000 
dram[1]:  2.711934  2.792952  3.098093  3.159030  2.911058  2.797727  2.910550  2.825708  2.951327  3.044706  3.081841  3.068720  3.079518  2.985507  3.047619  2.888224 
dram[2]:  2.770386  2.697286  3.236994  3.213115  3.050378  2.815964  2.784444  2.817410  2.825991  2.822034  2.978417  2.941043  3.029680  3.162996  2.948052  2.981250 
dram[3]:  2.671400  2.723684  3.281337  2.973236  2.771058  2.771167  2.789238  2.782796  2.836559  2.750572  2.961207  2.963134  2.949686  3.040540  2.922311  2.948276 
dram[4]:  2.691983  2.695843  3.021108  3.110565  2.840547  2.787946  2.737946  2.798283  3.051471  2.762313  2.995413  2.974419  3.328431  3.110092  2.878049  2.858000 
dram[5]:  2.670833  2.681435  3.108401  3.238606  2.878161  2.930622  2.797441  2.862365  3.122596  2.788018  3.124031  3.002262  3.094594  2.957082  2.842412  3.039583 
dram[6]:  2.831858  2.862445  3.319328  3.225000  2.847826  2.679204  2.828810  2.707269  3.042553  2.949425  2.915584  3.016510  2.845833  3.119565  2.891129  2.876268 
dram[7]:  2.734694  2.853211  3.259358  3.084011  2.703057  2.868889  2.843348  2.868889  2.737844  2.885584  2.997663  3.076372  2.944563  3.177011  2.933464  2.898947 
dram[8]:  2.741304  2.839366  3.153439  3.500000  2.767606  2.714623  2.780488  2.771670  2.971698  2.949309  2.990762  3.049751  3.405286  2.995575  2.954071  3.021368 
dram[9]:  2.698276  2.920188  3.067024  3.158640  2.952941  2.821029  2.767742  2.911565  2.758465  3.034803  2.928571  3.071611  3.125843  2.965665  3.045455  2.938398 
dram[10]:  2.825893  2.718884  3.353982  3.248634  2.736364  2.819249  2.802661  2.807095  2.867277  3.115108  3.064904  2.969555  3.022831  3.114094  2.922921  2.969325 
average row locality = 227388/77608 = 2.929956
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       941       925       866       877       895       942       941       941       903       914       884       894       986      1023       990      1039 
dram[1]:       967       957       863       876       902       909       922       946       930       909       858       902       913       982      1043      1021 
dram[2]:       956       943       859       886       906       931       927       975       906       938       893       916       945      1007       985      1024 
dram[3]:       968       927       901       894       940       894       926       935       925       881       941       911       984       961      1015       991 
dram[4]:       953       919       874       926       904       915       936       936       888       908       911       908       961       954      1022      1021 
dram[5]:       951       936       869       897       910       900       948       960       917       871       863       910       967       973      1036      1045 
dram[6]:       962       969       892       874       873       887       986       995       908       910       939       918       970       994      1012      1018 
dram[7]:       902       927       915       865       919       939       952       945       923       911       909       906       973       965      1054       984 
dram[8]:       937       943       894       890       890       869       920       968       906       901       912       869       981       963      1017      1005 
dram[9]:       934       932       856       837       915       925       941       939       867       910       905       867       990       977      1005      1008 
dram[10]:       935       940       865       901       895       896       945       946       880       921       898       882       942       966      1010      1019 
total reads: 164351
bank skew: 1054/837 = 1.26
chip skew: 15107/14808 = 1.02
number of total write accesses:
dram[0]:       339       334       292       269       303       338       336       344       380       366       365       381       394       464       406       433 
dram[1]:       351       311       274       296       309       322       347       351       404       385       347       393       365       460       429       426 
dram[2]:       335       349       261       290       305       339       326       352       377       394       349       381       382       429       377       407 
dram[3]:       349       315       277       328       343       317       318       359       394       321       433       375       423       389       452       377 
dram[4]:       323       313       271       340       343       334       370       368       357       382       395       371       397       402       394       408 
dram[5]:       331       335       278       311       342       325       364       371       382       339       346       417       407       405       425       414 
dram[6]:       318       342       293       287       306       324       369       383       379       373       408       361       396       441       422       400 
dram[7]:       304       317       304       273       319       352       373       346       372       350       374       383       408       417       445       393 
dram[8]:       324       312       298       286       289       282       334       343       354       379       383       357       565       391       398       409 
dram[9]:       318       312       288       278       340       336       346       345       355       398       366       334       401       405       402       423 
dram[10]:       331       327       272       288       309       305       319       320       373       378       377       386       382       426       431       433 
total reads: 63037
bank skew: 565/261 = 2.16
chip skew: 5802/5647 = 1.03
average mf latency per bank:
dram[0]:      56786     59067     50104     50179     38247     38092     36964     37259     35594     37415     36861     33518     34621     32353     33197     32845
dram[1]:      56037     61071     48728     49580     38779     36917     35904     34996     35791     34970     37026     33198     37468     34425     31476     34426
dram[2]:      55933     57519     50359     49812     40675     36249     36097     36211     35420     33805     35579     33302     35679     34259     35905     32290
dram[3]:      57171     60666     48462     47082     37314     39371     36421     37911     33475     36483     31099     33600     33747     34393     32402     35188
dram[4]:      59752     59360     50035     44093     38407     36888     35201     34759     38200     34991     32684     34270     35287     35888     34036     33056
dram[5]:      54443     57620     49365     45915     36553     38419     37102     35529     35173     34240     35481     33508     34247     34589     33105     31677
dram[6]:      57597     57789     47055     47514     39850     37685     35336     36537     36671     35203     32109     33551     33708     33575     32676     33327
dram[7]:      59222     56366     47296     47354     38879     37684     34038     36619     34539     35384     32532     34035     32883     33931     32074     34599
dram[8]:      57196     60666     45360     48422     41239     38921     36957     37444     34681     35300     34484     35222     34567     34195     34022     33269
dram[9]:      61805     57425     46880     47748     37198     36943     36547     38596     35545     33948     35518     36670     32566     32760     34411     32657
dram[10]:      57994     58381     48482     48865     38288     39217     37707     37208     35669     37826     34042     33959     35845     33956     32521     33802
maximum mf latency per bank:
dram[0]:     309694    309700    309691    309724    309744    309756    309549    309606    275707    261383    317815    317837    309631    309672    309606    309673
dram[1]:     309701    309736    309825    309706    309782    309783    260018    309530    274565    261516    317803    317830    309664    309634    309748    309770
dram[2]:     309625    309689    309691    309697    309695    309707    309508    309513    256305    273313    317808    317820    309612    309618    309694    309627
dram[3]:     309637    309639    309604    309648    309673    309684    309637    309546    272394    256675    317802    317844    309595    309495    309640    309669
dram[4]:     309755    309588    309684    309678    309618    309532    309535    309577    276377    262160    317819    317813    309615    309683    309701    309730
dram[5]:     309609    309732    309655    309778    309676    309690    309584    309626    273877    256345    317797    317824    309613    309648    309695    309617
dram[6]:     309693    309669    309725    309663    309544    309677    309636    309739    273002    272523    265084    317814    309613    309617    309643    309684
dram[7]:     309692    309700    309691    309714    309632    309722    309624    309525    274507    274609    317793    317802    309570    309590    309672    309646
dram[8]:     309677    309736    309720    309772    309717    309553    309554    309499    274583    256245    317799    317854    309615    309650    309695    309704
dram[9]:     309723    309556    309665    309722    309608    309613    309526    276225    276321    274963    317843    317906    309664    309667    309710    309719
dram[10]:     309716    309686    309706    309719    309501    309659    274607    309564    274614    274557    317813    317835    309615    309674    309673    309685
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9568319 n_nop=9480899 n_act=7072 n_pre=7056 n_req=20705 n_rd=59844 n_write=13448 bw_util=0.01532
n_activity=303255 dram_eff=0.4834
bk0: 3764a 9498349i bk1: 3700a 9501981i bk2: 3464a 9507719i bk3: 3508a 9510587i bk4: 3580a 9503491i bk5: 3768a 9498773i bk6: 3764a 9506694i bk7: 3764a 9505620i bk8: 3612a 9503739i bk9: 3656a 9504335i bk10: 3536a 9507981i bk11: 3576a 9501907i bk12: 3944a 9502147i bk13: 4092a 9492959i bk14: 3960a 9501389i bk15: 4156a 9496779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342374
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9568319 n_nop=9481286 n_act=7001 n_pre=6985 n_req=20670 n_rd=59600 n_write=13447 bw_util=0.01527
n_activity=299748 dram_eff=0.4874
bk0: 3868a 9499019i bk1: 3828a 9501345i bk2: 3452a 9507450i bk3: 3504a 9509844i bk4: 3608a 9506632i bk5: 3636a 9502818i bk6: 3688a 9505087i bk7: 3784a 9505734i bk8: 3720a 9503564i bk9: 3636a 9500074i bk10: 3432a 9505227i bk11: 3608a 9501554i bk12: 3652a 9503911i bk13: 3928a 9499421i bk14: 4172a 9498626i bk15: 4084a 9495996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.339139
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9568319 n_nop=9481019 n_act=7044 n_pre=7028 n_req=20650 n_rd=59988 n_write=13240 bw_util=0.01531
n_activity=301196 dram_eff=0.4862
bk0: 3824a 9500964i bk1: 3772a 9498693i bk2: 3436a 9511390i bk3: 3544a 9506187i bk4: 3624a 9502853i bk5: 3724a 9499566i bk6: 3708a 9507704i bk7: 3900a 9504804i bk8: 3624a 9499949i bk9: 3752a 9498171i bk10: 3572a 9502852i bk11: 3664a 9504733i bk12: 3780a 9501073i bk13: 4028a 9498958i bk14: 3940a 9500689i bk15: 4096a 9495852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.341547
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9568319 n_nop=9480418 n_act=7217 n_pre=7201 n_req=20764 n_rd=59976 n_write=13507 bw_util=0.01536
n_activity=307613 dram_eff=0.4778
bk0: 3872a 9501417i bk1: 3708a 9504663i bk2: 3604a 9511214i bk3: 3576a 9508849i bk4: 3760a 9502661i bk5: 3576a 9503164i bk6: 3704a 9505019i bk7: 3740a 9503273i bk8: 3700a 9503541i bk9: 3524a 9505655i bk10: 3764a 9504081i bk11: 3644a 9505645i bk12: 3936a 9500853i bk13: 3844a 9501757i bk14: 4060a 9499363i bk15: 3964a 9499409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333679
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9568319 n_nop=9480838 n_act=7124 n_pre=7108 n_req=20704 n_rd=59744 n_write=13505 bw_util=0.01531
n_activity=304021 dram_eff=0.4819
bk0: 3812a 9500604i bk1: 3676a 9501884i bk2: 3496a 9512495i bk3: 3704a 9503200i bk4: 3616a 9498791i bk5: 3660a 9503731i bk6: 3744a 9506743i bk7: 3744a 9503829i bk8: 3552a 9499776i bk9: 3632a 9499681i bk10: 3644a 9504554i bk11: 3632a 9502886i bk12: 3844a 9502102i bk13: 3816a 9499824i bk14: 4088a 9501676i bk15: 4084a 9496703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.340839
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9568319 n_nop=9480898 n_act=7066 n_pre=7050 n_req=20745 n_rd=59812 n_write=13493 bw_util=0.01532
n_activity=303250 dram_eff=0.4835
bk0: 3804a 9500099i bk1: 3744a 9501292i bk2: 3476a 9513099i bk3: 3588a 9506551i bk4: 3640a 9503278i bk5: 3600a 9502008i bk6: 3792a 9503732i bk7: 3840a 9501773i bk8: 3668a 9499717i bk9: 3484a 9503706i bk10: 3452a 9509139i bk11: 3640a 9499488i bk12: 3868a 9499210i bk13: 3892a 9501686i bk14: 4144a 9497666i bk15: 4180a 9499207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.341408
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9568319 n_nop=9480045 n_act=7154 n_pre=7138 n_req=20909 n_rd=60428 n_write=13554 bw_util=0.01546
n_activity=307773 dram_eff=0.4808
bk0: 3848a 9504465i bk1: 3876a 9498810i bk2: 3568a 9509008i bk3: 3496a 9503350i bk4: 3492a 9505797i bk5: 3548a 9501040i bk6: 3944a 9502106i bk7: 3980a 9499646i bk8: 3632a 9505631i bk9: 3640a 9501644i bk10: 3756a 9501780i bk11: 3672a 9504576i bk12: 3880a 9498306i bk13: 3976a 9497981i bk14: 4048a 9496704i bk15: 4072a 9497221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.339007
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9568319 n_nop=9480727 n_act=7091 n_pre=7075 n_req=20719 n_rd=59956 n_write=13470 bw_util=0.01535
n_activity=302821 dram_eff=0.4849
bk0: 3608a 9507500i bk1: 3708a 9502401i bk2: 3660a 9509734i bk3: 3460a 9511781i bk4: 3676a 9504765i bk5: 3756a 9503843i bk6: 3808a 9502058i bk7: 3780a 9506795i bk8: 3692a 9499987i bk9: 3644a 9504133i bk10: 3636a 9503630i bk11: 3624a 9501688i bk12: 3892a 9499840i bk13: 3860a 9501806i bk14: 4216a 9496419i bk15: 3936a 9499670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333824
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9568319 n_nop=9481823 n_act=6936 n_pre=6920 n_req=20569 n_rd=59460 n_write=13180 bw_util=0.01518
n_activity=301158 dram_eff=0.4824
bk0: 3748a 9503851i bk1: 3772a 9504795i bk2: 3576a 9508182i bk3: 3560a 9509226i bk4: 3560a 9507455i bk5: 3476a 9504952i bk6: 3680a 9508670i bk7: 3872a 9506716i bk8: 3624a 9502704i bk9: 3604a 9506057i bk10: 3648a 9503052i bk11: 3476a 9503450i bk12: 3924a 9500034i bk13: 3852a 9502019i bk14: 4068a 9500711i bk15: 4020a 9499721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.325403
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9568319 n_nop=9481990 n_act=6953 n_pre=6937 n_req=20455 n_rd=59232 n_write=13207 bw_util=0.01514
n_activity=298299 dram_eff=0.4857
bk0: 3736a 9504331i bk1: 3728a 9503718i bk2: 3424a 9510601i bk3: 3348a 9507961i bk4: 3660a 9502497i bk5: 3700a 9505137i bk6: 3764a 9502302i bk7: 3756a 9503557i bk8: 3468a 9505293i bk9: 3640a 9501674i bk10: 3620a 9507024i bk11: 3468a 9509775i bk12: 3960a 9503706i bk13: 3908a 9497816i bk14: 4020a 9505231i bk15: 4032a 9500137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337369
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9568319 n_nop=9481921 n_act=6951 n_pre=6935 n_req=20498 n_rd=59364 n_write=13148 bw_util=0.01516
n_activity=300033 dram_eff=0.4834
bk0: 3740a 9502185i bk1: 3760a 9503085i bk2: 3460a 9509126i bk3: 3604a 9508628i bk4: 3580a 9506390i bk5: 3584a 9503052i bk6: 3780a 9511257i bk7: 3784a 9506570i bk8: 3520a 9508749i bk9: 3684a 9504066i bk10: 3592a 9506910i bk11: 3528a 9505046i bk12: 3768a 9504150i bk13: 3864a 9500693i bk14: 4040a 9499040i bk15: 4076a 9499067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.337074

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7406, Miss_rate = 0.050, Pending_hits = 1466, Reservation_fails = 16
L2_cache_bank[1]: Access = 148856, Miss = 7555, Miss_rate = 0.051, Pending_hits = 1480, Reservation_fails = 15
L2_cache_bank[2]: Access = 147823, Miss = 7398, Miss_rate = 0.050, Pending_hits = 1462, Reservation_fails = 19
L2_cache_bank[3]: Access = 148284, Miss = 7502, Miss_rate = 0.051, Pending_hits = 1504, Reservation_fails = 26
L2_cache_bank[4]: Access = 147672, Miss = 7377, Miss_rate = 0.050, Pending_hits = 1395, Reservation_fails = 13
L2_cache_bank[5]: Access = 148430, Miss = 7620, Miss_rate = 0.051, Pending_hits = 1443, Reservation_fails = 23
L2_cache_bank[6]: Access = 149351, Miss = 7600, Miss_rate = 0.051, Pending_hits = 1522, Reservation_fails = 13
L2_cache_bank[7]: Access = 148038, Miss = 7394, Miss_rate = 0.050, Pending_hits = 1460, Reservation_fails = 18
L2_cache_bank[8]: Access = 148602, Miss = 7449, Miss_rate = 0.050, Pending_hits = 1508, Reservation_fails = 21
L2_cache_bank[9]: Access = 148850, Miss = 7487, Miss_rate = 0.050, Pending_hits = 1458, Reservation_fails = 10
L2_cache_bank[10]: Access = 148576, Miss = 7461, Miss_rate = 0.050, Pending_hits = 1484, Reservation_fails = 31
L2_cache_bank[11]: Access = 148852, Miss = 7492, Miss_rate = 0.050, Pending_hits = 1531, Reservation_fails = 14
L2_cache_bank[12]: Access = 148563, Miss = 7542, Miss_rate = 0.051, Pending_hits = 1469, Reservation_fails = 16
L2_cache_bank[13]: Access = 149723, Miss = 7565, Miss_rate = 0.051, Pending_hits = 1487, Reservation_fails = 24
L2_cache_bank[14]: Access = 148753, Miss = 7547, Miss_rate = 0.051, Pending_hits = 1431, Reservation_fails = 10
L2_cache_bank[15]: Access = 148540, Miss = 7442, Miss_rate = 0.050, Pending_hits = 1471, Reservation_fails = 13
L2_cache_bank[16]: Access = 169949, Miss = 7457, Miss_rate = 0.044, Pending_hits = 1597, Reservation_fails = 6
L2_cache_bank[17]: Access = 148545, Miss = 7408, Miss_rate = 0.050, Pending_hits = 1416, Reservation_fails = 6
L2_cache_bank[18]: Access = 147151, Miss = 7413, Miss_rate = 0.050, Pending_hits = 1428, Reservation_fails = 19
L2_cache_bank[19]: Access = 147135, Miss = 7395, Miss_rate = 0.050, Pending_hits = 1438, Reservation_fails = 20
L2_cache_bank[20]: Access = 147085, Miss = 7370, Miss_rate = 0.050, Pending_hits = 1443, Reservation_fails = 14
L2_cache_bank[21]: Access = 148069, Miss = 7471, Miss_rate = 0.050, Pending_hits = 1489, Reservation_fails = 23
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 164351
L2_total_cache_miss_rate = 0.0500
L2_total_cache_pending_hits = 32382
L2_total_cache_reservation_fails = 370
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2084928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 133776
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1002643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4419
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30568
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 361
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.0161
	minimum = 6
	maximum = 1520
Network latency average = 34.3637
	minimum = 6
	maximum = 1329
Slowest packet = 2636489
Flit latency average = 29.064
	minimum = 6
	maximum = 1329
Slowest flit = 7967777
Fragmentation average = 0.0621486
	minimum = 0
	maximum = 568
Injected packet rate average = 0.0334749
	minimum = 0.027995 (at node 1)
	maximum = 0.0383049 (at node 45)
Accepted packet rate average = 0.0334749
	minimum = 0.027995 (at node 1)
	maximum = 0.0383049 (at node 45)
Injected flit rate average = 0.0597228
	minimum = 0.0365967 (at node 1)
	maximum = 0.086938 (at node 45)
Accepted flit rate average= 0.0597228
	minimum = 0.0492099 (at node 46)
	maximum = 0.0716496 (at node 9)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.3046 (15 samples)
	minimum = 6 (15 samples)
	maximum = 384.133 (15 samples)
Network latency average = 18.0966 (15 samples)
	minimum = 6 (15 samples)
	maximum = 296 (15 samples)
Flit latency average = 18.8232 (15 samples)
	minimum = 6 (15 samples)
	maximum = 295.267 (15 samples)
Fragmentation average = 0.00592141 (15 samples)
	minimum = 0 (15 samples)
	maximum = 64.2667 (15 samples)
Injected packet rate average = 0.0212072 (15 samples)
	minimum = 0.0173547 (15 samples)
	maximum = 0.0626497 (15 samples)
Accepted packet rate average = 0.0212072 (15 samples)
	minimum = 0.0173547 (15 samples)
	maximum = 0.0626497 (15 samples)
Injected flit rate average = 0.0326927 (15 samples)
	minimum = 0.0214383 (15 samples)
	maximum = 0.0811228 (15 samples)
Accepted flit rate average = 0.0326927 (15 samples)
	minimum = 0.0245495 (15 samples)
	maximum = 0.115541 (15 samples)
Injected packet size average = 1.54158 (15 samples)
Accepted packet size average = 1.54158 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 48 sec (6888 sec)
gpgpu_simulation_rate = 13050 (inst/sec)
gpgpu_simulation_rate = 1237 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 43345
gpu_sim_insn = 5617924
gpu_ipc =     129.6095
gpu_tot_sim_cycle = 8788770
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      10.8676
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 1784202
gpu_stall_icnt2sh    = 7128607
partiton_reqs_in_parallel = 953465
partiton_reqs_in_parallel_total    = 111581593
partiton_level_parallism =      21.9971
partiton_level_parallism_total  =      12.8044
partiton_reqs_in_parallel_util = 953465
partiton_reqs_in_parallel_util_total    = 111581593
gpu_sim_cycle_parition_util = 43345
gpu_tot_sim_cycle_parition_util    = 5151758
partiton_level_parallism_util =      21.9971
partiton_level_parallism_util_total  =      21.6618
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =      89.3390 GB/Sec
L2_BW_total  =      35.8612 GB/Sec
gpu_total_sim_rate=13728

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742077
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5354, 5351, 5162, 5573, 5272, 5470, 5753, 5001, 5334, 5027, 4876, 5081, 5476, 6246, 5409, 5873, 5459, 4430, 5012, 4231, 5406, 5254, 4684, 5030, 5218, 5145, 5284, 5084, 5708, 4790, 5276, 4652, 4754, 4191, 4605, 4328, 4526, 4329, 4383, 4360, 4481, 4680, 4099, 4969, 4380, 4684, 4492, 4409, 4085, 3719, 4164, 4158, 3800, 3990, 3682, 3224, 3827, 4099, 3714, 4131, 3961, 4169, 4029, 3400, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 7975459
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7861069
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 109504
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9215561	W0_Idle:96143296	W0_Scoreboard:177786813	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1605 
maxdqlatency = 0 
maxmflatency = 317906 
averagemflatency = 2710 
max_icnt2mem_latency = 317561 
max_icnt2sh_latency = 8788769 
mrq_lat_table:102806 	2884 	4065 	26093 	14438 	13675 	18654 	23903 	21417 	6574 	135 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2649853 	532567 	26006 	11669 	5779 	3033 	16730 	13767 	8936 	32922 	22582 	1188 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	910539 	256688 	998579 	423305 	320208 	279159 	20697 	6520 	5741 	4756 	3003 	16699 	13804 	9303 	32448 	22611 	1135 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	694991 	515785 	868847 	156673 	17867 	553 	2 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	527 	33116 	908572 	127998 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2461 	231 	96 	69 	64 	78 	66 	62 	46 	47 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        31        29        26        16        16        16        17        50        34        72        60        43        53        24        42 
dram[1]:        40        37        25        29        16        16        17        16        36        41        68        73        43        60        25        33 
dram[2]:        46        42        19        22        23        17        16        16        34        50        42        60        48        48        42        29 
dram[3]:        45        42        24        27        17        16        16        16        50        50        42        56        38        41        43        46 
dram[4]:        42        36        20        23        19        16        16        16        50        26        62        60        47        36        45        47 
dram[5]:        28        43        31        36        18        16        23        16        50        35        36        59        53        57        28        40 
dram[6]:        48        47        39        28        16        16        17        16        50        50        54        71        44        61        42        50 
dram[7]:        31        43        18        21        18        23        18        16        25        29        54        56        45        50        40        45 
dram[8]:        40        27        25        42        16        16        17        16        50        31        43        70        82        41        43        39 
dram[9]:        47        42        16        38        16        26        16        16        55        39        53        50        49        35        39        44 
dram[10]:        39        25        30        21        17        16        16        16        42        41        35        62        45        59        46        47 
maximum service time to same row:
dram[0]:    309436    318636    322113    321475    334043    319556    327105    319494    323301    432780    396714    334008    334023    328589    384319    322066 
dram[1]:    323040    322208    322099    431804    332597    319522    316116    332333    323229    322675    320084    326761    328669    334025    322097    459633 
dram[2]:    429759    322073    320683    319503    332192    317944    319516    319530    320461    323219    318976    330628    317250    392273    324118    460768 
dram[3]:    322114    321460    322104    319520    315252    319535    355794    229812    320636    323302    462036    461045    320986    321989    460921    316329 
dram[4]:    318935    322131    322128    319760    333045    319549    319524    319536    322667    319961    319304    447525    383077    318924    309490    322106 
dram[5]:    322139    319573    425200    319483    319524    319659    228388    325612    317160    317828    273722    328636    318282    319301    322548    309463 
dram[6]:    322209    320065    259053    322144    334024    318277    319532    319602    320558    389223    216010    334003    422621    332727    334012    309469 
dram[7]:    320029    320045    322121    322137    319624    319550    324185    319614    410460    462103    285909    320483    327253    436275    334016    313523 
dram[8]:    322062    314929    318791    314923    317160    318737    322670    228538    320510    459685    461728    248614    319099    394236    309453    309468 
dram[9]:    322058    322111    322110    316984    336893    322256    319526    320262    458441    320590    333333    326288    333975    328194    325051    309470 
dram[10]:    370600    322103    334037    394484    319533    319567    320065    305197    320050    334574    334020    329326    334015    329642    334001    459120 
average row accesses per activate:
dram[0]:  2.771966  2.893333  3.322314  3.449275  2.941463  3.021077  2.758099  2.826374  2.949227  2.949002  3.170264  3.151869  3.176600  3.131579  2.872763  3.029940 
dram[1]:  2.793456  2.890110  3.205962  3.265416  2.918660  2.811791  2.910550  2.825708  3.055188  3.137529  3.260204  3.223529  3.218750  3.098969  3.142562  2.962301 
dram[2]:  2.857143  2.782158  3.369942  3.326976  3.062657  2.838137  2.784444  2.817410  2.929670  2.917722  3.141148  3.101810  3.148064  3.281319  3.029979  3.068607 
dram[3]:  2.753036  2.805677  3.403900  3.080097  2.792657  2.789474  2.789238  2.778970  2.937768  2.854214  3.109677  3.121839  3.075314  3.164045  3.007952  3.032120 
dram[4]:  2.783158  2.786026  3.131926  3.223587  2.858770  2.799555  2.737946  2.798283  3.160976  2.863248  3.146453  3.117783  3.454768  3.219680  2.981745  2.950100 
dram[5]:  2.758836  2.770526  3.216216  3.343163  2.901150  2.954545  2.797441  2.862365  3.229665  2.896552  3.296392  3.143498  3.201342  3.068376  2.930097  3.126819 
dram[6]:  2.907692  2.962963  3.419445  3.355556  2.848558  2.693833  2.828810  2.707269  3.148235  3.052632  3.053996  3.171361  2.945946  3.213823  2.989940  2.963710 
dram[7]:  2.817568  2.958810  3.359043  3.174731  2.720524  2.882222  2.843348  2.864745  2.837553  2.993151  3.156177  3.242857  3.044681  3.282110  3.015625  2.985294 
dram[8]:  2.832972  2.939052  3.255937  3.621302  2.768692  2.724706  2.780488  2.771670  3.077465  3.057471  3.140553  3.210396  3.684211  3.103297  3.047917  3.119403 
dram[9]:  2.784946  3.018735  3.182306  3.270422  2.967059  2.834452  2.767742  2.911565  2.871910  3.155092  3.064073  3.247449  3.227679  3.074946  3.131183  3.026639 
dram[10]:  2.915555  2.809422  3.469208  3.382514  2.743764  2.819672  2.798673  2.807095  2.986301  3.239234  3.225420  3.130841  3.129252  3.220982  3.022267  3.073469 
average row locality = 234644/77827 = 3.014943
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       957       941       882       893       898       945       941       941       913       924       900       910      1002      1039      1006      1055 
dram[1]:       983       973       879       892       905       912       922       946       940       919       874       918       929       998      1059      1037 
dram[2]:       972       959       875       902       909       934       927       975       916       948       909       932       961      1023      1001      1040 
dram[3]:       984       943       916       910       943       897       926       935       935       891       957       927      1000       977      1031      1007 
dram[4]:       969       935       890       941       907       918       936       936       898       918       927       924       977       970      1038      1037 
dram[5]:       967       952       885       912       913       903       948       960       927       881       879       926       983       989      1052      1061 
dram[6]:       978       985       908       890       875       890       986       995       918       920       955       934       986      1010      1028      1034 
dram[7]:       918       943       931       880       922       941       952       945       933       921       925       922       989       981      1070      1000 
dram[8]:       953       959       910       906       892       871       920       968       916       911       928       885       998       979      1033      1021 
dram[9]:       950       948       871       853       917       927       941       939       878       921       921       883      1006       993      1021      1024 
dram[10]:       951       956       881       917       897       897       945       946       891       932       914       898       958       982      1026      1035 
total reads: 166388
bank skew: 1070/853 = 1.25
chip skew: 15292/14993 = 1.02
number of total write accesses:
dram[0]:       368       361       324       297       308       345       336       345       423       406       422       439       437       508       439       463 
dram[1]:       383       342       304       326       315       328       347       351       444       427       404       452       410       505       462       456 
dram[2]:       368       382       291       319       313       346       326       352       417       435       404       439       421       470       414       436 
dram[3]:       376       342       306       359       350       322       318       360       434       362       489       431       470       431       482       409 
dram[4]:       353       341       297       371       348       339       370       368       398       422       448       426       436       437       432       441 
dram[5]:       360       364       305       335       349       332       364       371       423       379       400       476       448       447       457       443 
dram[6]:       345       375       323       318       310       333       369       383       420       414       459       417       431       478       458       436 
dram[7]:       333       350       332       301       324       356       373       347       412       390       429       440       442       450       474       421 
dram[8]:       353       343       324       318       293       287       334       343       395       419       435       412       682       433       430       442 
dram[9]:       345       341       316       308       344       340       346       345       400       442       418       390       440       443       435       453 
dram[10]:       361       356       302       321       313       307       320       320       417       422       431       442       422       461       467       471 
total reads: 68256
bank skew: 682/287 = 2.38
chip skew: 6269/6106 = 1.03
average mf latency per bank:
dram[0]:      54889     57150     48140     48352     38023     37823     36993     37258     34449     36270     35261     32103     33277     31162     32119     31893
dram[1]:      54102     58921     46861     47733     38523     36679     35932     35024     34754     33879     35364     31799     35839     33091     30507     33410
dram[2]:      53918     55448     48402     48005     40341     35995     36126     36239     34381     32833     34063     31894     34334     33019     34610     31353
dram[3]:      55396     58668     46750     45371     37054     39142     36450     37910     32533     35300     29926     32211     32377     33046     31469     34050
dram[4]:      57707     57346     48299     42577     38191     36681     35230     34787     36991     33964     31434     32860     33994     34659     32835     32004
dram[5]:      52628     55681     47610     44503     36294     38138     37130     35557     34123     33176     33958     32093     32963     33269     32096     30771
dram[6]:      55761     55741     45328     45697     39682     37348     35363     36563     35557     34135     30959     32148     32589     32466     31576     32189
dram[7]:      57133     54267     45681     45663     38662     37537     34068     36619     33538     34320     31217     32590     31822     32850     31182     33573
dram[8]:      55267     58517     43848     46554     41065     38720     36991     37475     33635     34263     33147     33692     33036     32877     32960     32203
dram[9]:      59792     55459     45212     45884     37050     36797     36577     38626     34306     32873     34104     35000     31405     31599     33299     31686
dram[10]:      55995     56415     46626     46958     38130     39150     37706     37237     34479     36585     32663     32521     34469     32824     31432     32633
maximum mf latency per bank:
dram[0]:     309694    309700    309691    309724    309744    309756    309549    309606    275707    261383    317815    317837    309631    309672    309606    309673
dram[1]:     309701    309736    309825    309706    309782    309783    260018    309530    274565    261516    317803    317830    309664    309634    309748    309770
dram[2]:     309625    309689    309691    309697    309695    309707    309508    309513    256305    273313    317808    317820    309612    309618    309694    309627
dram[3]:     309637    309639    309604    309648    309673    309684    309637    309546    272394    256675    317802    317844    309595    309495    309640    309669
dram[4]:     309755    309588    309684    309678    309618    309532    309535    309577    276377    262160    317819    317813    309615    309683    309701    309730
dram[5]:     309609    309732    309655    309778    309676    309690    309584    309626    273877    256345    317797    317824    309613    309648    309695    309617
dram[6]:     309693    309669    309725    309663    309544    309677    309636    309739    273002    272523    265084    317814    309613    309617    309643    309684
dram[7]:     309692    309700    309691    309714    309632    309722    309624    309525    274507    274609    317793    317802    309570    309590    309672    309646
dram[8]:     309677    309736    309720    309772    309717    309553    309554    309499    274583    256245    317799    317854    309615    309650    309695    309704
dram[9]:     309723    309556    309665    309722    309608    309613    309526    276225    276321    274963    317843    317906    309664    309667    309710    309719
dram[10]:     309716    309686    309706    309719    309501    309659    274607    309564    274614    274557    317813    317835    309615    309674    309673    309685
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9648803 n_nop=9560083 n_act=7092 n_pre=7076 n_req=21368 n_rd=60588 n_write=13964 bw_util=0.01545
n_activity=309174 dram_eff=0.4823
bk0: 3828a 9578389i bk1: 3764a 9582032i bk2: 3528a 9587592i bk3: 3572a 9590531i bk4: 3592a 9583850i bk5: 3780a 9579145i bk6: 3764a 9587180i bk7: 3764a 9586100i bk8: 3652a 9583531i bk9: 3696a 9584198i bk10: 3600a 9587575i bk11: 3640a 9581485i bk12: 4008a 9582000i bk13: 4156a 9572743i bk14: 4024a 9581218i bk15: 4220a 9576670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344513
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9648803 n_nop=9560450 n_act=7028 n_pre=7012 n_req=21342 n_rd=60344 n_write=13969 bw_util=0.0154
n_activity=305733 dram_eff=0.4861
bk0: 3932a 9578974i bk1: 3892a 9581319i bk2: 3516a 9587382i bk3: 3568a 9589799i bk4: 3620a 9586932i bk5: 3648a 9583189i bk6: 3688a 9585570i bk7: 3784a 9586221i bk8: 3760a 9583521i bk9: 3676a 9579859i bk10: 3496a 9584844i bk11: 3672a 9581111i bk12: 3716a 9583663i bk13: 3992a 9579156i bk14: 4236a 9578381i bk15: 4148a 9575685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.341923
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9648803 n_nop=9560199 n_act=7066 n_pre=7050 n_req=21316 n_rd=60732 n_write=13756 bw_util=0.01544
n_activity=306975 dram_eff=0.4853
bk0: 3888a 9580880i bk1: 3836a 9578526i bk2: 3500a 9591446i bk3: 3608a 9586157i bk4: 3636a 9583133i bk5: 3736a 9579956i bk6: 3708a 9588183i bk7: 3900a 9585285i bk8: 3664a 9579837i bk9: 3792a 9578019i bk10: 3636a 9582485i bk11: 3728a 9584321i bk12: 3844a 9580894i bk13: 4092a 9578691i bk14: 4004a 9580280i bk15: 4160a 9575652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344001
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9648803 n_nop=9559638 n_act=7233 n_pre=7217 n_req=21420 n_rd=60716 n_write=13999 bw_util=0.01549
n_activity=313406 dram_eff=0.4768
bk0: 3936a 9581392i bk1: 3772a 9584559i bk2: 3664a 9591335i bk3: 3640a 9588821i bk4: 3772a 9583049i bk5: 3588a 9583583i bk6: 3704a 9585504i bk7: 3740a 9583726i bk8: 3740a 9583434i bk9: 3564a 9585495i bk10: 3828a 9583719i bk11: 3708a 9585230i bk12: 4000a 9580641i bk13: 3908a 9581552i bk14: 4124a 9579232i bk15: 4028a 9579212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335961
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9648803 n_nop=9560083 n_act=7138 n_pre=7122 n_req=21348 n_rd=60484 n_write=13976 bw_util=0.01543
n_activity=309720 dram_eff=0.4808
bk0: 3876a 9580528i bk1: 3740a 9581851i bk2: 3560a 9592545i bk3: 3764a 9583176i bk4: 3628a 9579192i bk5: 3672a 9584118i bk6: 3744a 9587228i bk7: 3744a 9584317i bk8: 3592a 9579712i bk9: 3672a 9579549i bk10: 3708a 9584161i bk11: 3696a 9582434i bk12: 3908a 9581957i bk13: 3880a 9579655i bk14: 4152a 9581423i bk15: 4148a 9576571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342527
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9648803 n_nop=9560121 n_act=7084 n_pre=7068 n_req=21391 n_rd=60552 n_write=13978 bw_util=0.01545
n_activity=309189 dram_eff=0.4821
bk0: 3868a 9580074i bk1: 3808a 9581244i bk2: 3540a 9593140i bk3: 3648a 9586641i bk4: 3652a 9583670i bk5: 3612a 9582400i bk6: 3792a 9584219i bk7: 3840a 9582261i bk8: 3708a 9579563i bk9: 3524a 9583580i bk10: 3516a 9588779i bk11: 3704a 9579004i bk12: 3932a 9578992i bk13: 3956a 9581452i bk14: 4208a 9577573i bk15: 4244a 9579098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342808
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9648803 n_nop=9559237 n_act=7180 n_pre=7164 n_req=21561 n_rd=61168 n_write=14054 bw_util=0.01559
n_activity=314053 dram_eff=0.479
bk0: 3912a 9584435i bk1: 3940a 9578773i bk2: 3632a 9589009i bk3: 3560a 9583340i bk4: 3500a 9586167i bk5: 3560a 9581378i bk6: 3944a 9582587i bk7: 3980a 9580132i bk8: 3672a 9585499i bk9: 3680a 9581495i bk10: 3820a 9581486i bk11: 3736a 9584186i bk12: 3944a 9578181i bk13: 4040a 9577738i bk14: 4112a 9576545i bk15: 4136a 9577008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.34074
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9648803 n_nop=9559977 n_act=7109 n_pre=7093 n_req=21347 n_rd=60692 n_write=13932 bw_util=0.01547
n_activity=308421 dram_eff=0.4839
bk0: 3672a 9587450i bk1: 3772a 9582336i bk2: 3724a 9589712i bk3: 3520a 9591704i bk4: 3688a 9585151i bk5: 3764a 9584226i bk6: 3808a 9582540i bk7: 3780a 9587244i bk8: 3732a 9579867i bk9: 3684a 9584014i bk10: 3700a 9583276i bk11: 3688a 9581277i bk12: 3956a 9579699i bk13: 3924a 9581686i bk14: 4280a 9576313i bk15: 4000a 9579620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335543
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9648803 n_nop=9560959 n_act=6957 n_pre=6941 n_req=21293 n_rd=60200 n_write=13746 bw_util=0.01533
n_activity=307447 dram_eff=0.481
bk0: 3812a 9583900i bk1: 3836a 9584826i bk2: 3640a 9588264i bk3: 3624a 9589236i bk4: 3568a 9587824i bk5: 3484a 9585357i bk6: 3680a 9589153i bk7: 3872a 9587200i bk8: 3664a 9582619i bk9: 3644a 9585909i bk10: 3712a 9582707i bk11: 3540a 9583010i bk12: 3992a 9579830i bk13: 3916a 9581831i bk14: 4132a 9580734i bk15: 4084a 9579665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.326873
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9648803 n_nop=9561204 n_act=6972 n_pre=6956 n_req=21099 n_rd=59972 n_write=13699 bw_util=0.01527
n_activity=304143 dram_eff=0.4844
bk0: 3800a 9584344i bk1: 3792a 9583670i bk2: 3484a 9590618i bk3: 3412a 9587903i bk4: 3668a 9582923i bk5: 3708a 9585567i bk6: 3764a 9582787i bk7: 3756a 9584045i bk8: 3512a 9585063i bk9: 3684a 9581474i bk10: 3684a 9586572i bk11: 3532a 9589375i bk12: 4024a 9583520i bk13: 3972a 9577648i bk14: 4084a 9585039i bk15: 4096a 9580042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.339275
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9648803 n_nop=9561132 n_act=6969 n_pre=6953 n_req=21159 n_rd=60104 n_write=13645 bw_util=0.01529
n_activity=306010 dram_eff=0.482
bk0: 3804a 9582113i bk1: 3824a 9583003i bk2: 3524a 9589070i bk3: 3668a 9588543i bk4: 3588a 9586771i bk5: 3588a 9583485i bk6: 3780a 9591708i bk7: 3784a 9587056i bk8: 3564a 9588591i bk9: 3728a 9583806i bk10: 3656a 9586537i bk11: 3592a 9584663i bk12: 3832a 9584034i bk13: 3928a 9580591i bk14: 4104a 9578911i bk15: 4140a 9578962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.338748

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7499, Miss_rate = 0.050, Pending_hits = 1607, Reservation_fails = 22
L2_cache_bank[1]: Access = 150344, Miss = 7648, Miss_rate = 0.051, Pending_hits = 1617, Reservation_fails = 16
L2_cache_bank[2]: Access = 149311, Miss = 7491, Miss_rate = 0.050, Pending_hits = 1608, Reservation_fails = 22
L2_cache_bank[3]: Access = 149772, Miss = 7595, Miss_rate = 0.051, Pending_hits = 1646, Reservation_fails = 31
L2_cache_bank[4]: Access = 149160, Miss = 7470, Miss_rate = 0.050, Pending_hits = 1537, Reservation_fails = 14
L2_cache_bank[5]: Access = 149918, Miss = 7713, Miss_rate = 0.051, Pending_hits = 1583, Reservation_fails = 24
L2_cache_bank[6]: Access = 150839, Miss = 7692, Miss_rate = 0.051, Pending_hits = 1665, Reservation_fails = 16
L2_cache_bank[7]: Access = 149526, Miss = 7487, Miss_rate = 0.050, Pending_hits = 1596, Reservation_fails = 21
L2_cache_bank[8]: Access = 150090, Miss = 7542, Miss_rate = 0.050, Pending_hits = 1645, Reservation_fails = 28
L2_cache_bank[9]: Access = 150338, Miss = 7579, Miss_rate = 0.050, Pending_hits = 1591, Reservation_fails = 15
L2_cache_bank[10]: Access = 150064, Miss = 7554, Miss_rate = 0.050, Pending_hits = 1618, Reservation_fails = 32
L2_cache_bank[11]: Access = 150340, Miss = 7584, Miss_rate = 0.050, Pending_hits = 1665, Reservation_fails = 15
L2_cache_bank[12]: Access = 150051, Miss = 7634, Miss_rate = 0.051, Pending_hits = 1596, Reservation_fails = 16
L2_cache_bank[13]: Access = 151211, Miss = 7658, Miss_rate = 0.051, Pending_hits = 1631, Reservation_fails = 27
L2_cache_bank[14]: Access = 150240, Miss = 7640, Miss_rate = 0.051, Pending_hits = 1555, Reservation_fails = 14
L2_cache_bank[15]: Access = 150024, Miss = 7533, Miss_rate = 0.050, Pending_hits = 1601, Reservation_fails = 15
L2_cache_bank[16]: Access = 179602, Miss = 7550, Miss_rate = 0.042, Pending_hits = 1801, Reservation_fails = 6
L2_cache_bank[17]: Access = 150021, Miss = 7500, Miss_rate = 0.050, Pending_hits = 1557, Reservation_fails = 9
L2_cache_bank[18]: Access = 148630, Miss = 7505, Miss_rate = 0.050, Pending_hits = 1557, Reservation_fails = 21
L2_cache_bank[19]: Access = 148611, Miss = 7488, Miss_rate = 0.050, Pending_hits = 1572, Reservation_fails = 22
L2_cache_bank[20]: Access = 148569, Miss = 7463, Miss_rate = 0.050, Pending_hits = 1583, Reservation_fails = 18
L2_cache_bank[21]: Access = 149553, Miss = 7563, Miss_rate = 0.051, Pending_hits = 1633, Reservation_fails = 23
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 166388
L2_total_cache_miss_rate = 0.0500
L2_total_cache_pending_hits = 35464
L2_total_cache_reservation_fails = 427
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2093099
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 133776
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1030208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7501
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32605
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 418
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 78.6784
	minimum = 6
	maximum = 893
Network latency average = 42.4673
	minimum = 6
	maximum = 559
Slowest packet = 6571296
Flit latency average = 51.5423
	minimum = 6
	maximum = 558
Slowest flit = 11322203
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0188515
	minimum = 0.0156884 (at node 7)
	maximum = 0.111353 (at node 44)
Accepted packet rate average = 0.0188515
	minimum = 0.0156884 (at node 7)
	maximum = 0.111353 (at node 44)
Injected flit rate average = 0.0282773
	minimum = 0.0212717 (at node 45)
	maximum = 0.115633 (at node 44)
Accepted flit rate average= 0.0282773
	minimum = 0.0188261 (at node 7)
	maximum = 0.218427 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.453 (16 samples)
	minimum = 6 (16 samples)
	maximum = 415.938 (16 samples)
Network latency average = 19.6198 (16 samples)
	minimum = 6 (16 samples)
	maximum = 312.438 (16 samples)
Flit latency average = 20.8682 (16 samples)
	minimum = 6 (16 samples)
	maximum = 311.688 (16 samples)
Fragmentation average = 0.00555132 (16 samples)
	minimum = 0 (16 samples)
	maximum = 60.25 (16 samples)
Injected packet rate average = 0.02106 (16 samples)
	minimum = 0.0172506 (16 samples)
	maximum = 0.0656937 (16 samples)
Accepted packet rate average = 0.02106 (16 samples)
	minimum = 0.0172506 (16 samples)
	maximum = 0.0656937 (16 samples)
Injected flit rate average = 0.0324167 (16 samples)
	minimum = 0.0214279 (16 samples)
	maximum = 0.0832797 (16 samples)
Accepted flit rate average = 0.0324167 (16 samples)
	minimum = 0.0241918 (16 samples)
	maximum = 0.121971 (16 samples)
Injected packet size average = 1.53926 (16 samples)
Accepted packet size average = 1.53926 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 55 min, 57 sec (6957 sec)
gpgpu_simulation_rate = 13728 (inst/sec)
gpgpu_simulation_rate = 1263 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 1215741
gpu_sim_insn = 15785486
gpu_ipc =      12.9843
gpu_tot_sim_cycle = 10231733
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      10.8777
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 2918785
gpu_stall_icnt2sh    = 11365954
partiton_reqs_in_parallel = 25611719
partiton_reqs_in_parallel_total    = 112535058
partiton_level_parallism =      21.0668
partiton_level_parallism_total  =      13.5018
partiton_reqs_in_parallel_util = 25611719
partiton_reqs_in_parallel_util_total    = 112535058
gpu_sim_cycle_parition_util = 1210990
gpu_tot_sim_cycle_parition_util    = 5195103
partiton_level_parallism_util =      21.1494
partiton_level_parallism_util_total  =      21.5649
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =      93.4571 GB/Sec
L2_BW_total  =      41.9084 GB/Sec
gpu_total_sim_rate=12817

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588038
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6407, 6481, 6195, 6640, 6308, 6492, 6874, 6119, 6394, 6188, 5966, 6248, 6560, 7312, 6412, 6953, 6308, 5257, 5901, 5005, 6213, 6076, 5411, 5939, 6076, 6000, 6096, 5826, 6547, 5686, 6173, 5462, 5565, 5060, 5478, 5175, 5406, 5358, 5266, 5252, 5335, 5540, 5002, 5897, 5263, 5522, 5317, 5212, 5018, 4486, 5025, 4957, 4616, 4886, 4487, 4052, 4679, 4939, 4633, 4933, 4846, 5169, 4946, 4243, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 10906717
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10752633
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 149198
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11448755	W0_Idle:109701152	W0_Scoreboard:228615503	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1605 
maxdqlatency = 0 
maxmflatency = 317906 
averagemflatency = 3247 
max_icnt2mem_latency = 317561 
max_icnt2sh_latency = 10230849 
mrq_lat_table:146415 	4452 	6017 	36963 	21927 	20060 	28283 	35815 	32647 	10209 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3423324 	891203 	40905 	17709 	8112 	5109 	23038 	16883 	12089 	40075 	44118 	1188 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	1261566 	305072 	1304330 	615492 	414286 	403673 	54459 	8436 	8205 	6088 	5170 	22932 	16919 	12411 	39595 	44147 	1135 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	858554 	782537 	1389054 	293203 	53888 	2718 	2 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	527 	33116 	908572 	201481 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2951 	356 	140 	87 	85 	107 	93 	80 	64 	59 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        43        29        50        24        16        16        17        50        50        72        74        59        53        49        46 
dram[1]:        40        47        26        45        23        17        17        16        50        41        73        73        61        60        49        33 
dram[2]:        46        42        54        45        23        17        16        16        50        50        71        74        55        57        42        45 
dram[3]:        45        42        45        47        20        16        16        16        50        50        72        72        63        58        46        46 
dram[4]:        46        44        48        47        19        16        16        16        50        50        69        60        55        51        54        49 
dram[5]:        45        45        43        47        22        22        23        16        50        50        70        59        53        57        48        45 
dram[6]:        48        49        39        54        18        22        17        16        50        50        67        71        51        61        52        50 
dram[7]:        31        49        42        41        24        24        18        16        50        50        71        73        50        50        45        45 
dram[8]:        45        47        42        42        24        16        17        16        50        50        68        70        82        41        48        49 
dram[9]:        47        45        50        38        26        26        16        16        55        55        53        72        49        54        39        46 
dram[10]:        45        45        30        57        17        19        16        16        55        55        70        72        51        59        52        54 
maximum service time to same row:
dram[0]:    309436    318636    322113    321475    334043    319556    327105    319494    323301    432780    396714    334008    334023    328589    384319    322066 
dram[1]:    323040    322208    322099    431804    332597    319522    316116    332333    323229    322675    320084    326761    328669    334025    322097    459633 
dram[2]:    429759    322073    320683    319503    332192    317944    319516    319530    320461    323219    318976    330628    317250    392273    324118    460768 
dram[3]:    322114    321460    322104    319520    315252    319535    355794    229812    320636    323302    462036    461045    320986    321989    460921    316329 
dram[4]:    318935    322131    322128    319760    333045    319549    319524    319536    322667    319961    319304    447525    383077    318924    309490    322106 
dram[5]:    322139    319573    425200    319483    319524    319659    228388    325612    317160    317828    273722    328636    318282    319301    322548    309463 
dram[6]:    322209    320065    259053    322144    334024    318277    319532    319602    320558    389223    216010    334003    422621    332727    334012    309469 
dram[7]:    320029    320045    322121    322137    319624    319550    324185    319614    410460    462103    285909    320483    327253    436275    334016    313523 
dram[8]:    322062    314929    318791    314923    317160    318737    322670    228538    320510    459685    461728    248614    319099    394236    309453    309468 
dram[9]:    322058    322111    322110    316984    336893    322256    319526    320262    458441    320590    333333    326288    333975    328194    325051    309470 
dram[10]:    370600    322103    334037    394484    319533    319567    320065    305197    320050    334574    334020    329326    334015    329642    334001    459120 
average row accesses per activate:
dram[0]:  2.739437  2.869301  3.345794  3.488934  2.828528  2.984076  2.746706  2.834337  2.864382  2.921331  3.179229  3.069510  3.095308  3.012397  2.791281  2.890066 
dram[1]:  2.784122  2.841410  3.320611  3.240876  2.970395  2.812130  2.926101  2.715714  2.980092  3.061514  3.163265  3.100775  3.038403  3.033803  2.875491  2.794839 
dram[2]:  2.843195  2.770655  3.316602  3.310987  2.990291  2.824143  2.777946  2.812857  2.910180  2.943114  3.121753  3.082409  3.030395  3.016620  2.834912  2.915761 
dram[3]:  2.756374  2.811293  3.396552  3.064569  2.834081  2.795699  2.879499  2.758321  2.936073  2.908373  3.008785  3.075235  2.963534  2.986804  2.861886  2.831967 
dram[4]:  2.804734  2.792846  3.251397  3.255973  2.797920  2.817629  2.738944  2.864865  3.001553  2.875758  3.156051  3.140323  3.177370  3.025185  2.797386  2.781449 
dram[5]:  2.771346  2.755396  3.198556  3.298182  2.917187  2.916797  2.805839  2.851906  3.148800  2.899225  3.251291  3.060514  2.956215  2.961972  2.812500  2.951286 
dram[6]:  2.819103  2.919403  3.334545  3.333333  2.842607  2.784848  2.836910  2.730027  3.064669  3.001572  3.020895  3.058360  2.856174  3.011173  2.756587  2.744898 
dram[7]:  2.737226  2.938367  3.305506  3.150442  2.705882  2.857997  2.903077  2.827893  2.801145  2.863704  3.044822  3.275459  2.941679  3.098784  2.872562  2.830013 
dram[8]:  2.812041  2.934066  3.289091  3.427767  2.794521  2.764331  2.755917  2.734665  2.910045  2.978691  3.102644  3.218058  3.333333  2.992701  2.822281  2.929752 
dram[9]:  2.795556  2.937206  3.269303  3.256120  2.878742  2.900621  2.778748  2.867270  2.844544  3.070093  3.085209  3.152318  2.992837  3.051622  2.888140  2.878505 
dram[10]:  2.804348  2.787791  3.377649  3.435849  2.819033  2.840694  2.777778  2.856488  2.972006  3.136364  3.058452  2.990783  2.949202  2.974719  2.854356  2.925575 
average row locality = 343069/116220 = 2.951893
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1430      1398      1334      1328      1378      1398      1396      1397      1344      1367      1329      1343      1492      1517      1495      1538 
dram[1]:      1460      1445      1315      1329      1357      1392      1379      1400      1364      1355      1304      1370      1401      1485      1547      1535 
dram[2]:      1430      1421      1310      1331      1373      1397      1375      1442      1358      1386      1354      1363      1428      1515      1491      1534 
dram[3]:      1441      1408      1347      1358      1399      1347      1383      1391      1354      1331      1400      1364      1475      1445      1512      1490 
dram[4]:      1424      1397      1320      1391      1377      1372      1393      1389      1353      1348      1366      1360      1465      1438      1532      1543 
dram[5]:      1423      1412      1330      1351      1366      1367      1404      1424      1372      1322      1322      1370      1465      1474      1534      1555 
dram[6]:      1455      1442      1365      1348      1329      1351      1445      1447      1362      1356      1393      1369      1482      1496      1537      1530 
dram[7]:      1394      1414      1383      1332      1391      1398      1392      1410      1375      1369      1365      1361      1467      1444      1559      1505 
dram[8]:      1422      1406      1357      1358      1366      1316      1377      1422      1369      1364      1376      1321      1486      1460      1525      1507 
dram[9]:      1412      1401      1307      1295      1390      1381      1410      1401      1328      1366      1347      1336      1482      1466      1518      1518 
dram[10]:      1429      1420      1323      1366      1353      1347      1413      1406      1334      1361      1351      1340      1437      1473      1528      1525 
total reads: 247296
bank skew: 1559/1295 = 1.20
chip skew: 22707/22358 = 1.02
number of total write accesses:
dram[0]:       515       490       456       406       486       476       480       485       578       564       569       600       619       670       618       644 
dram[1]:       539       490       425       447       449       509       482       501       582       586       556       630       577       669       647       631 
dram[2]:       492       524       408       447       475       498       464       527       586       580       569       582       566       663       604       612 
dram[3]:       505       484       426       493       497       473       457       515       575       510       655       598       638       592       643       583 
dram[4]:       472       477       426       517       506       482       527       519       580       550       616       587       613       604       608       646 
dram[5]:       492       503       442       463       501       491       518       521       596       548       567       653       628       629       626       626 
dram[6]:       493       514       469       472       459       487       538       535       581       553       631       570       623       660       660       622 
dram[7]:       481       493       478       448       495       514       495       496       583       564       605       601       601       595       650       626 
dram[8]:       493       463       452       469       470       420       486       495       572       593       619       568       864       590       603       620 
dram[9]:       475       470       429       434       533       487       499       500       575       605       572       568       607       603       625       638 
dram[10]:       506       498       430       455       454       454       487       465       577       571       585       607       595       645       667       637 
total reads: 95773
bank skew: 864/406 = 2.13
chip skew: 8867/8597 = 1.03
average mf latency per bank:
dram[0]:      53734     56809     52089     53192     43614     44314     42343     42450     39263     40930     40551     37351     37415     36597     37018     36817
dram[1]:      53260     56651     52597     52244     45774     43523     41431     40481     40675     39323     39645     36554     40345     38145     35832     37517
dram[2]:      54505     55504     52165     51746     45854     43594     42039     39927     39094     39254     38859     38194     39357     36823     37686     36951
dram[3]:      55188     57014     51291     49172     44578     45795     41488     42271     38200     40778     35862     37481     37893     38407     36486     38290
dram[4]:      57308     56101     52603     48723     45043     43496     40083     40015     40579     40312     37442     37916     38513     39323     37519     36466
dram[5]:      53645     55096     51425     49857     43223     44357     41383     39602     38601     38384     38901     37073     37814     37700     37314     36054
dram[6]:      55140     54620     50222     50182     45225     44340     39616     41111     40056     39589     36314     37879     37300     36812     35607     36965
dram[7]:      56002     54055     50436     51112     44599     44083     40131     40558     38320     38154     37182     38494     37416     38396     35874     36978
dram[8]:      54846     57670     48405     49962     46420     45589     41460     42102     39278     38934     37674     40019     37659     38399     36733     37264
dram[9]:      58238     56150     50541     51108     43527     43916     41010     42152     39252     38058     38888     39636     36203     37970     37775     36421
dram[10]:      54711     55011     51532     51363     45076     45661     41663     41686     39359     41147     38073     37984     38861     37472     36133     37302
maximum mf latency per bank:
dram[0]:     309694    309700    309691    309724    309744    309756    309549    309606    275707    261383    317815    317837    309631    309672    309606    309673
dram[1]:     309701    309736    309825    309706    309782    309783    260018    309530    274565    261516    317803    317830    309664    309634    309748    309770
dram[2]:     309625    309689    309691    309697    309695    309707    309508    309513    256305    273313    317808    317820    309612    309618    309694    309627
dram[3]:     309637    309639    309604    309648    309673    309684    309637    309546    272394    256675    317802    317844    309595    309495    309640    309669
dram[4]:     309755    309588    309684    309678    309618    309532    309535    309577    276377    262160    317819    317813    309615    309683    309701    309730
dram[5]:     309609    309732    309655    309778    309676    309690    309584    309626    273877    256345    317797    317824    309613    309648    309695    309617
dram[6]:     309693    309669    309725    309663    309544    309677    309636    309739    273002    272523    265084    317814    309613    309617    309643    309684
dram[7]:     309692    309700    309691    309714    309632    309722    309624    309525    274507    274609    317793    317802    309570    309590    309672    309646
dram[8]:     309677    309736    309720    309772    309717    309553    309554    309499    274583    256245    317799    317854    309615    309650    309695    309704
dram[9]:     309723    309556    309665    309722    309608    309613    309526    276225    276321    274963    317843    317906    309664    309667    309710    309719
dram[10]:     309716    309686    309706    309719    309501    309659    274607    309564    274614    274557    317813    317835    309615    309674    309673    309685
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11906255 n_nop=11774459 n_act=10517 n_pre=10501 n_req=31140 n_rd=89936 n_write=20842 bw_util=0.01861
n_activity=448714 dram_eff=0.4938
bk0: 5720a 11802189i bk1: 5592a 11805634i bk2: 5336a 11814563i bk3: 5312a 11820062i bk4: 5512a 11806599i bk5: 5592a 11805928i bk6: 5584a 11814056i bk7: 5588a 11810813i bk8: 5376a 11809517i bk9: 5468a 11806747i bk10: 5316a 11813658i bk11: 5372a 11804297i bk12: 5968a 11804929i bk13: 6068a 11793998i bk14: 5980a 11801005i bk15: 6152a 11798229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424019
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11906255 n_nop=11774569 n_act=10510 n_pre=10494 n_req=31158 n_rd=89752 n_write=20930 bw_util=0.01859
n_activity=444811 dram_eff=0.4977
bk0: 5840a 11802449i bk1: 5780a 11803981i bk2: 5260a 11813784i bk3: 5316a 11817020i bk4: 5428a 11815292i bk5: 5568a 11806540i bk6: 5516a 11812509i bk7: 5600a 11810639i bk8: 5456a 11809042i bk9: 5420a 11802421i bk10: 5216a 11806678i bk11: 5480a 11801813i bk12: 5604a 11804458i bk13: 5940a 11801614i bk14: 6188a 11798353i bk15: 6140a 11795688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.42099
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11906255 n_nop=11774460 n_act=10522 n_pre=10506 n_req=31105 n_rd=90032 n_write=20735 bw_util=0.01861
n_activity=446010 dram_eff=0.4967
bk0: 5720a 11806248i bk1: 5684a 11801489i bk2: 5240a 11820156i bk3: 5324a 11812791i bk4: 5492a 11809756i bk5: 5588a 11805559i bk6: 5500a 11813299i bk7: 5768a 11808141i bk8: 5432a 11800669i bk9: 5544a 11803213i bk10: 5416a 11806153i bk11: 5452a 11806103i bk12: 5712a 11806052i bk13: 6060a 11799158i bk14: 5964a 11801719i bk15: 6136a 11796878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424147
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11906255 n_nop=11774345 n_act=10646 n_pre=10630 n_req=31089 n_rd=89780 n_write=20854 bw_util=0.01858
n_activity=449404 dram_eff=0.4924
bk0: 5764a 11806833i bk1: 5632a 11807358i bk2: 5388a 11818005i bk3: 5432a 11812010i bk4: 5596a 11809364i bk5: 5388a 11811762i bk6: 5532a 11813002i bk7: 5564a 11808000i bk8: 5416a 11807783i bk9: 5324a 11811121i bk10: 5600a 11806416i bk11: 5456a 11805785i bk12: 5900a 11802862i bk13: 5780a 11802489i bk14: 6048a 11800235i bk15: 5960a 11798030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.41775
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11906255 n_nop=11774149 n_act=10601 n_pre=10585 n_req=31198 n_rd=89872 n_write=21048 bw_util=0.01863
n_activity=448617 dram_eff=0.4945
bk0: 5696a 11803779i bk1: 5588a 11807810i bk2: 5280a 11820944i bk3: 5564a 11808435i bk4: 5508a 11802737i bk5: 5488a 11810837i bk6: 5572a 11812319i bk7: 5556a 11807860i bk8: 5412a 11800317i bk9: 5392a 11804513i bk10: 5464a 11805433i bk11: 5440a 11804692i bk12: 5860a 11801950i bk13: 5752a 11799245i bk14: 6128a 11802403i bk15: 6172a 11794085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.422273
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11906255 n_nop=11774022 n_act=10571 n_pre=10555 n_req=31295 n_rd=89964 n_write=21143 bw_util=0.01866
n_activity=450864 dram_eff=0.4929
bk0: 5692a 11806055i bk1: 5648a 11804737i bk2: 5320a 11819342i bk3: 5404a 11813536i bk4: 5464a 11810517i bk5: 5468a 11808304i bk6: 5616a 11811607i bk7: 5696a 11807634i bk8: 5488a 11805471i bk9: 5288a 11806469i bk10: 5288a 11814091i bk11: 5480a 11799935i bk12: 5860a 11800794i bk13: 5896a 11802414i bk14: 6136a 11802170i bk15: 6220a 11799577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.4212
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11906255 n_nop=11772619 n_act=10779 n_pre=10763 n_req=31574 n_rd=90828 n_write=21266 bw_util=0.01883
n_activity=457340 dram_eff=0.4902
bk0: 5820a 11807072i bk1: 5768a 11802017i bk2: 5460a 11815539i bk3: 5392a 11810028i bk4: 5316a 11811038i bk5: 5404a 11806580i bk6: 5780a 11805547i bk7: 5788a 11802203i bk8: 5448a 11810482i bk9: 5424a 11805264i bk10: 5572a 11802675i bk11: 5476a 11805916i bk12: 5928a 11799762i bk13: 5984a 11797428i bk14: 6148a 11795786i bk15: 6120a 11794810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.422869
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11906255 n_nop=11773631 n_act=10655 n_pre=10639 n_req=31284 n_rd=90236 n_write=21094 bw_util=0.0187
n_activity=447339 dram_eff=0.4977
bk0: 5576a 11807698i bk1: 5656a 11805468i bk2: 5532a 11815798i bk3: 5328a 11815777i bk4: 5564a 11808705i bk5: 5592a 11809319i bk6: 5568a 11808207i bk7: 5640a 11809645i bk8: 5500a 11803444i bk9: 5476a 11804890i bk10: 5460a 11804741i bk11: 5444a 11803025i bk12: 5868a 11801074i bk13: 5776a 11803479i bk14: 6236a 11796604i bk15: 6020a 11798547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.421898
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11906255 n_nop=11774672 n_act=10487 n_pre=10471 n_req=31209 n_rd=89728 n_write=20897 bw_util=0.01858
n_activity=448987 dram_eff=0.4928
bk0: 5688a 11808201i bk1: 5624a 11809001i bk2: 5428a 11818266i bk3: 5432a 11811181i bk4: 5464a 11812561i bk5: 5264a 11810786i bk6: 5508a 11813305i bk7: 5688a 11809468i bk8: 5476a 11805019i bk9: 5456a 11807477i bk10: 5504a 11803224i bk11: 5284a 11804951i bk12: 5944a 11801188i bk13: 5840a 11804812i bk14: 6100a 11800263i bk15: 6028a 11797823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411746
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11906255 n_nop=11775183 n_act=10440 n_pre=10424 n_req=30978 n_rd=89432 n_write=20776 bw_util=0.01851
n_activity=444549 dram_eff=0.4958
bk0: 5648a 11806754i bk1: 5604a 11809907i bk2: 5228a 11819509i bk3: 5180a 11815842i bk4: 5560a 11805573i bk5: 5524a 11813074i bk6: 5640a 11806097i bk7: 5604a 11807074i bk8: 5312a 11806798i bk9: 5464a 11807082i bk10: 5388a 11811165i bk11: 5344a 11808127i bk12: 5928a 11804662i bk13: 5864a 11799499i bk14: 6072a 11803539i bk15: 6072a 11800162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.422009
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11906255 n_nop=11774956 n_act=10493 n_pre=10477 n_req=31039 n_rd=89624 n_write=20705 bw_util=0.01853
n_activity=445874 dram_eff=0.4949
bk0: 5716a 11805116i bk1: 5680a 11806592i bk2: 5292a 11815760i bk3: 5464a 11815384i bk4: 5412a 11812957i bk5: 5388a 11809424i bk6: 5652a 11813188i bk7: 5624a 11810902i bk8: 5336a 11814544i bk9: 5444a 11808093i bk10: 5404a 11806523i bk11: 5360a 11804555i bk12: 5748a 11804349i bk13: 5892a 11801660i bk14: 6112a 11797167i bk15: 6100a 11800801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.419351

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 11198, Miss_rate = 0.055, Pending_hits = 1953, Reservation_fails = 23
L2_cache_bank[1]: Access = 204825, Miss = 11286, Miss_rate = 0.055, Pending_hits = 1946, Reservation_fails = 17
L2_cache_bank[2]: Access = 203921, Miss = 11127, Miss_rate = 0.055, Pending_hits = 1950, Reservation_fails = 28
L2_cache_bank[3]: Access = 204543, Miss = 11311, Miss_rate = 0.055, Pending_hits = 2004, Reservation_fails = 33
L2_cache_bank[4]: Access = 203926, Miss = 11119, Miss_rate = 0.055, Pending_hits = 1878, Reservation_fails = 21
L2_cache_bank[5]: Access = 205028, Miss = 11389, Miss_rate = 0.056, Pending_hits = 1941, Reservation_fails = 28
L2_cache_bank[6]: Access = 205141, Miss = 11311, Miss_rate = 0.055, Pending_hits = 1975, Reservation_fails = 24
L2_cache_bank[7]: Access = 204015, Miss = 11134, Miss_rate = 0.055, Pending_hits = 1918, Reservation_fails = 23
L2_cache_bank[8]: Access = 204756, Miss = 11230, Miss_rate = 0.055, Pending_hits = 1986, Reservation_fails = 28
L2_cache_bank[9]: Access = 204618, Miss = 11238, Miss_rate = 0.055, Pending_hits = 1937, Reservation_fails = 20
L2_cache_bank[10]: Access = 204736, Miss = 11216, Miss_rate = 0.055, Pending_hits = 1933, Reservation_fails = 36
L2_cache_bank[11]: Access = 204819, Miss = 11275, Miss_rate = 0.055, Pending_hits = 2002, Reservation_fails = 22
L2_cache_bank[12]: Access = 204923, Miss = 11368, Miss_rate = 0.055, Pending_hits = 1943, Reservation_fails = 25
L2_cache_bank[13]: Access = 205297, Miss = 11339, Miss_rate = 0.055, Pending_hits = 1962, Reservation_fails = 35
L2_cache_bank[14]: Access = 204654, Miss = 11326, Miss_rate = 0.055, Pending_hits = 1909, Reservation_fails = 20
L2_cache_bank[15]: Access = 205078, Miss = 11233, Miss_rate = 0.055, Pending_hits = 1951, Reservation_fails = 28
L2_cache_bank[16]: Access = 233916, Miss = 11278, Miss_rate = 0.048, Pending_hits = 2139, Reservation_fails = 9
L2_cache_bank[17]: Access = 204248, Miss = 11154, Miss_rate = 0.055, Pending_hits = 1901, Reservation_fails = 12
L2_cache_bank[18]: Access = 203028, Miss = 11194, Miss_rate = 0.055, Pending_hits = 1889, Reservation_fails = 25
L2_cache_bank[19]: Access = 202820, Miss = 11164, Miss_rate = 0.055, Pending_hits = 1908, Reservation_fails = 26
L2_cache_bank[20]: Access = 202456, Miss = 11168, Miss_rate = 0.055, Pending_hits = 1940, Reservation_fails = 22
L2_cache_bank[21]: Access = 203679, Miss = 11238, Miss_rate = 0.055, Pending_hits = 1977, Reservation_fails = 25
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 247296
L2_total_cache_miss_rate = 0.0547
L2_total_cache_pending_hits = 42942
L2_total_cache_reservation_fails = 530
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3140784
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35020
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 204124
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1092858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7774
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43165
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 521
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.7985
	minimum = 6
	maximum = 1868
Network latency average = 36.1616
	minimum = 6
	maximum = 1341
Slowest packet = 6992275
Flit latency average = 30.2517
	minimum = 6
	maximum = 1341
Slowest flit = 12040424
Fragmentation average = 0.0148867
	minimum = 0
	maximum = 552
Injected packet rate average = 0.01972
	minimum = 0.0162428 (at node 8)
	maximum = 0.0226652 (at node 33)
Accepted packet rate average = 0.01972
	minimum = 0.0162428 (at node 8)
	maximum = 0.0226652 (at node 33)
Injected flit rate average = 0.0344318
	minimum = 0.0172512 (at node 8)
	maximum = 0.0551462 (at node 33)
Accepted flit rate average= 0.0344318
	minimum = 0.0234466 (at node 48)
	maximum = 0.0473584 (at node 16)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.2968 (17 samples)
	minimum = 6 (17 samples)
	maximum = 501.353 (17 samples)
Network latency average = 20.5928 (17 samples)
	minimum = 6 (17 samples)
	maximum = 372.941 (17 samples)
Flit latency average = 21.4202 (17 samples)
	minimum = 6 (17 samples)
	maximum = 372.235 (17 samples)
Fragmentation average = 0.00610046 (17 samples)
	minimum = 0 (17 samples)
	maximum = 89.1765 (17 samples)
Injected packet rate average = 0.0209812 (17 samples)
	minimum = 0.0171913 (17 samples)
	maximum = 0.0631626 (17 samples)
Accepted packet rate average = 0.0209812 (17 samples)
	minimum = 0.0171913 (17 samples)
	maximum = 0.0631626 (17 samples)
Injected flit rate average = 0.0325353 (17 samples)
	minimum = 0.0211822 (17 samples)
	maximum = 0.0816248 (17 samples)
Accepted flit rate average = 0.0325353 (17 samples)
	minimum = 0.024148 (17 samples)
	maximum = 0.117582 (17 samples)
Injected packet size average = 1.55069 (17 samples)
Accepted packet size average = 1.55069 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 24 min, 43 sec (8683 sec)
gpgpu_simulation_rate = 12817 (inst/sec)
gpgpu_simulation_rate = 1178 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 26085
gpu_sim_insn = 4532584
gpu_ipc =     173.7621
gpu_tot_sim_cycle = 10479968
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      11.0526
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 2918914
gpu_stall_icnt2sh    = 11366135
partiton_reqs_in_parallel = 573741
partiton_reqs_in_parallel_total    = 138146777
partiton_level_parallism =      21.9951
partiton_level_parallism_total  =      13.2367
partiton_reqs_in_parallel_util = 573741
partiton_reqs_in_parallel_util_total    = 138146777
gpu_sim_cycle_parition_util = 26085
gpu_tot_sim_cycle_parition_util    = 6406093
partiton_level_parallism_util =      21.9951
partiton_level_parallism_util_total  =      21.5666
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     107.1312 GB/Sec
L2_BW_total  =      41.1824 GB/Sec
gpu_total_sim_rate=13266

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696423
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6527, 6631, 6345, 6775, 6458, 6597, 7024, 6284, 6529, 6368, 6116, 6383, 6710, 7492, 6577, 7118, 6473, 5407, 6066, 5140, 6363, 6241, 5576, 6074, 6241, 6165, 6246, 5976, 6697, 5806, 6323, 5612, 5715, 5225, 5628, 5340, 5541, 5538, 5416, 5402, 5500, 5690, 5167, 6077, 5413, 5657, 5452, 5332, 5147, 4600, 5169, 5086, 4715, 5000, 4631, 4166, 4793, 5023, 4732, 5062, 4975, 5283, 5060, 4387, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 11088725
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10929227
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 154612
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11734543	W0_Idle:110643361	W0_Scoreboard:228671021	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1605 
maxdqlatency = 0 
maxmflatency = 317906 
averagemflatency = 3230 
max_icnt2mem_latency = 317561 
max_icnt2sh_latency = 10479967 
mrq_lat_table:149449 	4521 	6236 	37541 	22255 	20265 	28807 	36529 	32653 	10209 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3446548 	895230 	41824 	17858 	8329 	5394 	23170 	17413 	12089 	40075 	44118 	1188 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	1265749 	305983 	1305682 	620626 	426941 	406472 	55289 	8845 	8251 	6335 	5425 	23182 	17331 	12411 	39595 	44147 	1135 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	866031 	783221 	1389064 	293203 	53888 	2718 	2 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	527 	33116 	908572 	222793 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2970 	358 	140 	87 	85 	110 	93 	80 	64 	59 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        43        29        50        24        16        16        17        50        50        72        74        59        53        49        46 
dram[1]:        40        47        26        45        23        17        17        16        50        41        73        73        61        60        49        34 
dram[2]:        46        42        54        45        23        17        16        16        50        50        71        74        55        57        42        45 
dram[3]:        45        42        45        47        20        16        16        16        50        50        72        72        63        58        46        46 
dram[4]:        46        44        48        47        19        16        16        16        50        50        69        60        55        51        54        49 
dram[5]:        45        45        43        47        22        22        23        16        50        50        70        59        53        57        48        45 
dram[6]:        48        49        39        54        18        22        17        16        50        50        67        71        51        61        52        50 
dram[7]:        31        49        42        41        24        24        18        16        50        50        71        73        50        50        45        45 
dram[8]:        45        47        42        42        24        16        17        16        50        50        68        70        83        41        48        49 
dram[9]:        47        45        50        38        26        26        16        16        55        55        53        72        49        54        39        46 
dram[10]:        45        45        30        57        17        19        16        16        55        55        70        72        51        59        52        54 
maximum service time to same row:
dram[0]:    309436    318636    322113    321475    334043    319556    327105    319494    323301    432780    396714    334008    334023    328589    384319    322066 
dram[1]:    323040    322208    322099    431804    332597    319522    316116    332333    323229    322675    320084    326761    328669    334025    322097    459633 
dram[2]:    429759    322073    320683    319503    332192    317944    319516    319530    320461    323219    318976    330628    317250    392273    324118    460768 
dram[3]:    322114    321460    322104    319520    315252    319535    355794    229812    320636    323302    462036    461045    320986    321989    460921    316329 
dram[4]:    318935    322131    322128    319760    333045    319549    319524    319536    322667    319961    319304    447525    383077    318924    309490    322106 
dram[5]:    322139    319573    425200    319483    319524    319659    228388    325612    317160    317828    273722    328636    318282    319301    322548    309463 
dram[6]:    322209    320065    259053    322144    334024    318277    319532    319602    320558    389223    216010    334003    422621    332727    334012    309469 
dram[7]:    320029    320045    322121    322137    319624    319550    324185    319614    410460    462103    285909    320483    327253    436275    334016    313523 
dram[8]:    322062    314929    318791    314923    317160    318737    322670    228538    320510    459685    461728    248614    319099    394236    309453    309468 
dram[9]:    322058    322111    322110    316984    336893    322256    319526    320262    458441    320590    333333    326288    333975    328194    325051    309470 
dram[10]:    370600    322103    334037    394484    319533    319567    320065    305197    320050    334574    334020    329326    334015    329642    334001    459120 
average row accesses per activate:
dram[0]:  2.779330  2.927162  3.367837  3.538000  2.828528  2.977778  2.743066  2.828829  2.910847  2.966867  3.251667  3.149842  3.158126  3.043656  2.836412  2.922470 
dram[1]:  2.829404  2.879009  3.377863  3.281307  2.963934  2.808259  2.927787  2.713675  3.030581  3.105016  3.252542  3.176471  3.090491  3.075525  2.915143  2.832690 
dram[2]:  2.898080  2.814184  3.333969  3.366853  2.985484  2.822917  2.769115  2.810271  2.945104  2.983582  3.180064  3.169036  3.078550  3.060773  2.879892  2.960811 
dram[3]:  2.809052  2.863704  3.445714  3.106908  2.831343  2.790199  2.879688  2.756133  2.977273  2.960630  3.086131  3.140187  3.009763  3.038012  2.908609  2.872283 
dram[4]:  2.859675  2.845468  3.304833  3.303237  2.795252  2.814871  2.740371  2.860778  3.047988  2.915535  3.232228  3.218650  3.236641  3.064611  2.846154  2.827411 
dram[5]:  2.826840  2.778723  3.236984  3.348457  2.912773  2.910798  2.800582  2.844023  3.192982  2.950617  3.338488  3.118619  3.008451  3.009804  2.854545  2.998654 
dram[6]:  2.874277  2.959941  3.388385  3.359347  2.844197  2.786364  2.831909  2.730399  3.116169  3.046875  3.090774  3.130298  2.895805  3.065460  2.800752  2.786802 
dram[7]:  2.783430  2.992308  3.346290  3.203180  2.704871  2.859492  2.901690  2.825185  2.851640  2.908689  3.104615  3.355000  2.994326  3.146747  2.915584  2.867900 
dram[8]:  2.865103  2.985938  3.329114  3.477528  2.791793  2.763116  2.752212  2.732194  2.953662  3.025797  3.186335  3.300000  3.485876  3.036337  2.868874  2.978022 
dram[9]:  2.847858  2.992163  3.321429  3.294776  2.878924  2.896285  2.771014  2.863158  2.895833  3.115920  3.153600  3.230263  3.029915  3.102639  2.934140  2.930851 
dram[10]:  2.850941  2.833575  3.432692  3.465291  2.819033  2.839370  2.779562  2.850837  3.030960  3.194175  3.135647  3.071975  2.982709  3.023809  2.904021  2.966307 
average row locality = 348746/116643 = 2.989858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1445      1414      1347      1341      1378      1399      1398      1398      1355      1380      1344      1359      1508      1533      1509      1554 
dram[1]:      1476      1461      1328      1341      1358      1394      1381      1403      1374      1367      1323      1386      1417      1504      1565      1551 
dram[2]:      1445      1437      1321      1343      1375      1399      1379      1442      1370      1397      1372      1380      1445      1531      1509      1553 
dram[3]:      1457      1424      1360      1370      1400      1348      1385      1394      1364      1344      1418      1381      1495      1463      1531      1508 
dram[4]:      1440      1413      1332      1403      1378      1373      1394      1391      1364      1359      1385      1376      1481      1456      1549      1559 
dram[5]:      1439      1428      1343      1364      1368      1368      1405      1427      1383      1333      1337      1388      1484      1492      1552      1575 
dram[6]:      1470      1458      1377      1361      1330      1351      1447      1450      1374      1367      1410      1387      1498      1515      1553      1548 
dram[7]:      1410      1430      1396      1345      1393      1398      1393      1410      1387      1381      1381      1377      1486      1460      1575      1522 
dram[8]:      1438      1422      1370      1370      1366      1318      1379      1422      1379      1376      1392      1338      1504      1476      1541      1524 
dram[9]:      1428      1417      1320      1308      1393      1383      1411      1402      1340      1379      1363      1356      1498      1484      1535      1535 
dram[10]:      1445      1436      1335      1377      1353      1347      1416      1407      1347      1373      1367      1357      1453      1491      1546      1542 
total reads: 249369
bank skew: 1575/1308 = 1.20
chip skew: 22896/22552 = 1.02
number of total write accesses:
dram[0]:       545       515       475       428       486       477       481       486       604       590       607       638       649       698       641       670 
dram[1]:       564       514       442       467       450       510       484       502       608       614       596       666       598       695       668       650 
dram[2]:       517       547       426       465       476       498       468       528       615       602       606       626       593       685       625       638 
dram[3]:       529       509       449       519       497       474       458       516       601       536       696       635       663       615       665       606 
dram[4]:       496       502       446       536       506       482       527       520       605       574       661       626       639       631       634       669 
dram[5]:       520       531       460       481       502       492       519       524       619       579       606       689       652       657       646       653 
dram[6]:       519       537       490       490       459       488       541       535       611       583       667       607       642       686       682       648 
dram[7]:       505       515       498       468       495       515       496       497       612       594       637       636       625       620       670       649 
dram[8]:       516       489       471       487       471       420       487       496       597       618       660       609       964       613       625       644 
dram[9]:       500       492       447       458       533       488       501       502       606       637       608       608       629       632       648       669 
dram[10]:       525       522       450       470       454       456       488       466       611       601       621       649       617       668       693       659 
total reads: 99377
bank skew: 964/420 = 2.30
chip skew: 9185/8915 = 1.03
average mf latency per bank:
dram[0]:      52531     55614     51185     52153     43629     44281     42289     42419     38614     40212     39704     36594     36634     35891     36398     36138
dram[1]:      52203     55515     51719     51331     45737     43467     41356     40410     40014     38603     38688     35875     39620     37379     35223     36937
dram[2]:      53407     54424     51312     50898     45793     43561     41872     39920     38370     38686     38003     37308     38526     36207     37015     36209
dram[3]:      54088     55816     50285     48197     44568     45758     41435     42196     37575     40024     35090     36696     37121     37667     35820     37563
dram[4]:      56135     54911     51669     47955     45032     43486     40077     39965     39924     39659     36529     37103     37768     38493     36799     35845
dram[5]:      52454     53872     50554     49032     43168     44322     41353     39493     38027     37649     38050     36329     37070     36913     36686     35310
dram[6]:      54019     53566     49347     49352     45214     44331     39530     41062     39321     38862     35609     37066     36708     36078     35018     36243
dram[7]:      54846     53014     49569     50193     44566     44072     40103     40551     37655     37443     36475     37747     36672     37657     35316     36315
dram[8]:      53767     56417     47575     49168     46410     45553     41410     42095     38677     38317     36894     39095     36363     37703     36108     36578
dram[9]:      57013     55045     49667     50051     43472     43859     40960     42100     38495     37324     38078     38691     35573     37145     37099     35646
dram[10]:      53750     53899     50620     50650     45089     45626     41590     41657     38541     40390     37307     37121     38166     36776     35441     36656
maximum mf latency per bank:
dram[0]:     309694    309700    309691    309724    309744    309756    309549    309606    275707    261383    317815    317837    309631    309672    309606    309673
dram[1]:     309701    309736    309825    309706    309782    309783    260018    309530    274565    261516    317803    317830    309664    309634    309748    309770
dram[2]:     309625    309689    309691    309697    309695    309707    309508    309513    256305    273313    317808    317820    309612    309618    309694    309627
dram[3]:     309637    309639    309604    309648    309673    309684    309637    309546    272394    256675    317802    317844    309595    309495    309640    309669
dram[4]:     309755    309588    309684    309678    309618    309532    309535    309577    276377    262160    317819    317813    309615    309683    309701    309730
dram[5]:     309609    309732    309655    309778    309676    309690    309584    309626    273877    256345    317797    317824    309613    309648    309695    309617
dram[6]:     309693    309669    309725    309663    309544    309677    309636    309739    273002    272523    265084    317814    309613    309617    309643    309684
dram[7]:     309692    309700    309691    309714    309632    309722    309624    309525    274507    274609    317793    317802    309570    309590    309672    309646
dram[8]:     309677    309736    309720    309772    309717    309553    309554    309499    274583    256245    317799    317854    309615    309650    309695    309704
dram[9]:     309723    309556    309665    309722    309608    309613    309526    276225    276321    274963    317843    317906    309664    309667    309710    309719
dram[10]:     309716    309686    309706    309719    309501    309659    274607    309564    274614    274557    317813    317835    309615    309674    309673    309685
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11954690 n_nop=11821696 n_act=10563 n_pre=10547 n_req=31652 n_rd=90648 n_write=21236 bw_util=0.01872
n_activity=454316 dram_eff=0.4925
bk0: 5780a 11850042i bk1: 5656a 11853637i bk2: 5388a 11862546i bk3: 5364a 11867926i bk4: 5512a 11855021i bk5: 5596a 11854281i bk6: 5592a 11862420i bk7: 5592a 11859177i bk8: 5420a 11857435i bk9: 5520a 11854597i bk10: 5376a 11861315i bk11: 5436a 11852006i bk12: 6032a 11852807i bk13: 6132a 11841742i bk14: 6036a 11849029i bk15: 6216a 11846065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.425138
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11954690 n_nop=11821804 n_act=10547 n_pre=10531 n_req=31657 n_rd=90516 n_write=21292 bw_util=0.01871
n_activity=450518 dram_eff=0.4964
bk0: 5904a 11850367i bk1: 5844a 11851802i bk2: 5312a 11861876i bk3: 5364a 11865050i bk4: 5432a 11863635i bk5: 5576a 11854884i bk6: 5524a 11860875i bk7: 5612a 11858979i bk8: 5496a 11857028i bk9: 5468a 11850263i bk10: 5292a 11854391i bk11: 5544a 11849560i bk12: 5668a 11852436i bk13: 6016a 11849458i bk14: 6260a 11846318i bk15: 6204a 11843712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.42216
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11954690 n_nop=11821660 n_act=10569 n_pre=10553 n_req=31613 n_rd=90792 n_write=21116 bw_util=0.01872
n_activity=452040 dram_eff=0.4951
bk0: 5780a 11854246i bk1: 5748a 11849461i bk2: 5284a 11868115i bk3: 5372a 11860819i bk4: 5500a 11858114i bk5: 5596a 11853952i bk6: 5516a 11861546i bk7: 5768a 11856535i bk8: 5480a 11848463i bk9: 5588a 11851121i bk10: 5488a 11853694i bk11: 5520a 11853766i bk12: 5780a 11853937i bk13: 6124a 11847071i bk14: 6036a 11849661i bk15: 6212a 11844748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.425367
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11954690 n_nop=11821542 n_act=10685 n_pre=10669 n_req=31610 n_rd=90568 n_write=21226 bw_util=0.0187
n_activity=455158 dram_eff=0.4912
bk0: 5828a 11854711i bk1: 5696a 11855146i bk2: 5440a 11865944i bk3: 5480a 11859862i bk4: 5600a 11857765i bk5: 5392a 11860126i bk6: 5540a 11861381i bk7: 5576a 11856350i bk8: 5456a 11855692i bk9: 5376a 11859044i bk10: 5672a 11854078i bk11: 5524a 11853352i bk12: 5980a 11850683i bk13: 5852a 11850399i bk14: 6124a 11848206i bk15: 6032a 11845915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.419191
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11954690 n_nop=11821431 n_act=10632 n_pre=10616 n_req=31707 n_rd=90612 n_write=21399 bw_util=0.01874
n_activity=454288 dram_eff=0.4931
bk0: 5760a 11851767i bk1: 5652a 11855743i bk2: 5328a 11869020i bk3: 5612a 11856502i bk4: 5512a 11851136i bk5: 5492a 11859239i bk6: 5576a 11860751i bk7: 5564a 11856219i bk8: 5456a 11848256i bk9: 5436a 11852386i bk10: 5540a 11852993i bk11: 5504a 11852429i bk12: 5924a 11849907i bk13: 5824a 11847024i bk14: 6196a 11850352i bk15: 6236a 11842064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.423155
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11954690 n_nop=11821193 n_act=10620 n_pre=10604 n_req=31816 n_rd=90744 n_write=21529 bw_util=0.01878
n_activity=456930 dram_eff=0.4914
bk0: 5756a 11853999i bk1: 5712a 11852511i bk2: 5372a 11867366i bk3: 5456a 11861563i bk4: 5472a 11858871i bk5: 5472a 11856673i bk6: 5620a 11859955i bk7: 5708a 11855890i bk8: 5532a 11853303i bk9: 5332a 11854295i bk10: 5348a 11861803i bk11: 5552a 11847485i bk12: 5936a 11848656i bk13: 5968a 11850205i bk14: 6208a 11850192i bk15: 6300a 11847456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.422247
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11954690 n_nop=11819857 n_act=10815 n_pre=10799 n_req=32081 n_rd=91584 n_write=21635 bw_util=0.01894
n_activity=462866 dram_eff=0.4892
bk0: 5880a 11855120i bk1: 5832a 11849965i bk2: 5508a 11863570i bk3: 5444a 11857934i bk4: 5320a 11859454i bk5: 5404a 11855003i bk6: 5788a 11853855i bk7: 5800a 11850586i bk8: 5496a 11858265i bk9: 5468a 11853034i bk10: 5640a 11850313i bk11: 5548a 11853532i bk12: 5992a 11847778i bk13: 6060a 11845261i bk14: 6212a 11843702i bk15: 6192a 11842644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424013
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11954690 n_nop=11820927 n_act=10686 n_pre=10670 n_req=31776 n_rd=90976 n_write=21431 bw_util=0.01881
n_activity=453031 dram_eff=0.4962
bk0: 5640a 11855696i bk1: 5720a 11853507i bk2: 5584a 11863801i bk3: 5380a 11863878i bk4: 5572a 11857098i bk5: 5592a 11857747i bk6: 5572a 11856599i bk7: 5640a 11858037i bk8: 5548a 11851347i bk9: 5524a 11852688i bk10: 5524a 11852419i bk11: 5508a 11850817i bk12: 5944a 11849024i bk13: 5840a 11851415i bk14: 6300a 11844640i bk15: 6088a 11846423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.422674
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11954690 n_nop=11821889 n_act=10517 n_pre=10501 n_req=31782 n_rd=90460 n_write=21323 bw_util=0.0187
n_activity=454689 dram_eff=0.4917
bk0: 5752a 11856240i bk1: 5688a 11856943i bk2: 5480a 11866196i bk3: 5480a 11859235i bk4: 5464a 11860940i bk5: 5272a 11859178i bk6: 5516a 11861621i bk7: 5688a 11857855i bk8: 5516a 11852884i bk9: 5504a 11855323i bk10: 5568a 11850880i bk11: 5352a 11852609i bk12: 6016a 11849019i bk13: 5904a 11852758i bk14: 6164a 11848330i bk15: 6096a 11845815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413031
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11954690 n_nop=11822345 n_act=10485 n_pre=10469 n_req=31510 n_rd=90208 n_write=21183 bw_util=0.01864
n_activity=450395 dram_eff=0.4946
bk0: 5712a 11854675i bk1: 5668a 11857927i bk2: 5280a 11867537i bk3: 5232a 11863725i bk4: 5572a 11853954i bk5: 5532a 11861424i bk6: 5644a 11854437i bk7: 5608a 11855427i bk8: 5360a 11854557i bk9: 5516a 11854795i bk10: 5452a 11858786i bk11: 5424a 11855641i bk12: 5992a 11852488i bk13: 5936a 11847304i bk14: 6140a 11851552i bk15: 6140a 11848016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.423289
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11954690 n_nop=11822236 n_act=10525 n_pre=10509 n_req=31542 n_rd=90368 n_write=21052 bw_util=0.01864
n_activity=451422 dram_eff=0.4936
bk0: 5780a 11853217i bk1: 5744a 11854563i bk2: 5340a 11863870i bk3: 5508a 11863429i bk4: 5412a 11861389i bk5: 5388a 11857792i bk6: 5664a 11861548i bk7: 5628a 11859249i bk8: 5388a 11862383i bk9: 5492a 11855920i bk10: 5468a 11854150i bk11: 5428a 11852183i bk12: 5812a 11852273i bk13: 5964a 11849613i bk14: 6184a 11845072i bk15: 6168a 11848733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.420554

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11284, Miss_rate = 0.055, Pending_hits = 2033, Reservation_fails = 29
L2_cache_bank[1]: Access = 205937, Miss = 11378, Miss_rate = 0.055, Pending_hits = 2027, Reservation_fails = 22
L2_cache_bank[2]: Access = 205029, Miss = 11222, Miss_rate = 0.055, Pending_hits = 2024, Reservation_fails = 29
L2_cache_bank[3]: Access = 205636, Miss = 11407, Miss_rate = 0.055, Pending_hits = 2076, Reservation_fails = 34
L2_cache_bank[4]: Access = 205010, Miss = 11216, Miss_rate = 0.055, Pending_hits = 1959, Reservation_fails = 31
L2_cache_bank[5]: Access = 206107, Miss = 11482, Miss_rate = 0.056, Pending_hits = 2021, Reservation_fails = 36
L2_cache_bank[6]: Access = 206240, Miss = 11410, Miss_rate = 0.055, Pending_hits = 2057, Reservation_fails = 33
L2_cache_bank[7]: Access = 205089, Miss = 11232, Miss_rate = 0.055, Pending_hits = 2001, Reservation_fails = 29
L2_cache_bank[8]: Access = 205876, Miss = 11323, Miss_rate = 0.055, Pending_hits = 2070, Reservation_fails = 35
L2_cache_bank[9]: Access = 205691, Miss = 11330, Miss_rate = 0.055, Pending_hits = 2012, Reservation_fails = 21
L2_cache_bank[10]: Access = 205863, Miss = 11311, Miss_rate = 0.055, Pending_hits = 2009, Reservation_fails = 41
L2_cache_bank[11]: Access = 205901, Miss = 11375, Miss_rate = 0.055, Pending_hits = 2090, Reservation_fails = 26
L2_cache_bank[12]: Access = 206031, Miss = 11459, Miss_rate = 0.056, Pending_hits = 2016, Reservation_fails = 29
L2_cache_bank[13]: Access = 206398, Miss = 11437, Miss_rate = 0.055, Pending_hits = 2038, Reservation_fails = 38
L2_cache_bank[14]: Access = 205748, Miss = 11421, Miss_rate = 0.056, Pending_hits = 1978, Reservation_fails = 22
L2_cache_bank[15]: Access = 206195, Miss = 11323, Miss_rate = 0.055, Pending_hits = 2020, Reservation_fails = 34
L2_cache_bank[16]: Access = 240327, Miss = 11369, Miss_rate = 0.047, Pending_hits = 2285, Reservation_fails = 12
L2_cache_bank[17]: Access = 205364, Miss = 11246, Miss_rate = 0.055, Pending_hits = 1975, Reservation_fails = 18
L2_cache_bank[18]: Access = 204106, Miss = 11288, Miss_rate = 0.055, Pending_hits = 1963, Reservation_fails = 34
L2_cache_bank[19]: Access = 203935, Miss = 11264, Miss_rate = 0.055, Pending_hits = 2005, Reservation_fails = 28
L2_cache_bank[20]: Access = 203542, Miss = 11262, Miss_rate = 0.055, Pending_hits = 2017, Reservation_fails = 24
L2_cache_bank[21]: Access = 204790, Miss = 11330, Miss_rate = 0.055, Pending_hits = 2050, Reservation_fails = 26
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 249369
L2_total_cache_miss_rate = 0.0548
L2_total_cache_pending_hits = 44726
L2_total_cache_reservation_fails = 631
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3148526
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35262
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 204311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1110742
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9316
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 622
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 71.9523
	minimum = 6
	maximum = 814
Network latency average = 39.5505
	minimum = 6
	maximum = 563
Slowest packet = 9050371
Flit latency average = 45.9882
	minimum = 6
	maximum = 563
Slowest flit = 15631108
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0226062
	minimum = 0.0184788 (at node 9)
	maximum = 0.122891 (at node 44)
Accepted packet rate average = 0.0226062
	minimum = 0.0184788 (at node 9)
	maximum = 0.122891 (at node 44)
Injected flit rate average = 0.0339093
	minimum = 0.027699 (at node 37)
	maximum = 0.130003 (at node 44)
Accepted flit rate average= 0.0339093
	minimum = 0.0236927 (at node 9)
	maximum = 0.238671 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.4444 (18 samples)
	minimum = 6 (18 samples)
	maximum = 518.722 (18 samples)
Network latency average = 21.646 (18 samples)
	minimum = 6 (18 samples)
	maximum = 383.5 (18 samples)
Flit latency average = 22.785 (18 samples)
	minimum = 6 (18 samples)
	maximum = 382.833 (18 samples)
Fragmentation average = 0.00576155 (18 samples)
	minimum = 0 (18 samples)
	maximum = 84.2222 (18 samples)
Injected packet rate average = 0.0210714 (18 samples)
	minimum = 0.0172628 (18 samples)
	maximum = 0.0664809 (18 samples)
Accepted packet rate average = 0.0210714 (18 samples)
	minimum = 0.0172628 (18 samples)
	maximum = 0.0664809 (18 samples)
Injected flit rate average = 0.0326116 (18 samples)
	minimum = 0.0215443 (18 samples)
	maximum = 0.0843125 (18 samples)
Accepted flit rate average = 0.0326116 (18 samples)
	minimum = 0.0241227 (18 samples)
	maximum = 0.12431 (18 samples)
Injected packet size average = 1.54767 (18 samples)
Accepted packet size average = 1.54767 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 25 min, 31 sec (8731 sec)
gpgpu_simulation_rate = 13266 (inst/sec)
gpgpu_simulation_rate = 1200 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 1534014
gpu_sim_insn = 5569050
gpu_ipc =       3.6304
gpu_tot_sim_cycle = 12241204
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =       9.9173
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 2919401
gpu_stall_icnt2sh    = 11366682
partiton_reqs_in_parallel = 33747821
partiton_reqs_in_parallel_total    = 138720518
partiton_level_parallism =      21.9997
partiton_level_parallism_total  =      14.0892
partiton_reqs_in_parallel_util = 33747821
partiton_reqs_in_parallel_util_total    = 138720518
gpu_sim_cycle_parition_util = 1534014
gpu_tot_sim_cycle_parition_util    = 6432178
partiton_level_parallism_util =      21.9997
partiton_level_parallism_util_total  =      21.6500
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =       5.9278 GB/Sec
L2_BW_total  =      36.0000 GB/Sec
gpu_total_sim_rate=11945

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023124
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6882, 6976, 6860, 7435, 7013, 7112, 7254, 6524, 6899, 6653, 6486, 6698, 7050, 8006, 6992, 7548, 7133, 5937, 6351, 5714, 6848, 6710, 5976, 6508, 6656, 6619, 6716, 6460, 7342, 6076, 6608, 6182, 5985, 5655, 6113, 5885, 5996, 5853, 5971, 5642, 6115, 6050, 5552, 6601, 5698, 5996, 5752, 5755, 5564, 4873, 5416, 5408, 4962, 5417, 5063, 4572, 4940, 5270, 5039, 5238, 5297, 5375, 5477, 4674, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 11111949
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10952419
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 154644
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11760957	W0_Idle:148491420	W0_Scoreboard:276166903	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1605 
maxdqlatency = 0 
maxmflatency = 317906 
averagemflatency = 3332 
max_icnt2mem_latency = 317561 
max_icnt2sh_latency = 12238814 
mrq_lat_table:156355 	4776 	6647 	38580 	24001 	22092 	31169 	38394 	33986 	10296 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3525621 	901121 	43634 	17866 	8487 	5883 	24673 	18543 	13618 	41916 	46042 	1770 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	1342859 	307030 	1305710 	620626 	435531 	406479 	55289 	8845 	8251 	6493 	5980 	24619 	18461 	13987 	41389 	46096 	1692 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	950338 	789199 	1389363 	293203 	53888 	2718 	2 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	527 	33116 	908572 	228147 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3352 	363 	141 	91 	93 	118 	114 	107 	81 	68 	39 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        43        29        50        24        16        16        17        50        50        72        74        59        53        49        46 
dram[1]:        40        47        31        45        23        17        17        16        50        41        73        73        61        60        49        34 
dram[2]:        46        42        54        45        23        17        16        16        50        50        71        74        55        57        42        45 
dram[3]:        45        42        45        47        20        16        16        16        50        50        72        72        63        58        46        46 
dram[4]:        46        44        48        47        19        16        16        16        50        50        69        60        55        51        54        49 
dram[5]:        45        45        43        47        22        22        23        16        50        50        70        59        53        57        48        45 
dram[6]:        48        49        39        54        18        22        17        16        50        50        67        71        51        61        52        50 
dram[7]:        31        49        42        41        24        24        18        16        50        50        71        73        50        50        45        45 
dram[8]:        45        47        42        42        24        16        17        16        50        50        68        70        83        41        48        49 
dram[9]:        47        45        50        38        26        26        16        16        55        55        53        72        49        54        39        46 
dram[10]:        45        45        32        57        17        19        16        16        55        55        70        72        51        59        52        54 
maximum service time to same row:
dram[0]:    372054    372051    371902    372045    371504    319556    398507    370896    371278    432780    396714    371924    334023    328589    384319    322066 
dram[1]:    371832    372049    322099    436244    332597    371489    398949    398948    437581    398923    320084    326761    328669    371435    322097    459633 
dram[2]:    429759    372043    371900    371964    371996    371990    397668    371327    320461    398057    318976    330628    317250    392273    324118    460768 
dram[3]:    371842    372039    371959    351683    315252    371882    355794    398938    371915    372032    462036    461045    320986    321989    460921    316329 
dram[4]:    318935    372020    322128    351570    371486    319549    371492    398930    322667    398942    319304    447525    383077    318924    309490    322106 
dram[5]:    372033    372009    425200    398920    371297    319659    398728    398708    371850    372098    292821    328636    318282    319301    322548    309463 
dram[6]:    371954    372045    259053    371982    356812    318277    319532    371498    372052    398921    285263    334003    422621    332727    334012    309469 
dram[7]:    372077    372046    351681    371818    371305    398854    398828    398918    410460    462103    285909    320483    327253    436275    334016    398831 
dram[8]:    371936    372025    318791    371935    371484    318737    398925    398921    398731    459685    461728    253065    319099    394236    309453    309468 
dram[9]:    322058    370860    346476    516220    356717    322256    398741    398937    458441    320590    333333    326288    333975    328194    325051    309470 
dram[10]:    372053    372047    357713    394484    398807    319567    371497    305197    398783    371482    334020    329326    334015    329642    334001    459120 
average row accesses per activate:
dram[0]:  2.779100  2.926407  3.322917  3.506591  2.813124  2.950966  2.747222  2.809591  2.852210  2.914894  3.154083  3.075912  3.132780  3.000000  2.823899  2.916250 
dram[1]:  2.833773  2.857931  3.354204  3.245283  2.920852  2.762036  2.915555  2.677763  2.985673  3.035139  3.166927  3.135569  3.062229  3.050599  2.890683  2.833129 
dram[2]:  2.888579  2.824324  3.306452  3.316434  2.960725  2.794908  2.753156  2.787838  2.892758  2.921569  3.114458  3.102790  3.071023  3.040682  2.871827  2.936937 
dram[3]:  2.815612  2.848101  3.420108  3.096573  2.809322  2.770563  2.837956  2.717185  2.924264  2.931548  3.041209  3.070175  2.975000  2.997230  2.892365  2.868217 
dram[4]:  2.847978  2.834512  3.272251  3.289176  2.785915  2.802009  2.708223  2.806180  2.948791  2.871650  3.153509  3.123145  3.157969  3.017857  2.821429  2.818955 
dram[5]:  2.821674  2.767978  3.194586  3.335652  2.888889  2.883041  2.778386  2.821183  3.124814  2.915205  3.288000  3.077904  2.960578  2.990741  2.824969  2.988476 
dram[6]:  2.853061  2.992908  3.347973  3.336752  2.817778  2.769671  2.813172  2.743155  3.101770  2.994211  3.008197  3.067153  2.846835  3.019634  2.766234  2.762936 
dram[7]:  2.780690  2.972384  3.271215  3.181818  2.681140  2.858357  2.853026  2.833333  2.809333  2.861644  3.050505  3.253067  2.958389  3.103597  2.885468  2.879899 
dram[8]:  2.863319  2.960236  3.276923  3.416813  2.790462  2.739130  2.746518  2.700000  2.917251  2.966006  3.132548  3.215071  3.456022  3.005472  2.849176  2.990814 
dram[9]:  2.845188  2.968704  3.275923  3.294849  2.830320  2.877372  2.754076  2.841360  2.864714  3.054755  3.087537  3.174114  3.006757  3.068681  2.912436  2.907828 
dram[10]:  2.814208  2.846154  3.395307  3.426288  2.799410  2.821162  2.746269  2.817003  2.985611  3.110945  3.097778  3.017266  2.962111  3.009358  2.888480  2.929847 
average row locality = 366577/123880 = 2.959130
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1544      1504      1427      1427      1466      1494      1482      1489      1435      1447      1422      1442      1601      1621      1595      1645 
dram[1]:      1575      1544      1421      1414      1449      1477      1465      1489      1451      1440      1409      1467      1505      1585      1647      1647 
dram[2]:      1546      1534      1409      1421      1460      1467      1474      1523      1442      1464      1440      1464      1553      1621      1614      1631 
dram[3]:      1554      1507      1448      1459      1476      1433      1468      1473      1457      1418      1499      1448      1584      1537      1628      1600 
dram[4]:      1537      1492      1416      1492      1459      1455      1493      1461      1442      1441      1468      1452      1575      1549      1638      1644 
dram[5]:      1527      1500      1418      1433      1457      1461      1492      1508      1465      1399      1428      1467      1582      1587      1643      1667 
dram[6]:      1563      1566      1478      1452      1422      1434      1532      1549      1466      1458      1500      1473      1583      1604      1640      1634 
dram[7]:      1495      1517      1457      1445      1467      1488      1463      1505      1474      1465      1461      1456      1567      1529      1657      1613 
dram[8]:      1526      1512      1437      1451      1448      1397      1472      1504      1463      1452      1455      1419      1583      1568      1611      1624 
dram[9]:      1527      1494      1406      1390      1481      1467      1503      1487      1427      1460      1447      1435      1581      1583      1631      1621 
dram[10]:      1522      1539      1424      1451      1430      1425      1514      1475      1439      1449      1450      1427      1552      1572      1644      1625 
total reads: 264339
bank skew: 1667/1390 = 1.20
chip skew: 24354/23922 = 1.02
number of total write accesses:
dram[0]:       557       524       487       435       506       492       496       503       630       608       625       665       664       713       650       688 
dram[1]:       573       528       454       478       470       531       503       522       633       633       621       684       611       706       680       662 
dram[2]:       528       556       436       476       500       509       489       540       635       622       628       649       609       696       649       651 
dram[3]:       538       518       457       529       513       487       476       535       628       552       715       652       677       627       683       620 
dram[4]:       505       512       459       544       519       498       549       537       631       595       689       653       664       648       653       676 
dram[5]:       530       540       470       485       519       511       539       543       638       595       627       706       671       674       665       667 
dram[6]:       534       544       504       500       480       502       561       555       637       611       702       628       666       703       703       662 
dram[7]:       521       528       509       480       509       530       517       518       633       624       653       665       637       628       686       665 
dram[8]:       527       498       480       500       483       430       500       521       617       642       672       629       971       629       637       655 
dram[9]:       513       498       458       465       554       504       524       519       627       660       634       625       644       651       664       682 
dram[10]:       538       533       457       478       468       468       510       480       636       626       641       670       637       679       713       672 
total reads: 102238
bank skew: 971/430 = 2.26
chip skew: 9492/9173 = 1.03
average mf latency per bank:
dram[0]:      52039     55604     50753     52665     43125     44399     42620     42402     38589     40665     39659     36607     36240     36437     36818     36898
dram[1]:      52336     54767     50901     51626     45428     43350     41916     40724     39833     38870     39146     36557     39777     37243     36487     37794
dram[2]:      53352     54502     51003     50447     45300     44041     42157     39893     38068     38641     38337     37547     38629     36491     38193     36792
dram[3]:      53337     55285     49961     48013     44703     45644     41412     42159     37471     40032     35040     36661     37293     37810     36180     38497
dram[4]:      55347     54290     51048     48174     45144     43576     40216     39939     39630     40026     36918     37225     37898     38482     37147     36487
dram[5]:      51684     53704     50762     49456     42895     44001     41372     39700     38098     37140     38460     36089     36882     37294     37352     36139
dram[6]:      53186     53107     48958     48937     45557     44466     40182     41041     39294     38809     36310     38164     36269     37032     35934     36924
dram[7]:      54558     52604     49206     49459     44135     43734     40402     41406     37672     37460     37140     38155     37258     38110     35261     36722
dram[8]:      53475     55678     47358     48554     46150     45384     42302     41676     38318     38613     37280     40006     36468     38300     36562     37353
dram[9]:      56432     54778     49650     49317     43517     43033     41081     41899     38426     37754     38230     38704     36066     37416     37064     36174
dram[10]:      53487     53772     50392     50215     44577     45499     41387     41800     38824     39885     37448     36791     38388     36730     36265     37830
maximum mf latency per bank:
dram[0]:     309694    309700    309691    309724    309744    309756    309549    309606    295567    295466    317815    317837    309631    309672    309606    309673
dram[1]:     309701    309736    309825    309706    309782    309783    295636    309530    295528    295509    317803    317830    309664    309634    309748    309770
dram[2]:     309625    309689    309691    309697    309695    309707    309508    309513    295484    295509    317808    317820    309612    309618    309694    309627
dram[3]:     309637    309639    309604    309648    309673    309684    309637    309546    295492    295499    317802    317844    309595    309495    309640    309669
dram[4]:     309755    309588    309684    309678    309618    309532    309535    309577    295480    295563    317819    317813    309615    309683    309701    309730
dram[5]:     309609    309732    309655    309778    309676    309690    309584    309626    295564    295378    317797    317824    309613    309648    309695    309617
dram[6]:     309693    309669    309725    309663    309544    309677    309636    309739    295498    295453    295507    317814    309613    309617    309643    309684
dram[7]:     309692    309700    309691    309714    309632    309722    309624    309525    295367    295571    317793    317802    309570    309590    309672    309646
dram[8]:     309677    309736    309720    309772    309717    309553    309554    309499    295566    290513    317799    317854    309615    309650    309695    309704
dram[9]:     309723    309556    309665    309722    309608    309613    309526    290199    295555    295427    317843    317906    309664    309667    309710    309719
dram[10]:     309716    309686    309706    309719    309501    309659    295694    309564    295580    295707    317813    317835    309615    309674    309673    309685
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14803128 n_nop=14662294 n_act=11219 n_pre=11203 n_req=33284 n_rd=96164 n_write=22248 bw_util=0.016
n_activity=473898 dram_eff=0.4997
bk0: 6176a 14692565i bk1: 6016a 14696643i bk2: 5708a 14705525i bk3: 5708a 14710848i bk4: 5864a 14696851i bk5: 5976a 14695575i bk6: 5928a 14704729i bk7: 5956a 14701557i bk8: 5740a 14698679i bk9: 5788a 14695712i bk10: 5688a 14703607i bk11: 5768a 14692353i bk12: 6404a 14694658i bk13: 6484a 14683127i bk14: 6380a 14690792i bk15: 6580a 14687607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357155
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14803128 n_nop=14662458 n_act=11205 n_pre=11189 n_req=33274 n_rd=95940 n_write=22336 bw_util=0.01598
n_activity=468740 dram_eff=0.5047
bk0: 6300a 14692578i bk1: 6176a 14693569i bk2: 5684a 14704718i bk3: 5656a 14708076i bk4: 5796a 14705039i bk5: 5908a 14695178i bk6: 5860a 14702564i bk7: 5956a 14701137i bk8: 5804a 14697993i bk9: 5760a 14691042i bk10: 5636a 14694744i bk11: 5868a 14691595i bk12: 6020a 14693897i bk13: 6340a 14692581i bk14: 6588a 14689796i bk15: 6588a 14687227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353617
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14803128 n_nop=14662311 n_act=11218 n_pre=11202 n_req=33236 n_rd=96252 n_write=22145 bw_util=0.016
n_activity=471187 dram_eff=0.5025
bk0: 6184a 14696482i bk1: 6136a 14692008i bk2: 5636a 14710222i bk3: 5684a 14703554i bk4: 5840a 14699196i bk5: 5868a 14697109i bk6: 5896a 14704264i bk7: 6092a 14699191i bk8: 5768a 14690020i bk9: 5856a 14692604i bk10: 5760a 14694926i bk11: 5856a 14695685i bk12: 6212a 14696492i bk13: 6484a 14689352i bk14: 6456a 14690797i bk15: 6524a 14687333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357426
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14803128 n_nop=14662346 n_act=11330 n_pre=11314 n_req=33196 n_rd=95956 n_write=22182 bw_util=0.01596
n_activity=473772 dram_eff=0.4987
bk0: 6216a 14698111i bk1: 6028a 14697941i bk2: 5792a 14709359i bk3: 5836a 14702718i bk4: 5904a 14700465i bk5: 5732a 14702597i bk6: 5872a 14704431i bk7: 5892a 14698528i bk8: 5828a 14696617i bk9: 5672a 14701139i bk10: 5996a 14696164i bk11: 5792a 14695719i bk12: 6336a 14693458i bk13: 6148a 14693745i bk14: 6512a 14690281i bk15: 6400a 14689194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350785
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14803128 n_nop=14661915 n_act=11331 n_pre=11315 n_req=33346 n_rd=96056 n_write=22511 bw_util=0.01602
n_activity=473845 dram_eff=0.5004
bk0: 6148a 14694970i bk1: 5968a 14698598i bk2: 5664a 14712280i bk3: 5968a 14700089i bk4: 5836a 14693920i bk5: 5820a 14700814i bk6: 5972a 14702784i bk7: 5844a 14699713i bk8: 5768a 14689392i bk9: 5764a 14693591i bk10: 5872a 14693696i bk11: 5808a 14693472i bk12: 6300a 14690445i bk13: 6196a 14688339i bk14: 6552a 14692989i bk15: 6576a 14685454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353754
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14803128 n_nop=14661957 n_act=11261 n_pre=11245 n_req=33414 n_rd=96136 n_write=22529 bw_util=0.01603
n_activity=475864 dram_eff=0.4987
bk0: 6108a 14698223i bk1: 6000a 14695874i bk2: 5672a 14710525i bk3: 5732a 14705928i bk4: 5828a 14700469i bk5: 5844a 14698217i bk6: 5968a 14701858i bk7: 6032a 14697618i bk8: 5860a 14695135i bk9: 5596a 14696610i bk10: 5712a 14703781i bk11: 5868a 14690595i bk12: 6328a 14690690i bk13: 6348a 14692117i bk14: 6572a 14691906i bk15: 6668a 14689999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353767
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14803128 n_nop=14659825 n_act=11520 n_pre=11504 n_req=33846 n_rd=97416 n_write=22863 bw_util=0.01625
n_activity=483686 dram_eff=0.4973
bk0: 6252a 14697482i bk1: 6264a 14693642i bk2: 5912a 14705511i bk3: 5808a 14700482i bk4: 5688a 14700878i bk5: 5736a 14696730i bk6: 6128a 14696038i bk7: 6196a 14692367i bk8: 5864a 14699089i bk9: 5832a 14694005i bk10: 6000a 14690338i bk11: 5892a 14694341i bk12: 6332a 14688873i bk13: 6416a 14685956i bk14: 6560a 14685512i bk15: 6536a 14685407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359139
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14803128 n_nop=14661717 n_act=11338 n_pre=11322 n_req=33362 n_rd=96236 n_write=22515 bw_util=0.01604
n_activity=471889 dram_eff=0.5033
bk0: 5980a 14698074i bk1: 6068a 14695390i bk2: 5828a 14706567i bk3: 5780a 14706528i bk4: 5868a 14700113i bk5: 5952a 14700165i bk6: 5852a 14698006i bk7: 6020a 14699993i bk8: 5896a 14693349i bk9: 5860a 14692899i bk10: 5844a 14695577i bk11: 5824a 14690867i bk12: 6268a 14692424i bk13: 6116a 14694326i bk14: 6628a 14687107i bk15: 6452a 14688927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356187
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14803128 n_nop=14662967 n_act=11135 n_pre=11119 n_req=33313 n_rd=95688 n_write=22219 bw_util=0.01593
n_activity=472919 dram_eff=0.4986
bk0: 6104a 14699194i bk1: 6048a 14700036i bk2: 5748a 14709747i bk3: 5804a 14701380i bk4: 5792a 14703830i bk5: 5588a 14702754i bk6: 5888a 14704641i bk7: 6016a 14699117i bk8: 5852a 14694377i bk9: 5808a 14696425i bk10: 5820a 14694750i bk11: 5676a 14694136i bk12: 6332a 14692422i bk13: 6272a 14693853i bk14: 6444a 14691774i bk15: 6496a 14689148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345819
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14803128 n_nop=14662852 n_act=11148 n_pre=11132 n_req=33162 n_rd=95760 n_write=22236 bw_util=0.01594
n_activity=469926 dram_eff=0.5022
bk0: 6108a 14697329i bk1: 5976a 14701660i bk2: 5624a 14709414i bk3: 5560a 14706803i bk4: 5924a 14694785i bk5: 5868a 14702797i bk6: 6012a 14695107i bk7: 5948a 14696545i bk8: 5708a 14695506i bk9: 5840a 14695076i bk10: 5788a 14699778i bk11: 5740a 14697764i bk12: 6324a 14694991i bk13: 6332a 14688276i bk14: 6524a 14693038i bk15: 6484a 14690612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358487
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14803128 n_nop=14662970 n_act=11176 n_pre=11160 n_req=33144 n_rd=95752 n_write=22070 bw_util=0.01592
n_activity=470138 dram_eff=0.5012
bk0: 6088a 14696269i bk1: 6156a 14698268i bk2: 5696a 14706701i bk3: 5804a 14706182i bk4: 5720a 14703433i bk5: 5700a 14700183i bk6: 6056a 14703337i bk7: 5900a 14702003i bk8: 5756a 14703580i bk9: 5796a 14696325i bk10: 5800a 14695953i bk11: 5708a 14693596i bk12: 6208a 14693738i bk13: 6288a 14692435i bk14: 6576a 14687628i bk15: 6500a 14691055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11972, Miss_rate = 0.057, Pending_hits = 2047, Reservation_fails = 29
L2_cache_bank[1]: Access = 210322, Miss = 12069, Miss_rate = 0.057, Pending_hits = 2040, Reservation_fails = 22
L2_cache_bank[2]: Access = 209466, Miss = 11922, Miss_rate = 0.057, Pending_hits = 2031, Reservation_fails = 29
L2_cache_bank[3]: Access = 209934, Miss = 12063, Miss_rate = 0.057, Pending_hits = 2084, Reservation_fails = 34
L2_cache_bank[4]: Access = 209540, Miss = 11938, Miss_rate = 0.057, Pending_hits = 1968, Reservation_fails = 31
L2_cache_bank[5]: Access = 210392, Miss = 12125, Miss_rate = 0.058, Pending_hits = 2028, Reservation_fails = 36
L2_cache_bank[6]: Access = 210689, Miss = 12114, Miss_rate = 0.057, Pending_hits = 2066, Reservation_fails = 33
L2_cache_bank[7]: Access = 209302, Miss = 11875, Miss_rate = 0.057, Pending_hits = 2009, Reservation_fails = 29
L2_cache_bank[8]: Access = 210327, Miss = 12028, Miss_rate = 0.057, Pending_hits = 2074, Reservation_fails = 35
L2_cache_bank[9]: Access = 209957, Miss = 11986, Miss_rate = 0.057, Pending_hits = 2019, Reservation_fails = 21
L2_cache_bank[10]: Access = 210261, Miss = 12012, Miss_rate = 0.057, Pending_hits = 2014, Reservation_fails = 41
L2_cache_bank[11]: Access = 210055, Miss = 12022, Miss_rate = 0.057, Pending_hits = 2091, Reservation_fails = 26
L2_cache_bank[12]: Access = 210465, Miss = 12184, Miss_rate = 0.058, Pending_hits = 2031, Reservation_fails = 29
L2_cache_bank[13]: Access = 210869, Miss = 12170, Miss_rate = 0.058, Pending_hits = 2043, Reservation_fails = 38
L2_cache_bank[14]: Access = 209940, Miss = 12041, Miss_rate = 0.057, Pending_hits = 1982, Reservation_fails = 22
L2_cache_bank[15]: Access = 210618, Miss = 12018, Miss_rate = 0.057, Pending_hits = 2032, Reservation_fails = 34
L2_cache_bank[16]: Access = 244634, Miss = 11995, Miss_rate = 0.049, Pending_hits = 2286, Reservation_fails = 12
L2_cache_bank[17]: Access = 209736, Miss = 11927, Miss_rate = 0.057, Pending_hits = 1984, Reservation_fails = 18
L2_cache_bank[18]: Access = 208560, Miss = 12003, Miss_rate = 0.058, Pending_hits = 1984, Reservation_fails = 34
L2_cache_bank[19]: Access = 208272, Miss = 11937, Miss_rate = 0.057, Pending_hits = 2005, Reservation_fails = 28
L2_cache_bank[20]: Access = 208064, Miss = 11975, Miss_rate = 0.058, Pending_hits = 2026, Reservation_fails = 24
L2_cache_bank[21]: Access = 209003, Miss = 11963, Miss_rate = 0.057, Pending_hits = 2052, Reservation_fails = 26
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 264339
L2_total_cache_miss_rate = 0.0569
L2_total_cache_pending_hits = 44896
L2_total_cache_reservation_fails = 631
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3223974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35431
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 219278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1116092
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9317
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 622
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.08716
	minimum = 6
	maximum = 70
Network latency average = 7.9505
	minimum = 6
	maximum = 59
Slowest packet = 9110195
Flit latency average = 7.45938
	minimum = 6
	maximum = 59
Slowest flit = 15985521
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00125081
	minimum = 0.000986628 (at node 20)
	maximum = 0.00147652 (at node 32)
Accepted packet rate average = 0.00125081
	minimum = 0.000986628 (at node 20)
	maximum = 0.00147652 (at node 32)
Injected flit rate average = 0.00194143
	minimum = 0.00104432 (at node 20)
	maximum = 0.00302442 (at node 32)
Accepted flit rate average= 0.00194143
	minimum = 0.00143154 (at node 39)
	maximum = 0.00251823 (at node 25)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.0045 (19 samples)
	minimum = 6 (19 samples)
	maximum = 495.105 (19 samples)
Network latency average = 20.9252 (19 samples)
	minimum = 6 (19 samples)
	maximum = 366.421 (19 samples)
Flit latency average = 21.9784 (19 samples)
	minimum = 6 (19 samples)
	maximum = 365.789 (19 samples)
Fragmentation average = 0.00545831 (19 samples)
	minimum = 0 (19 samples)
	maximum = 79.7895 (19 samples)
Injected packet rate average = 0.0200283 (19 samples)
	minimum = 0.0164062 (19 samples)
	maximum = 0.0630596 (19 samples)
Accepted packet rate average = 0.0200283 (19 samples)
	minimum = 0.0164062 (19 samples)
	maximum = 0.0630596 (19 samples)
Injected flit rate average = 0.0309974 (19 samples)
	minimum = 0.0204653 (19 samples)
	maximum = 0.0800341 (19 samples)
Accepted flit rate average = 0.0309974 (19 samples)
	minimum = 0.0229284 (19 samples)
	maximum = 0.117899 (19 samples)
Injected packet size average = 1.54768 (19 samples)
Accepted packet size average = 1.54768 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 49 min, 23 sec (10163 sec)
gpgpu_simulation_rate = 11945 (inst/sec)
gpgpu_simulation_rate = 1204 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 30597
gpu_sim_insn = 4446854
gpu_ipc =     145.3363
gpu_tot_sim_cycle = 12493951
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      10.0726
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 2919401
gpu_stall_icnt2sh    = 11367050
partiton_reqs_in_parallel = 673134
partiton_reqs_in_parallel_total    = 172468339
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.8580
partiton_reqs_in_parallel_util = 673134
partiton_reqs_in_parallel_util_total    = 172468339
gpu_sim_cycle_parition_util = 30597
gpu_tot_sim_cycle_parition_util    = 7966192
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6514
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =      25.3742 GB/Sec
L2_BW_total  =      35.3339 GB/Sec
gpu_total_sim_rate=12341

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104894
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7008, 7102, 6986, 7561, 7139, 7238, 7380, 6650, 7025, 6779, 6612, 6824, 7176, 8132, 7118, 7674, 7238, 6042, 6456, 5834, 6953, 6815, 6081, 6613, 6761, 6724, 6821, 6565, 7447, 6181, 6713, 6287, 6069, 5739, 6197, 5969, 6080, 5937, 6055, 5726, 6199, 6134, 5636, 6685, 5782, 6080, 5836, 5839, 5627, 4936, 5479, 5471, 5025, 5480, 5126, 4635, 5003, 5333, 5102, 5301, 5360, 5438, 5540, 4737, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 11111949
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10952419
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 154644
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11778962	W0_Idle:149990504	W0_Scoreboard:276234066	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1605 
maxdqlatency = 0 
maxmflatency = 317906 
averagemflatency = 3327 
max_icnt2mem_latency = 317561 
max_icnt2sh_latency = 12493950 
mrq_lat_table:156967 	4839 	6666 	38622 	24044 	22106 	31170 	38394 	33986 	10296 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3531859 	903070 	43634 	17866 	8487 	5884 	24676 	18543 	13618 	41916 	46042 	1770 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	1345064 	307219 	1305713 	620626 	441321 	406479 	55289 	8845 	8251 	6493 	5981 	24622 	18461 	13987 	41389 	46096 	1692 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	956888 	790640 	1389543 	293203 	53888 	2718 	2 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	527 	33116 	908572 	228167 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3358 	365 	141 	91 	93 	119 	115 	107 	81 	68 	39 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        43        29        50        24        16        16        17        50        50        72        74        59        53        49        46 
dram[1]:        40        47        31        45        23        17        17        16        50        41        73        73        61        60        49        34 
dram[2]:        46        42        54        45        23        17        16        16        50        50        71        74        55        57        42        45 
dram[3]:        45        42        45        47        20        16        16        16        50        50        72        72        63        58        46        46 
dram[4]:        46        44        48        47        19        16        16        16        50        50        69        60        55        51        54        49 
dram[5]:        45        45        43        47        22        22        23        16        50        50        70        59        53        57        48        45 
dram[6]:        48        49        39        54        18        22        17        16        50        50        67        71        51        61        52        50 
dram[7]:        31        49        42        41        24        24        18        16        50        50        71        73        50        50        45        45 
dram[8]:        45        47        42        42        24        16        17        16        50        50        68        70        83        41        48        49 
dram[9]:        47        45        50        38        26        26        16        16        55        55        53        72        49        54        39        46 
dram[10]:        45        45        32        57        17        19        16        16        55        55        70        72        51        59        52        54 
maximum service time to same row:
dram[0]:    372054    372051    371902    372045    371504    319556    398507    370896    371278    432780    396714    371924    334023    328589    384319    322066 
dram[1]:    371832    372049    322099    436244    332597    371489    398949    398948    437581    398923    320084    326761    328669    371435    322097    459633 
dram[2]:    429759    372043    371900    371964    371996    371990    397668    371327    320461    398057    318976    330628    317250    392273    324118    460768 
dram[3]:    371842    372039    371959    351683    315252    371882    355794    398938    371915    372032    462036    461045    320986    321989    460921    316329 
dram[4]:    318935    372020    322128    351570    371486    319549    371492    398930    322667    398942    319304    447525    383077    318924    309490    322106 
dram[5]:    372033    372009    425200    398920    371297    319659    398728    398708    371850    372098    292821    328636    318282    319301    322548    309463 
dram[6]:    371954    372045    259053    371982    356812    318277    319532    371498    372052    398921    285263    334003    422621    332727    334012    309469 
dram[7]:    372077    372046    351681    371818    371305    398854    398828    398918    410460    462103    285909    320483    327253    436275    334016    398831 
dram[8]:    371936    372025    318791    371935    371484    318737    398925    398921    398731    459685    461728    253065    319099    394236    309453    309468 
dram[9]:    322058    370860    346476    516220    356717    322256    398741    398937    458441    320590    333333    326288    333975    328194    325051    309470 
dram[10]:    372053    372047    357713    394484    398807    319567    371497    305197    398783    371482    334020    329326    334015    329642    334001    459120 
average row accesses per activate:
dram[0]:  2.779100  2.926407  3.322917  3.506591  2.817664  2.954006  2.751389  2.816643  2.850069  2.912306  3.152074  3.071118  3.130854  3.007702  2.825377  2.922597 
dram[1]:  2.833773  2.857931  3.354204  3.245283  2.928463  2.764787  2.917160  2.684421  2.982882  3.035088  3.160991  3.126087  3.070809  3.050532  2.893300  2.838235 
dram[2]:  2.888579  2.824324  3.306452  3.316434  2.971342  2.795198  2.759104  2.790823  2.893055  2.923291  3.115789  3.102639  3.084986  3.043250  2.877059  2.947233 
dram[3]:  2.815612  2.848101  3.420108  3.096573  2.808181  2.774892  2.842566  2.721245  2.917827  2.928783  3.043896  3.062591  2.977661  2.997238  2.898750  2.870968 
dram[4]:  2.847978  2.834512  3.272251  3.289176  2.789030  2.803725  2.712583  2.806452  2.950355  2.874824  3.142235  3.118168  3.160337  3.023320  2.826568  2.820388 
dram[5]:  2.821674  2.767978  3.194586  3.335652  2.899123  2.890511  2.785226  2.828061  3.121302  2.912409  3.279809  3.074965  2.967278  2.994730  2.831296  2.992327 
dram[6]:  2.853061  2.992908  3.347973  3.336752  2.826667  2.775393  2.821237  2.749674  3.105882  2.992806  3.016371  3.055073  2.853535  3.024837  2.771226  2.765625 
dram[7]:  2.780690  2.972384  3.271215  3.181818  2.685210  2.861386  2.854676  2.840559  2.812500  2.863388  3.047550  3.257274  2.961126  3.113669  2.889299  2.891414 
dram[8]:  2.863319  2.960236  3.276923  3.416813  2.796243  2.739521  2.748261  2.707057  2.916201  2.960508  3.129412  3.207813  3.454178  3.010944  2.853165  3.000000 
dram[9]:  2.845188  2.968704  3.275923  3.294849  2.831944  2.879009  2.757123  2.840170  2.866481  3.051650  3.091852  3.172308  3.010796  3.078189  2.915082  2.906683 
dram[10]:  2.814208  2.846154  3.395307  3.426288  2.804124  2.819941  2.750678  2.817266  2.982808  3.108955  3.086765  3.015782  2.949062  3.008011  2.892289  2.929936 
average row locality = 367371/124078 = 2.960807
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1544      1504      1427      1427      1472      1499      1485      1494      1441      1450      1426      1449      1607      1627      1598      1650 
dram[1]:      1575      1544      1421      1414      1454      1479      1469      1494      1457      1443      1418      1471      1511      1587      1651      1652 
dram[2]:      1546      1534      1409      1421      1470      1470      1481      1528      1446      1471      1444      1467      1563      1625      1621      1636 
dram[3]:      1554      1507      1448      1459      1478      1436      1474      1476      1465      1421      1504      1451      1588      1540      1634      1603 
dram[4]:      1537      1492      1416      1492      1464      1459      1499      1464      1448      1447      1474      1457      1582      1554      1644      1647 
dram[5]:      1527      1500      1418      1433      1464      1469      1497      1513      1471      1400      1434      1468      1590      1595      1648      1672 
dram[6]:      1563      1566      1478      1452      1428      1438      1538      1554      1474      1467      1509      1478      1591      1609      1646      1639 
dram[7]:      1495      1517      1457      1445      1470      1493      1467      1513      1480      1471      1462      1462      1570      1534      1661      1621 
dram[8]:      1526      1512      1437      1451      1452      1400      1476      1512      1470      1456      1456      1423      1588      1572      1615      1632 
dram[9]:      1527      1494      1406      1390      1485      1471      1508      1489      1433      1465      1453      1437      1586      1590      1636      1623 
dram[10]:      1522      1539      1424      1451      1436      1427      1520      1478      1445      1456      1456      1431      1558      1574      1649      1628 
total reads: 264998
bank skew: 1672/1390 = 1.20
chip skew: 24430/23978 = 1.02
number of total write accesses:
dram[0]:       557       524       487       435       506       492       496       503       631       609       626       667       666       716       651       691 
dram[1]:       573       528       454       478       470       531       503       522       634       633       624       686       614       707       681       664 
dram[2]:       528       556       436       476       500       509       489       540       637       625       628       649       615       697       649       654 
dram[3]:       538       518       457       529       513       487       476       535       630       553       715       653       678       630       685       622 
dram[4]:       505       512       459       544       519       498       549       537       632       597       691       654       665       650       654       677 
dram[5]:       530       540       470       485       519       511       539       543       639       595       629       706       677       678       668       668 
dram[6]:       534       544       504       500       480       502       561       555       638       613       702       630       669       705       704       662 
dram[7]:       521       528       509       480       509       530       517       518       635       625       653       665       639       630       688       669 
dram[8]:       527       498       480       500       483       430       500       521       618       643       672       630       975       629       639       657 
dram[9]:       513       498       458       465       554       504       524       519       628       662       634       625       645       654       664       682 
dram[10]:       538       533       457       478       468       468       510       480       637       627       643       671       642       679       714       672 
total reads: 102373
bank skew: 975/430 = 2.27
chip skew: 9503/9188 = 1.03
average mf latency per bank:
dram[0]:      52039     55604     50753     52665     43001     44294     42563     42303     38466     40592     39570     36459     36120     36304     36760     36779
dram[1]:      52336     54767     50901     51626     45316     43312     41839     40631     39706     38820     38925     36462     39616     37201     36416     37686
dram[2]:      53352     54502     51003     50447     45077     43980     42016     39804     37965     38463     38270     37500     38354     36419     38082     36670
dram[3]:      53343     55285     49961     48013     44664     45578     41293     42103     37300     39957     34968     36598     37217     37712     36062     38417
dram[4]:      55347     54290     51048     48174     45036     43493     40106     39887     39503     39876     36788     37126     37770     38367     37041     36431
dram[5]:      51684     53711     50762     49456     42749     43829     41278     39611     37981     37128     38323     36079     36662     37105     37229     36053
dram[6]:      53186     53107     48958     48937     45420     44380     40075     40951     39134     38612     36169     38045     36100     36926     35834     36850
dram[7]:      54558     52604     49206     49459     44074     43631     40328     41251     37537     37341     37129     38054     37180     37994     35177     36537
dram[8]:      53475     55678     47358     48554     46061     45316     42224     41520     38178     38528     37269     39916     36346     38238     36472     37197
dram[9]:      56432     54778     49650     49317     43438     42951     40988     41864     38302     37636     38128     38673     35977     37256     36990     36149
dram[10]:      53487     53772     50392     50215     44443     45457     41273     41743     38700     39738     37313     36710     38204     36704     36179     37786
maximum mf latency per bank:
dram[0]:     309694    309700    309691    309724    309744    309756    309549    309606    295567    295466    317815    317837    309631    309672    309606    309673
dram[1]:     309701    309736    309825    309706    309782    309783    295636    309530    295528    295509    317803    317830    309664    309634    309748    309770
dram[2]:     309625    309689    309691    309697    309695    309707    309508    309513    295484    295509    317808    317820    309612    309618    309694    309627
dram[3]:     309637    309639    309604    309648    309673    309684    309637    309546    295492    295499    317802    317844    309595    309495    309640    309669
dram[4]:     309755    309588    309684    309678    309618    309532    309535    309577    295480    295563    317819    317813    309615    309683    309701    309730
dram[5]:     309609    309732    309655    309778    309676    309690    309584    309626    295564    295378    317797    317824    309613    309648    309695    309617
dram[6]:     309693    309669    309725    309663    309544    309677    309636    309739    295498    295453    295507    317814    309613    309617    309643    309684
dram[7]:     309692    309700    309691    309714    309632    309722    309624    309525    295367    295571    317793    317802    309570    309590    309672    309646
dram[8]:     309677    309736    309720    309772    309717    309553    309554    309499    295566    290513    317799    317854    309615    309650    309695    309704
dram[9]:     309723    309556    309665    309722    309608    309613    309526    290199    295555    295427    317843    317906    309664    309667    309710    309719
dram[10]:     309716    309686    309706    309719    309501    309659    295694    309564    295580    295707    317813    317835    309615    309674    309673    309685
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14859941 n_nop=14718777 n_act=11238 n_pre=11222 n_req=33357 n_rd=96400 n_write=22304 bw_util=0.01598
n_activity=475184 dram_eff=0.4996
bk0: 6176a 14749376i bk1: 6016a 14753455i bk2: 5708a 14762337i bk3: 5708a 14767661i bk4: 5888a 14753570i bk5: 5996a 14752267i bk6: 5940a 14761517i bk7: 5976a 14758323i bk8: 5764a 14755357i bk9: 5800a 14752430i bk10: 5704a 14760342i bk11: 5796a 14749011i bk12: 6428a 14751267i bk13: 6508a 14739772i bk14: 6392a 14747528i bk15: 6600a 14744269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355819
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14859941 n_nop=14718963 n_act=11223 n_pre=11207 n_req=33342 n_rd=96160 n_write=22388 bw_util=0.01596
n_activity=470049 dram_eff=0.5044
bk0: 6300a 14749387i bk1: 6176a 14750380i bk2: 5684a 14761529i bk3: 5656a 14764887i bk4: 5816a 14761783i bk5: 5916a 14751977i bk6: 5876a 14759326i bk7: 5976a 14757913i bk8: 5828a 14754689i bk9: 5772a 14747814i bk10: 5672a 14751340i bk11: 5884a 14748252i bk12: 6044a 14750611i bk13: 6348a 14749349i bk14: 6604a 14746542i bk15: 6608a 14743945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.352281
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14859941 n_nop=14718758 n_act=11233 n_pre=11217 n_req=33320 n_rd=96528 n_write=22205 bw_util=0.01598
n_activity=472606 dram_eff=0.5025
bk0: 6184a 14753292i bk1: 6136a 14748819i bk2: 5636a 14767034i bk3: 5684a 14760367i bk4: 5880a 14755846i bk5: 5880a 14753788i bk6: 5924a 14761003i bk7: 6112a 14755939i bk8: 5784a 14746714i bk9: 5884a 14749248i bk10: 5776a 14751684i bk11: 5868a 14752452i bk12: 6252a 14753124i bk13: 6500a 14746093i bk14: 6484a 14747535i bk15: 6544a 14744029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35611
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14859941 n_nop=14718879 n_act=11348 n_pre=11332 n_req=33257 n_rd=96152 n_write=22230 bw_util=0.01593
n_activity=474922 dram_eff=0.4985
bk0: 6216a 14754921i bk1: 6028a 14754753i bk2: 5792a 14766171i bk3: 5836a 14759530i bk4: 5912a 14757239i bk5: 5744a 14759385i bk6: 5896a 14761178i bk7: 5904a 14755300i bk8: 5860a 14753218i bk9: 5684a 14757855i bk10: 6016a 14752911i bk11: 5804a 14752423i bk12: 6352a 14750199i bk13: 6160a 14750438i bk14: 6536a 14746946i bk15: 6412a 14745900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.349471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14859941 n_nop=14718394 n_act=11352 n_pre=11336 n_req=33419 n_rd=96304 n_write=22555 bw_util=0.016
n_activity=475228 dram_eff=0.5002
bk0: 6148a 14751781i bk1: 5968a 14755410i bk2: 5664a 14769092i bk3: 5968a 14756901i bk4: 5856a 14750649i bk5: 5836a 14757542i bk6: 5996a 14759530i bk7: 5856a 14756476i bk8: 5792a 14746097i bk9: 5788a 14750286i bk10: 5896a 14750339i bk11: 5828a 14750158i bk12: 6328a 14747103i bk13: 6216a 14744976i bk14: 6576a 14749681i bk15: 6588a 14742214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.352425
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14859941 n_nop=14718406 n_act=11279 n_pre=11263 n_req=33496 n_rd=96396 n_write=22597 bw_util=0.01602
n_activity=477228 dram_eff=0.4987
bk0: 6108a 14755027i bk1: 6000a 14752682i bk2: 5672a 14767336i bk3: 5732a 14762742i bk4: 5856a 14757229i bk5: 5876a 14754916i bk6: 5988a 14758602i bk7: 6052a 14754377i bk8: 5884a 14751815i bk9: 5600a 14753394i bk10: 5736a 14760440i bk11: 5872a 14747374i bk12: 6360a 14747218i bk13: 6380a 14748612i bk14: 6592a 14748611i bk15: 6688a 14746735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.352457
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14859941 n_nop=14716256 n_act=11537 n_pre=11521 n_req=33933 n_rd=97720 n_write=22907 bw_util=0.01624
n_activity=485302 dram_eff=0.4971
bk0: 6252a 14754292i bk1: 6264a 14750454i bk2: 5912a 14762324i bk3: 5808a 14757296i bk4: 5712a 14757641i bk5: 5752a 14753498i bk6: 6152a 14752798i bk7: 6216a 14749149i bk8: 5896a 14755793i bk9: 5868a 14750617i bk10: 6036a 14747060i bk11: 5912a 14750969i bk12: 6364a 14745509i bk13: 6436a 14742664i bk14: 6584a 14742249i bk15: 6556a 14742134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357778
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14859941 n_nop=14718218 n_act=11350 n_pre=11334 n_req=33434 n_rd=96472 n_write=22567 bw_util=0.01602
n_activity=473033 dram_eff=0.5033
bk0: 5980a 14754885i bk1: 6068a 14752202i bk2: 5828a 14763380i bk3: 5780a 14763341i bk4: 5880a 14756884i bk5: 5972a 14756904i bk6: 5868a 14754770i bk7: 6052a 14756712i bk8: 5920a 14750043i bk9: 5884a 14749593i bk10: 5848a 14752355i bk11: 5848a 14747603i bk12: 6280a 14749168i bk13: 6136a 14751049i bk14: 6644a 14743777i bk15: 6484a 14745556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354851
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14859941 n_nop=14719479 n_act=11153 n_pre=11137 n_req=33380 n_rd=95912 n_write=22260 bw_util=0.0159
n_activity=474136 dram_eff=0.4985
bk0: 6104a 14756004i bk1: 6048a 14756848i bk2: 5748a 14766561i bk3: 5804a 14758194i bk4: 5808a 14760616i bk5: 5600a 14759514i bk6: 5904a 14761408i bk7: 6048a 14755837i bk8: 5880a 14751045i bk9: 5824a 14753115i bk10: 5824a 14751506i bk11: 5692a 14750838i bk12: 6352a 14749020i bk13: 6288a 14750629i bk14: 6460a 14748500i bk15: 6528a 14745817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344515
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14859941 n_nop=14719395 n_act=11163 n_pre=11147 n_req=33222 n_rd=95972 n_write=22264 bw_util=0.01591
n_activity=470977 dram_eff=0.5021
bk0: 6108a 14754140i bk1: 5976a 14758472i bk2: 5624a 14766227i bk3: 5560a 14763617i bk4: 5940a 14751545i bk5: 5884a 14759540i bk6: 6032a 14751862i bk7: 5956a 14753321i bk8: 5732a 14752205i bk9: 5860a 14751764i bk10: 5812a 14756508i bk11: 5748a 14754537i bk12: 6344a 14751720i bk13: 6360a 14744925i bk14: 6544a 14749785i bk15: 6492a 14747383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357132
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14859941 n_nop=14719461 n_act=11203 n_pre=11187 n_req=33211 n_rd=95976 n_write=22114 bw_util=0.01589
n_activity=471493 dram_eff=0.5009
bk0: 6088a 14753076i bk1: 6156a 14755079i bk2: 5696a 14763514i bk3: 5804a 14762998i bk4: 5744a 14760180i bk5: 5708a 14756960i bk6: 6080a 14760083i bk7: 5912a 14758770i bk8: 5780a 14760264i bk9: 5824a 14752975i bk10: 5824a 14752578i bk11: 5724a 14750296i bk12: 6232a 14750268i bk13: 6296a 14749200i bk14: 6596a 14744348i bk15: 6512a 14747812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3525

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 12000, Miss_rate = 0.057, Pending_hits = 2131, Reservation_fails = 29
L2_cache_bank[1]: Access = 210694, Miss = 12100, Miss_rate = 0.057, Pending_hits = 2132, Reservation_fails = 22
L2_cache_bank[2]: Access = 209838, Miss = 11956, Miss_rate = 0.057, Pending_hits = 2133, Reservation_fails = 29
L2_cache_bank[3]: Access = 210306, Miss = 12084, Miss_rate = 0.057, Pending_hits = 2147, Reservation_fails = 34
L2_cache_bank[4]: Access = 209912, Miss = 11980, Miss_rate = 0.057, Pending_hits = 2094, Reservation_fails = 31
L2_cache_bank[5]: Access = 210764, Miss = 12152, Miss_rate = 0.058, Pending_hits = 2109, Reservation_fails = 36
L2_cache_bank[6]: Access = 211062, Miss = 12145, Miss_rate = 0.058, Pending_hits = 2159, Reservation_fails = 33
L2_cache_bank[7]: Access = 209674, Miss = 11893, Miss_rate = 0.057, Pending_hits = 2063, Reservation_fails = 29
L2_cache_bank[8]: Access = 210700, Miss = 12064, Miss_rate = 0.057, Pending_hits = 2182, Reservation_fails = 35
L2_cache_bank[9]: Access = 210329, Miss = 12012, Miss_rate = 0.057, Pending_hits = 2097, Reservation_fails = 21
L2_cache_bank[10]: Access = 210637, Miss = 12049, Miss_rate = 0.057, Pending_hits = 2125, Reservation_fails = 41
L2_cache_bank[11]: Access = 210428, Miss = 12050, Miss_rate = 0.057, Pending_hits = 2175, Reservation_fails = 26
L2_cache_bank[12]: Access = 210840, Miss = 12227, Miss_rate = 0.058, Pending_hits = 2160, Reservation_fails = 29
L2_cache_bank[13]: Access = 211242, Miss = 12203, Miss_rate = 0.058, Pending_hits = 2142, Reservation_fails = 38
L2_cache_bank[14]: Access = 210315, Miss = 12062, Miss_rate = 0.057, Pending_hits = 2043, Reservation_fails = 22
L2_cache_bank[15]: Access = 210991, Miss = 12056, Miss_rate = 0.057, Pending_hits = 2146, Reservation_fails = 34
L2_cache_bank[16]: Access = 245010, Miss = 12020, Miss_rate = 0.049, Pending_hits = 2358, Reservation_fails = 12
L2_cache_bank[17]: Access = 210104, Miss = 11958, Miss_rate = 0.057, Pending_hits = 2077, Reservation_fails = 18
L2_cache_bank[18]: Access = 208928, Miss = 12034, Miss_rate = 0.058, Pending_hits = 2077, Reservation_fails = 34
L2_cache_bank[19]: Access = 208640, Miss = 11959, Miss_rate = 0.057, Pending_hits = 2071, Reservation_fails = 28
L2_cache_bank[20]: Access = 208436, Miss = 12010, Miss_rate = 0.058, Pending_hits = 2131, Reservation_fails = 24
L2_cache_bank[21]: Access = 209375, Miss = 11984, Miss_rate = 0.057, Pending_hits = 2115, Reservation_fails = 26
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 264998
L2_total_cache_miss_rate = 0.0569
L2_total_cache_pending_hits = 46867
L2_total_cache_reservation_fails = 631
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3229516
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37402
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 219936
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1116111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9317
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45055
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 622
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.98541
	minimum = 6
	maximum = 55
Network latency average = 8.61763
	minimum = 6
	maximum = 41
Slowest packet = 9301092
Flit latency average = 8.47837
	minimum = 6
	maximum = 40
Slowest flit = 16015597
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00535429
	minimum = 0.00418355 (at node 20)
	maximum = 0.00614459 (at node 38)
Accepted packet rate average = 0.00535429
	minimum = 0.00418355 (at node 20)
	maximum = 0.00614459 (at node 38)
Injected flit rate average = 0.00803144
	minimum = 0.00418355 (at node 20)
	maximum = 0.0122238 (at node 38)
Accepted flit rate average= 0.00803144
	minimum = 0.00601386 (at node 45)
	maximum = 0.0104589 (at node 4)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.7535 (20 samples)
	minimum = 6 (20 samples)
	maximum = 473.1 (20 samples)
Network latency average = 20.3098 (20 samples)
	minimum = 6 (20 samples)
	maximum = 350.15 (20 samples)
Flit latency average = 21.3034 (20 samples)
	minimum = 6 (20 samples)
	maximum = 349.5 (20 samples)
Fragmentation average = 0.00518539 (20 samples)
	minimum = 0 (20 samples)
	maximum = 75.8 (20 samples)
Injected packet rate average = 0.0192946 (20 samples)
	minimum = 0.015795 (20 samples)
	maximum = 0.0602138 (20 samples)
Accepted packet rate average = 0.0192946 (20 samples)
	minimum = 0.015795 (20 samples)
	maximum = 0.0602138 (20 samples)
Injected flit rate average = 0.0298491 (20 samples)
	minimum = 0.0196512 (20 samples)
	maximum = 0.0766436 (20 samples)
Accepted flit rate average = 0.0298491 (20 samples)
	minimum = 0.0220827 (20 samples)
	maximum = 0.112527 (20 samples)
Injected packet size average = 1.54702 (20 samples)
Accepted packet size average = 1.54702 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 49 min, 57 sec (10197 sec)
gpgpu_simulation_rate = 12341 (inst/sec)
gpgpu_simulation_rate = 1225 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 35552
gpu_sim_insn = 4970317
gpu_ipc =     139.8042
gpu_tot_sim_cycle = 12756725
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      10.2547
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 2919401
gpu_stall_icnt2sh    = 11367153
partiton_reqs_in_parallel = 782144
partiton_reqs_in_parallel_total    = 173141473
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.6339
partiton_reqs_in_parallel_util = 782144
partiton_reqs_in_parallel_util_total    = 173141473
gpu_sim_cycle_parition_util = 35552
gpu_tot_sim_cycle_parition_util    = 7996789
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6529
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =      21.8937 GB/Sec
L2_BW_total  =      34.6670 GB/Sec
gpu_total_sim_rate=12781

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194959
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7146, 7240, 7124, 7699, 7277, 7376, 7518, 6788, 7163, 6917, 6750, 6962, 7314, 8270, 7256, 7812, 7353, 6157, 6571, 5949, 7068, 6930, 6196, 6728, 6876, 6839, 6936, 6680, 7562, 6296, 6828, 6402, 6161, 5831, 6289, 6061, 6172, 6029, 6147, 5818, 6291, 6226, 5728, 6777, 5874, 6172, 5928, 5931, 5719, 5028, 5571, 5563, 5117, 5572, 5218, 4727, 5095, 5425, 5194, 5393, 5452, 5530, 5632, 4829, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 11111949
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10952419
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 154644
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11800963	W0_Idle:151694974	W0_Scoreboard:276306194	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1605 
maxdqlatency = 0 
maxmflatency = 317906 
averagemflatency = 3321 
max_icnt2mem_latency = 317561 
max_icnt2sh_latency = 12746101 
mrq_lat_table:157116 	4854 	6673 	38638 	24046 	22106 	31170 	38394 	33986 	10296 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3539650 	903487 	43634 	17866 	8488 	5885 	24678 	18543 	13618 	41916 	46042 	1770 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	1348900 	307244 	1305713 	620626 	445668 	406479 	55289 	8845 	8251 	6494 	5982 	24624 	18461 	13987 	41389 	46096 	1692 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	964282 	791422 	1389574 	293203 	53888 	2718 	2 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	527 	33116 	908572 	228172 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3375 	366 	141 	92 	94 	120 	116 	107 	81 	68 	39 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        43        29        50        24        16        16        17        50        50        72        74        59        53        49        46 
dram[1]:        40        47        31        45        23        17        17        16        50        41        73        73        61        60        49        34 
dram[2]:        46        42        54        45        23        17        16        16        50        50        71        74        55        57        42        45 
dram[3]:        45        42        45        47        20        16        16        16        50        50        72        72        63        58        46        46 
dram[4]:        46        44        48        47        19        16        16        16        50        50        69        60        55        51        54        49 
dram[5]:        45        45        43        47        22        22        23        16        50        50        70        59        53        57        48        45 
dram[6]:        48        49        39        54        18        22        17        16        50        50        67        71        51        61        52        50 
dram[7]:        31        49        42        41        24        24        18        16        50        50        71        73        50        50        45        45 
dram[8]:        45        47        42        42        24        16        17        16        50        50        68        70        83        41        48        49 
dram[9]:        47        45        50        38        26        26        16        16        55        55        53        72        49        54        39        46 
dram[10]:        45        45        32        57        17        19        16        16        55        55        70        72        51        59        52        54 
maximum service time to same row:
dram[0]:    372054    372051    371902    372045    371504    319556    398507    370896    371278    432780    396714    371924    334023    328589    384319    322066 
dram[1]:    371832    372049    322099    436244    332597    371489    398949    398948    437581    398923    320084    326761    328669    371435    322097    459633 
dram[2]:    429759    372043    371900    371964    371996    371990    397668    371327    320461    398057    318976    330628    317250    392273    324118    460768 
dram[3]:    371842    372039    371959    351683    315252    371882    355794    398938    371915    372032    462036    461045    320986    321989    460921    316329 
dram[4]:    318935    372020    322128    351570    371486    319549    371492    398930    322667    398942    319304    447525    383077    318924    309490    322106 
dram[5]:    372033    372009    425200    398920    371297    319659    398728    398708    371850    372098    292821    328636    318282    319301    322548    309463 
dram[6]:    371954    372045    259053    371982    356812    318277    319532    371498    372052    398921    285263    334003    422621    332727    334012    309469 
dram[7]:    372077    372046    351681    371818    371305    398854    398828    398918    410460    462103    285909    320483    327253    436275    334016    398831 
dram[8]:    371936    372025    318791    371935    371484    318737    398925    398921    398731    459685    461728    253065    319099    394236    309453    309468 
dram[9]:    322058    370860    346476    516220    356717    322256    398741    398937    458441    320590    333333    326288    333975    328194    325051    309470 
dram[10]:    372053    372047    357713    394484    398807    319567    371497    305197    398783    371482    334020    329326    334015    329642    334001    459120 
average row accesses per activate:
dram[0]:  2.779100  2.926407  3.322917  3.506591  2.817664  2.954006  2.751389  2.816643  2.851648  2.915134  3.158218  3.072464  3.127923  3.005128  2.825377  2.922597 
dram[1]:  2.833773  2.857931  3.354204  3.245283  2.928463  2.764787  2.917160  2.684421  2.985755  3.035037  3.168470  3.125905  3.070809  3.050532  2.893300  2.838235 
dram[2]:  2.888579  2.824324  3.306452  3.316434  2.971342  2.795198  2.756643  2.790823  2.891967  2.930265  3.114114  3.101025  3.082037  3.040576  2.877059  2.947233 
dram[3]:  2.815612  2.848101  3.420108  3.096573  2.808181  2.774892  2.839884  2.721245  2.922114  2.930267  3.045206  3.059593  2.977661  2.998619  2.896379  2.870968 
dram[4]:  2.847978  2.834512  3.272251  3.289176  2.789030  2.803725  2.712583  2.806452  2.950425  2.880450  3.144928  3.120944  3.157303  3.023320  2.826568  2.820388 
dram[5]:  2.821674  2.767978  3.194586  3.335652  2.899123  2.887755  2.785226  2.828061  3.122600  2.912409  3.287758  3.072034  2.964706  2.992105  2.831296  2.992327 
dram[6]:  2.853061  2.992908  3.347973  3.336752  2.826667  2.775393  2.821237  2.749674  3.114706  3.001439  3.020436  3.057887  2.852459  3.024837  2.771226  2.763505 
dram[7]:  2.780690  2.972384  3.271215  3.181818  2.685210  2.861386  2.854676  2.840559  2.814077  2.871585  3.044604  3.259939  2.961126  3.113669  2.889299  2.891414 
dram[8]:  2.863319  2.960236  3.276923  3.416813  2.796243  2.739521  2.748261  2.707057  2.917713  2.960563  3.126285  3.209048  3.454178  3.010944  2.853165  3.000000 
dram[9]:  2.845188  2.968704  3.275923  3.294849  2.831944  2.879009  2.757123  2.840170  2.868056  3.057389  3.094675  3.170507  3.010796  3.078189  2.915082  2.906683 
dram[10]:  2.811733  2.846154  3.395307  3.426288  2.804124  2.819941  2.750678  2.817266  2.985694  3.108631  3.088106  3.014327  2.950469  3.008011  2.892289  2.929936 
average row locality = 367560/124128 = 2.961137
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1544      1504      1427      1427      1472      1499      1485      1494      1445      1452      1430      1453      1608      1628      1598      1650 
dram[1]:      1575      1544      1421      1414      1454      1479      1469      1494      1462      1446      1426      1474      1511      1587      1651      1652 
dram[2]:      1546      1534      1409      1421      1470      1470      1482      1528      1451      1476      1446      1469      1564      1626      1621      1636 
dram[3]:      1554      1507      1448      1459      1478      1436      1475      1476      1471      1422      1508      1452      1588      1541      1635      1603 
dram[4]:      1537      1492      1416      1492      1464      1459      1499      1464      1451      1451      1479      1462      1583      1554      1644      1647 
dram[5]:      1527      1500      1418      1433      1464      1470      1497      1513      1475      1400      1439      1469      1591      1596      1648      1672 
dram[6]:      1563      1566      1478      1452      1428      1438      1538      1554      1480      1473      1515      1483      1593      1609      1646      1640 
dram[7]:      1495      1517      1457      1445      1470      1493      1467      1513      1484      1477      1463      1467      1570      1534      1661      1621 
dram[8]:      1526      1512      1437      1451      1452      1400      1476      1512      1474      1459      1457      1427      1588      1572      1615      1632 
dram[9]:      1527      1494      1406      1390      1485      1471      1508      1489      1437      1469      1458      1439      1586      1590      1636      1623 
dram[10]:      1523      1539      1424      1451      1436      1427      1520      1478      1450      1462      1460      1433      1562      1574      1649      1628 
total reads: 265187
bank skew: 1672/1390 = 1.20
chip skew: 24456/23990 = 1.02
number of total write accesses:
dram[0]:       557       524       487       435       506       492       496       503       631       609       626       667       666       716       651       691 
dram[1]:       573       528       454       478       470       531       503       522       634       633       624       686       614       707       681       664 
dram[2]:       528       556       436       476       500       509       489       540       637       625       628       649       615       697       649       654 
dram[3]:       538       518       457       529       513       487       476       535       630       553       715       653       678       630       685       622 
dram[4]:       505       512       459       544       519       498       549       537       632       597       691       654       665       650       654       677 
dram[5]:       530       540       470       485       519       511       539       543       639       595       629       706       677       678       668       668 
dram[6]:       534       544       504       500       480       502       561       555       638       613       702       630       669       705       704       662 
dram[7]:       521       528       509       480       509       530       517       518       635       625       653       665       639       630       688       669 
dram[8]:       527       498       480       500       483       430       500       521       618       643       672       630       975       629       639       657 
dram[9]:       513       498       458       465       554       504       524       519       628       662       634       625       645       654       664       682 
dram[10]:       538       533       457       478       468       468       510       480       637       627       643       671       642       679       714       672 
total reads: 102373
bank skew: 975/430 = 2.27
chip skew: 9503/9188 = 1.03
average mf latency per bank:
dram[0]:      52049     55610     50759     52671     43002     44295     42563     42303     38397     40557     39499     36396     36109     36294     36765     36784
dram[1]:      52341     54773     50907     51632     45318     43313     41839     40631     39617     38769     38779     36417     39622     37206     36421     37692
dram[2]:      53358     54507     51010     50454     45079     43981     41995     39804     37880     38376     38239     37470     38342     36409     38088     36675
dram[3]:      53349     55291     49967     48018     44665     45580     41272     42103     37198     39941     34911     36586     37223     37700     36052     38423
dram[4]:      55353     54295     51054     48179     45038     43494     40106     39887     39451     39803     36709     37044     37759     38372     37047     36436
dram[5]:      51690     53716     50768     49462     42751     43808     41278     39611     37913     37131     38237     36067     36651     37094     37235     36058
dram[6]:      53191     53112     48964     48942     45421     44381     40075     40951     39028     38505     36077     37961     36074     36931     35839     36845
dram[7]:      54564     52610     49212     49465     44075     43632     40328     41251     37471     37240     37117     37971     37186     37999     35182     36542
dram[8]:      53481     55683     47364     48560     46061     45316     42224     41520     38110     38477     37257     39844     36351     38243     36477     37203
dram[9]:      56438     54783     49656     49323     43439     42952     40988     41864     38233     37570     38043     38642     35982     37261     36995     36154
dram[10]:      53470     53778     50398     50221     44444     45457     41273     41743     38612     39629     37248     36681     38141     36709     36184     37792
maximum mf latency per bank:
dram[0]:     309694    309700    309691    309724    309744    309756    309549    309606    295567    295466    317815    317837    309631    309672    309606    309673
dram[1]:     309701    309736    309825    309706    309782    309783    295636    309530    295528    295509    317803    317830    309664    309634    309748    309770
dram[2]:     309625    309689    309691    309697    309695    309707    309508    309513    295484    295509    317808    317820    309612    309618    309694    309627
dram[3]:     309637    309639    309604    309648    309673    309684    309637    309546    295492    295499    317802    317844    309595    309495    309640    309669
dram[4]:     309755    309588    309684    309678    309618    309532    309535    309577    295480    295563    317819    317813    309615    309683    309701    309730
dram[5]:     309609    309732    309655    309778    309676    309690    309584    309626    295564    295378    317797    317824    309613    309648    309695    309617
dram[6]:     309693    309669    309725    309663    309544    309677    309636    309739    295498    295453    295507    317814    309613    309617    309643    309684
dram[7]:     309692    309700    309691    309714    309632    309722    309624    309525    295367    295571    317793    317802    309570    309590    309672    309646
dram[8]:     309677    309736    309720    309772    309717    309553    309554    309499    295566    290513    317799    317854    309615    309650    309695    309704
dram[9]:     309723    309556    309665    309722    309608    309613    309526    290199    295555    295427    317843    317906    309664    309667    309710    309719
dram[10]:     309716    309686    309706    309719    309501    309659    295694    309564    295580    295707    317813    317835    309615    309674    309673    309685
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14925954 n_nop=14784718 n_act=11242 n_pre=11226 n_req=33373 n_rd=96464 n_write=22304 bw_util=0.01591
n_activity=475525 dram_eff=0.4995
bk0: 6176a 14815388i bk1: 6016a 14819467i bk2: 5708a 14828349i bk3: 5708a 14833673i bk4: 5888a 14819583i bk5: 5996a 14818280i bk6: 5940a 14827532i bk7: 5976a 14824339i bk8: 5780a 14821317i bk9: 5808a 14818427i bk10: 5720a 14826326i bk11: 5812a 14814972i bk12: 6432a 14817248i bk13: 6512a 14805753i bk14: 6392a 14813540i bk15: 6600a 14810281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354247
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14925954 n_nop=14784892 n_act=11227 n_pre=11211 n_req=33361 n_rd=96236 n_write=22388 bw_util=0.01589
n_activity=470399 dram_eff=0.5044
bk0: 6300a 14815400i bk1: 6176a 14816393i bk2: 5684a 14827543i bk3: 5656a 14830901i bk4: 5816a 14827797i bk5: 5916a 14817991i bk6: 5876a 14825341i bk7: 5976a 14823928i bk8: 5848a 14820641i bk9: 5784a 14813780i bk10: 5704a 14817270i bk11: 5896a 14814204i bk12: 6044a 14816621i bk13: 6348a 14815360i bk14: 6604a 14812553i bk15: 6608a 14809956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350726
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14925954 n_nop=14784689 n_act=11240 n_pre=11224 n_req=33337 n_rd=96596 n_write=22205 bw_util=0.01592
n_activity=473037 dram_eff=0.5023
bk0: 6184a 14819304i bk1: 6136a 14814832i bk2: 5636a 14833047i bk3: 5684a 14826380i bk4: 5880a 14821861i bk5: 5880a 14819804i bk6: 5928a 14826987i bk7: 6112a 14821953i bk8: 5804a 14812641i bk9: 5904a 14815205i bk10: 5784a 14817657i bk11: 5876a 14818425i bk12: 6256a 14819103i bk13: 6504a 14812072i bk14: 6484a 14813546i bk15: 6544a 14810041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354541
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14925954 n_nop=14784822 n_act=11353 n_pre=11337 n_req=33272 n_rd=96212 n_write=22230 bw_util=0.01587
n_activity=475312 dram_eff=0.4984
bk0: 6216a 14820933i bk1: 6028a 14820766i bk2: 5792a 14832184i bk3: 5836a 14825543i bk4: 5912a 14823252i bk5: 5744a 14825399i bk6: 5900a 14827161i bk7: 5904a 14821313i bk8: 5884a 14819162i bk9: 5688a 14823863i bk10: 6032a 14818872i bk11: 5808a 14818404i bk12: 6352a 14816210i bk13: 6164a 14816443i bk14: 6540a 14812926i bk15: 6412a 14811911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.347928
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14925954 n_nop=14784327 n_act=11356 n_pre=11340 n_req=33437 n_rd=96376 n_write=22555 bw_util=0.01594
n_activity=475629 dram_eff=0.5001
bk0: 6148a 14817792i bk1: 5968a 14821423i bk2: 5664a 14835105i bk3: 5968a 14822914i bk4: 5856a 14816663i bk5: 5836a 14823556i bk6: 5996a 14825545i bk7: 5856a 14822492i bk8: 5804a 14812067i bk9: 5804a 14816270i bk10: 5916a 14816293i bk11: 5848a 14816111i bk12: 6332a 14813082i bk13: 6216a 14810986i bk14: 6576a 14815691i bk15: 6588a 14808225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350866
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14925954 n_nop=14784357 n_act=11284 n_pre=11268 n_req=33509 n_rd=96448 n_write=22597 bw_util=0.01595
n_activity=477607 dram_eff=0.4985
bk0: 6108a 14821039i bk1: 6000a 14818695i bk2: 5672a 14833349i bk3: 5732a 14828755i bk4: 5856a 14823243i bk5: 5880a 14820899i bk6: 5988a 14824615i bk7: 6052a 14820391i bk8: 5900a 14817776i bk9: 5600a 14819407i bk10: 5756a 14826418i bk11: 5876a 14813356i bk12: 6364a 14813198i bk13: 6384a 14814592i bk14: 6592a 14814621i bk15: 6688a 14812747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350899
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14925954 n_nop=14782157 n_act=11541 n_pre=11525 n_req=33959 n_rd=97824 n_write=22907 bw_util=0.01618
n_activity=485789 dram_eff=0.4971
bk0: 6252a 14820303i bk1: 6264a 14816466i bk2: 5912a 14828336i bk3: 5808a 14823308i bk4: 5712a 14823653i bk5: 5752a 14819512i bk6: 6152a 14818813i bk7: 6216a 14815164i bk8: 5920a 14821763i bk9: 5892a 14816571i bk10: 6060a 14813005i bk11: 5932a 14816923i bk12: 6372a 14811482i bk13: 6436a 14808675i bk14: 6584a 14808260i bk15: 6560a 14808114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356202
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14925954 n_nop=14784161 n_act=11353 n_pre=11337 n_req=33450 n_rd=96536 n_write=22567 bw_util=0.01596
n_activity=473345 dram_eff=0.5032
bk0: 5980a 14820896i bk1: 6068a 14818214i bk2: 5828a 14829393i bk3: 5780a 14829355i bk4: 5880a 14822898i bk5: 5972a 14822919i bk6: 5868a 14820786i bk7: 6052a 14822728i bk8: 5936a 14816005i bk9: 5908a 14815561i bk10: 5852a 14818337i bk11: 5868a 14813555i bk12: 6280a 14815178i bk13: 6136a 14817059i bk14: 6644a 14809787i bk15: 6484a 14811567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353285
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14925954 n_nop=14785436 n_act=11157 n_pre=11141 n_req=33392 n_rd=95960 n_write=22260 bw_util=0.01584
n_activity=474408 dram_eff=0.4984
bk0: 6104a 14822017i bk1: 6048a 14822861i bk2: 5748a 14832574i bk3: 5804a 14824208i bk4: 5808a 14826630i bk5: 5600a 14825528i bk6: 5904a 14827423i bk7: 6048a 14821852i bk8: 5896a 14817006i bk9: 5836a 14819082i bk10: 5828a 14817486i bk11: 5708a 14816796i bk12: 6352a 14815031i bk13: 6288a 14816640i bk14: 6460a 14814511i bk15: 6528a 14811829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342992
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14925954 n_nop=14785342 n_act=11166 n_pre=11150 n_req=33237 n_rd=96032 n_write=22264 bw_util=0.01585
n_activity=471240 dram_eff=0.5021
bk0: 6108a 14820153i bk1: 5976a 14824485i bk2: 5624a 14832240i bk3: 5560a 14829630i bk4: 5940a 14817559i bk5: 5884a 14825554i bk6: 6032a 14817877i bk7: 5956a 14819336i bk8: 5748a 14818165i bk9: 5876a 14817729i bk10: 5832a 14822461i bk11: 5756a 14820510i bk12: 6344a 14817730i bk13: 6360a 14810935i bk14: 6544a 14815797i bk15: 6492a 14813395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355557
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14925954 n_nop=14785372 n_act=11210 n_pre=11194 n_req=33233 n_rd=96064 n_write=22114 bw_util=0.01584
n_activity=472007 dram_eff=0.5007
bk0: 6092a 14819055i bk1: 6156a 14821090i bk2: 5696a 14829525i bk3: 5804a 14829012i bk4: 5744a 14826195i bk5: 5708a 14822975i bk6: 6080a 14826098i bk7: 5912a 14824786i bk8: 5800a 14826218i bk9: 5848a 14818889i bk10: 5840a 14818537i bk11: 5732a 14816269i bk12: 6248a 14816227i bk13: 6296a 14815210i bk14: 6596a 14810359i bk15: 6512a 14813823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350948

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 12009, Miss_rate = 0.057, Pending_hits = 2154, Reservation_fails = 29
L2_cache_bank[1]: Access = 211067, Miss = 12107, Miss_rate = 0.057, Pending_hits = 2150, Reservation_fails = 22
L2_cache_bank[2]: Access = 210211, Miss = 11969, Miss_rate = 0.057, Pending_hits = 2167, Reservation_fails = 29
L2_cache_bank[3]: Access = 210680, Miss = 12090, Miss_rate = 0.057, Pending_hits = 2163, Reservation_fails = 34
L2_cache_bank[4]: Access = 210288, Miss = 11989, Miss_rate = 0.057, Pending_hits = 2114, Reservation_fails = 31
L2_cache_bank[5]: Access = 211136, Miss = 12160, Miss_rate = 0.058, Pending_hits = 2129, Reservation_fails = 36
L2_cache_bank[6]: Access = 211440, Miss = 12157, Miss_rate = 0.057, Pending_hits = 2188, Reservation_fails = 33
L2_cache_bank[7]: Access = 210047, Miss = 11896, Miss_rate = 0.057, Pending_hits = 2068, Reservation_fails = 29
L2_cache_bank[8]: Access = 211072, Miss = 12073, Miss_rate = 0.057, Pending_hits = 2205, Reservation_fails = 35
L2_cache_bank[9]: Access = 210701, Miss = 12021, Miss_rate = 0.057, Pending_hits = 2118, Reservation_fails = 21
L2_cache_bank[10]: Access = 211012, Miss = 12059, Miss_rate = 0.057, Pending_hits = 2150, Reservation_fails = 41
L2_cache_bank[11]: Access = 210803, Miss = 12053, Miss_rate = 0.057, Pending_hits = 2179, Reservation_fails = 26
L2_cache_bank[12]: Access = 211213, Miss = 12241, Miss_rate = 0.058, Pending_hits = 2196, Reservation_fails = 29
L2_cache_bank[13]: Access = 211616, Miss = 12215, Miss_rate = 0.058, Pending_hits = 2171, Reservation_fails = 38
L2_cache_bank[14]: Access = 210687, Miss = 12067, Miss_rate = 0.057, Pending_hits = 2058, Reservation_fails = 22
L2_cache_bank[15]: Access = 211362, Miss = 12067, Miss_rate = 0.057, Pending_hits = 2173, Reservation_fails = 34
L2_cache_bank[16]: Access = 245379, Miss = 12025, Miss_rate = 0.049, Pending_hits = 2373, Reservation_fails = 12
L2_cache_bank[17]: Access = 210474, Miss = 11965, Miss_rate = 0.057, Pending_hits = 2092, Reservation_fails = 18
L2_cache_bank[18]: Access = 209302, Miss = 12043, Miss_rate = 0.058, Pending_hits = 2102, Reservation_fails = 34
L2_cache_bank[19]: Access = 209012, Miss = 11965, Miss_rate = 0.057, Pending_hits = 2087, Reservation_fails = 28
L2_cache_bank[20]: Access = 208811, Miss = 12024, Miss_rate = 0.058, Pending_hits = 2165, Reservation_fails = 24
L2_cache_bank[21]: Access = 209749, Miss = 11992, Miss_rate = 0.057, Pending_hits = 2136, Reservation_fails = 26
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 265187
L2_total_cache_miss_rate = 0.0568
L2_total_cache_pending_hits = 47338
L2_total_cache_reservation_fails = 631
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3237063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 220125
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1116116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9317
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45055
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 622
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.88712
	minimum = 6
	maximum = 35
Network latency average = 7.764
	minimum = 6
	maximum = 32
Slowest packet = 9315211
Flit latency average = 7.47293
	minimum = 6
	maximum = 31
Slowest flit = 16054327
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00461984
	minimum = 0.00382549 (at node 1)
	maximum = 0.00531631 (at node 34)
Accepted packet rate average = 0.00461984
	minimum = 0.00382549 (at node 1)
	maximum = 0.00531631 (at node 34)
Injected flit rate average = 0.00692976
	minimum = 0.00382549 (at node 1)
	maximum = 0.0106185 (at node 34)
Accepted flit rate average= 0.00692976
	minimum = 0.00518973 (at node 44)
	maximum = 0.0085511 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.5694 (21 samples)
	minimum = 6 (21 samples)
	maximum = 452.238 (21 samples)
Network latency average = 19.7124 (21 samples)
	minimum = 6 (21 samples)
	maximum = 335 (21 samples)
Flit latency average = 20.6448 (21 samples)
	minimum = 6 (21 samples)
	maximum = 334.333 (21 samples)
Fragmentation average = 0.00493847 (21 samples)
	minimum = 0 (21 samples)
	maximum = 72.1905 (21 samples)
Injected packet rate average = 0.0185958 (21 samples)
	minimum = 0.0152251 (21 samples)
	maximum = 0.0575997 (21 samples)
Accepted packet rate average = 0.0185958 (21 samples)
	minimum = 0.0152251 (21 samples)
	maximum = 0.0575997 (21 samples)
Injected flit rate average = 0.0287577 (21 samples)
	minimum = 0.0188976 (21 samples)
	maximum = 0.0734996 (21 samples)
Accepted flit rate average = 0.0287577 (21 samples)
	minimum = 0.0212783 (21 samples)
	maximum = 0.107576 (21 samples)
Injected packet size average = 1.54646 (21 samples)
Accepted packet size average = 1.54646 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 50 min, 35 sec (10235 sec)
gpgpu_simulation_rate = 12781 (inst/sec)
gpgpu_simulation_rate = 1246 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3275
gpu_sim_insn = 4446804
gpu_ipc =    1357.8027
gpu_tot_sim_cycle = 12982150
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      10.4192
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 2919401
gpu_stall_icnt2sh    = 11367258
partiton_reqs_in_parallel = 72050
partiton_reqs_in_parallel_total    = 173923617
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.4027
partiton_reqs_in_parallel_util = 72050
partiton_reqs_in_parallel_util_total    = 173923617
gpu_sim_cycle_parition_util = 3275
gpu_tot_sim_cycle_parition_util    = 8032341
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6531
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     236.4825 GB/Sec
L2_BW_total  =      34.1247 GB/Sec
gpu_total_sim_rate=13197

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276704
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7251, 7345, 7229, 7804, 7382, 7481, 7623, 6893, 7268, 7022, 6855, 7067, 7419, 8375, 7361, 7917, 7458, 6262, 6676, 6054, 7173, 7035, 6301, 6833, 6981, 6944, 7041, 6785, 7667, 6401, 6933, 6507, 6245, 5915, 6373, 6145, 6256, 6113, 6231, 5902, 6375, 6310, 5812, 6861, 5958, 6256, 6012, 6015, 5803, 5112, 5655, 5647, 5201, 5656, 5302, 4811, 5179, 5509, 5278, 5477, 5536, 5614, 5716, 4913, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 11111949
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10952419
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 154644
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11817328	W0_Idle:151697048	W0_Scoreboard:276338990	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1605 
maxdqlatency = 0 
maxmflatency = 317906 
averagemflatency = 3316 
max_icnt2mem_latency = 317561 
max_icnt2sh_latency = 12746101 
mrq_lat_table:157116 	4854 	6673 	38638 	24046 	22106 	31170 	38394 	33986 	10296 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3547814 	903494 	43634 	17866 	8488 	5885 	24678 	18543 	13618 	41916 	46042 	1770 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	1352536 	307350 	1305713 	620626 	450097 	406479 	55289 	8845 	8251 	6494 	5982 	24624 	18461 	13987 	41389 	46096 	1692 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	970869 	792881 	1389699 	293203 	53888 	2718 	2 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	527 	33116 	908572 	228172 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3382 	366 	141 	92 	94 	120 	116 	107 	81 	68 	39 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        43        29        50        24        16        16        17        50        50        72        74        59        53        49        46 
dram[1]:        40        47        31        45        23        17        17        16        50        41        73        73        61        60        49        34 
dram[2]:        46        42        54        45        23        17        16        16        50        50        71        74        55        57        42        45 
dram[3]:        45        42        45        47        20        16        16        16        50        50        72        72        63        58        46        46 
dram[4]:        46        44        48        47        19        16        16        16        50        50        69        60        55        51        54        49 
dram[5]:        45        45        43        47        22        22        23        16        50        50        70        59        53        57        48        45 
dram[6]:        48        49        39        54        18        22        17        16        50        50        67        71        51        61        52        50 
dram[7]:        31        49        42        41        24        24        18        16        50        50        71        73        50        50        45        45 
dram[8]:        45        47        42        42        24        16        17        16        50        50        68        70        83        41        48        49 
dram[9]:        47        45        50        38        26        26        16        16        55        55        53        72        49        54        39        46 
dram[10]:        45        45        32        57        17        19        16        16        55        55        70        72        51        59        52        54 
maximum service time to same row:
dram[0]:    372054    372051    371902    372045    371504    319556    398507    370896    371278    432780    396714    371924    334023    328589    384319    322066 
dram[1]:    371832    372049    322099    436244    332597    371489    398949    398948    437581    398923    320084    326761    328669    371435    322097    459633 
dram[2]:    429759    372043    371900    371964    371996    371990    397668    371327    320461    398057    318976    330628    317250    392273    324118    460768 
dram[3]:    371842    372039    371959    351683    315252    371882    355794    398938    371915    372032    462036    461045    320986    321989    460921    316329 
dram[4]:    318935    372020    322128    351570    371486    319549    371492    398930    322667    398942    319304    447525    383077    318924    309490    322106 
dram[5]:    372033    372009    425200    398920    371297    319659    398728    398708    371850    372098    292821    328636    318282    319301    322548    309463 
dram[6]:    371954    372045    259053    371982    356812    318277    319532    371498    372052    398921    285263    334003    422621    332727    334012    309469 
dram[7]:    372077    372046    351681    371818    371305    398854    398828    398918    410460    462103    285909    320483    327253    436275    334016    398831 
dram[8]:    371936    372025    318791    371935    371484    318737    398925    398921    398731    459685    461728    253065    319099    394236    309453    309468 
dram[9]:    322058    370860    346476    516220    356717    322256    398741    398937    458441    320590    333333    326288    333975    328194    325051    309470 
dram[10]:    372053    372047    357713    394484    398807    319567    371497    305197    398783    371482    334020    329326    334015    329642    334001    459120 
average row accesses per activate:
dram[0]:  2.779100  2.926407  3.322917  3.506591  2.817664  2.954006  2.751389  2.816643  2.851648  2.915134  3.158218  3.072464  3.127923  3.005128  2.825377  2.922597 
dram[1]:  2.833773  2.857931  3.354204  3.245283  2.928463  2.764787  2.917160  2.684421  2.985755  3.035037  3.168470  3.125905  3.070809  3.050532  2.893300  2.838235 
dram[2]:  2.888579  2.824324  3.306452  3.316434  2.971342  2.795198  2.756643  2.790823  2.891967  2.930265  3.114114  3.101025  3.082037  3.040576  2.877059  2.947233 
dram[3]:  2.815612  2.848101  3.420108  3.096573  2.808181  2.774892  2.839884  2.721245  2.922114  2.930267  3.045206  3.059593  2.977661  2.998619  2.896379  2.870968 
dram[4]:  2.847978  2.834512  3.272251  3.289176  2.789030  2.803725  2.712583  2.806452  2.950425  2.880450  3.144928  3.120944  3.157303  3.023320  2.826568  2.820388 
dram[5]:  2.821674  2.767978  3.194586  3.335652  2.899123  2.887755  2.785226  2.828061  3.122600  2.912409  3.287758  3.072034  2.964706  2.992105  2.831296  2.992327 
dram[6]:  2.853061  2.992908  3.347973  3.336752  2.826667  2.775393  2.821237  2.749674  3.114706  3.001439  3.020436  3.057887  2.852459  3.024837  2.771226  2.763505 
dram[7]:  2.780690  2.972384  3.271215  3.181818  2.685210  2.861386  2.854676  2.840559  2.814077  2.871585  3.044604  3.259939  2.961126  3.113669  2.889299  2.891414 
dram[8]:  2.863319  2.960236  3.276923  3.416813  2.796243  2.739521  2.748261  2.707057  2.917713  2.960563  3.126285  3.209048  3.454178  3.010944  2.853165  3.000000 
dram[9]:  2.845188  2.968704  3.275923  3.294849  2.831944  2.879009  2.757123  2.840170  2.868056  3.057389  3.094675  3.170507  3.010796  3.078189  2.915082  2.906683 
dram[10]:  2.811733  2.846154  3.395307  3.426288  2.804124  2.819941  2.750678  2.817266  2.985694  3.108631  3.088106  3.014327  2.950469  3.008011  2.892289  2.929936 
average row locality = 367560/124128 = 2.961137
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1544      1504      1427      1427      1472      1499      1485      1494      1445      1452      1430      1453      1608      1628      1598      1650 
dram[1]:      1575      1544      1421      1414      1454      1479      1469      1494      1462      1446      1426      1474      1511      1587      1651      1652 
dram[2]:      1546      1534      1409      1421      1470      1470      1482      1528      1451      1476      1446      1469      1564      1626      1621      1636 
dram[3]:      1554      1507      1448      1459      1478      1436      1475      1476      1471      1422      1508      1452      1588      1541      1635      1603 
dram[4]:      1537      1492      1416      1492      1464      1459      1499      1464      1451      1451      1479      1462      1583      1554      1644      1647 
dram[5]:      1527      1500      1418      1433      1464      1470      1497      1513      1475      1400      1439      1469      1591      1596      1648      1672 
dram[6]:      1563      1566      1478      1452      1428      1438      1538      1554      1480      1473      1515      1483      1593      1609      1646      1640 
dram[7]:      1495      1517      1457      1445      1470      1493      1467      1513      1484      1477      1463      1467      1570      1534      1661      1621 
dram[8]:      1526      1512      1437      1451      1452      1400      1476      1512      1474      1459      1457      1427      1588      1572      1615      1632 
dram[9]:      1527      1494      1406      1390      1485      1471      1508      1489      1437      1469      1458      1439      1586      1590      1636      1623 
dram[10]:      1523      1539      1424      1451      1436      1427      1520      1478      1450      1462      1460      1433      1562      1574      1649      1628 
total reads: 265187
bank skew: 1672/1390 = 1.20
chip skew: 24456/23990 = 1.02
number of total write accesses:
dram[0]:       557       524       487       435       506       492       496       503       631       609       626       667       666       716       651       691 
dram[1]:       573       528       454       478       470       531       503       522       634       633       624       686       614       707       681       664 
dram[2]:       528       556       436       476       500       509       489       540       637       625       628       649       615       697       649       654 
dram[3]:       538       518       457       529       513       487       476       535       630       553       715       653       678       630       685       622 
dram[4]:       505       512       459       544       519       498       549       537       632       597       691       654       665       650       654       677 
dram[5]:       530       540       470       485       519       511       539       543       639       595       629       706       677       678       668       668 
dram[6]:       534       544       504       500       480       502       561       555       638       613       702       630       669       705       704       662 
dram[7]:       521       528       509       480       509       530       517       518       635       625       653       665       639       630       688       669 
dram[8]:       527       498       480       500       483       430       500       521       618       643       672       630       975       629       639       657 
dram[9]:       513       498       458       465       554       504       524       519       628       662       634       625       645       654       664       682 
dram[10]:       538       533       457       478       468       468       510       480       637       627       643       671       642       679       714       672 
total reads: 102373
bank skew: 975/430 = 2.27
chip skew: 9503/9188 = 1.03
average mf latency per bank:
dram[0]:      52049     55610     50759     52671     43007     44299     42569     42310     38403     40563     39505     36402     36115     36299     36771     36789
dram[1]:      52341     54773     50907     51632     45322     43318     41845     40637     39622     38774     38785     36423     39628     37211     36426     37697
dram[2]:      53358     54507     51010     50454     45083     43985     42001     39809     37886     38382     38245     37476     38347     36414     38093     36681
dram[3]:      53349     55291     49967     48018     44670     45585     41278     42109     37204     39947     34916     36591     37228     37706     36057     38428
dram[4]:      55353     54295     51054     48179     45042     43498     40112     39893     39457     39809     36715     37050     37765     38378     37053     36442
dram[5]:      51690     53716     50768     49462     42756     43813     41285     39617     37919     37137     38243     36073     36656     37099     37241     36064
dram[6]:      53191     53112     48964     48942     45426     44386     40081     40956     39034     38511     36083     37966     36079     36936     35844     36850
dram[7]:      54564     52610     49212     49465     44080     43637     40334     41256     37476     37245     37123     37976     37191     38005     35187     36547
dram[8]:      53481     55683     47364     48560     46066     45321     42230     41525     38116     38483     37262     39850     36356     38249     36483     37208
dram[9]:      56438     54783     49656     49323     43443     42957     40994     41869     38240     37576     38049     38647     35988     37267     37001     36159
dram[10]:      53470     53778     50398     50221     44449     45462     41279     41750     38619     39636     37254     36687     38146     36714     36189     37797
maximum mf latency per bank:
dram[0]:     309694    309700    309691    309724    309744    309756    309549    309606    295567    295466    317815    317837    309631    309672    309606    309673
dram[1]:     309701    309736    309825    309706    309782    309783    295636    309530    295528    295509    317803    317830    309664    309634    309748    309770
dram[2]:     309625    309689    309691    309697    309695    309707    309508    309513    295484    295509    317808    317820    309612    309618    309694    309627
dram[3]:     309637    309639    309604    309648    309673    309684    309637    309546    295492    295499    317802    317844    309595    309495    309640    309669
dram[4]:     309755    309588    309684    309678    309618    309532    309535    309577    295480    295563    317819    317813    309615    309683    309701    309730
dram[5]:     309609    309732    309655    309778    309676    309690    309584    309626    295564    295378    317797    317824    309613    309648    309695    309617
dram[6]:     309693    309669    309725    309663    309544    309677    309636    309739    295498    295453    295507    317814    309613    309617    309643    309684
dram[7]:     309692    309700    309691    309714    309632    309722    309624    309525    295367    295571    317793    317802    309570    309590    309672    309646
dram[8]:     309677    309736    309720    309772    309717    309553    309554    309499    295566    290513    317799    317854    309615    309650    309695    309704
dram[9]:     309723    309556    309665    309722    309608    309613    309526    290199    295555    295427    317843    317906    309664    309667    309710    309719
dram[10]:     309716    309686    309706    309719    309501    309659    295694    309564    295580    295707    317813    317835    309615    309674    309673    309685
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14932034 n_nop=14790798 n_act=11242 n_pre=11226 n_req=33373 n_rd=96464 n_write=22304 bw_util=0.01591
n_activity=475525 dram_eff=0.4995
bk0: 6176a 14821468i bk1: 6016a 14825547i bk2: 5708a 14834429i bk3: 5708a 14839753i bk4: 5888a 14825663i bk5: 5996a 14824360i bk6: 5940a 14833612i bk7: 5976a 14830419i bk8: 5780a 14827397i bk9: 5808a 14824507i bk10: 5720a 14832406i bk11: 5812a 14821052i bk12: 6432a 14823328i bk13: 6512a 14811833i bk14: 6392a 14819620i bk15: 6600a 14816361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354102
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14932034 n_nop=14790972 n_act=11227 n_pre=11211 n_req=33361 n_rd=96236 n_write=22388 bw_util=0.01589
n_activity=470399 dram_eff=0.5044
bk0: 6300a 14821480i bk1: 6176a 14822473i bk2: 5684a 14833623i bk3: 5656a 14836981i bk4: 5816a 14833877i bk5: 5916a 14824071i bk6: 5876a 14831421i bk7: 5976a 14830008i bk8: 5848a 14826721i bk9: 5784a 14819860i bk10: 5704a 14823350i bk11: 5896a 14820284i bk12: 6044a 14822701i bk13: 6348a 14821440i bk14: 6604a 14818633i bk15: 6608a 14816036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350583
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14932034 n_nop=14790769 n_act=11240 n_pre=11224 n_req=33337 n_rd=96596 n_write=22205 bw_util=0.01591
n_activity=473037 dram_eff=0.5023
bk0: 6184a 14825384i bk1: 6136a 14820912i bk2: 5636a 14839127i bk3: 5684a 14832460i bk4: 5880a 14827941i bk5: 5880a 14825884i bk6: 5928a 14833067i bk7: 6112a 14828033i bk8: 5804a 14818721i bk9: 5904a 14821285i bk10: 5784a 14823737i bk11: 5876a 14824505i bk12: 6256a 14825183i bk13: 6504a 14818152i bk14: 6484a 14819626i bk15: 6544a 14816121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354397
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14932034 n_nop=14790902 n_act=11353 n_pre=11337 n_req=33272 n_rd=96212 n_write=22230 bw_util=0.01586
n_activity=475312 dram_eff=0.4984
bk0: 6216a 14827013i bk1: 6028a 14826846i bk2: 5792a 14838264i bk3: 5836a 14831623i bk4: 5912a 14829332i bk5: 5744a 14831479i bk6: 5900a 14833241i bk7: 5904a 14827393i bk8: 5884a 14825242i bk9: 5688a 14829943i bk10: 6032a 14824952i bk11: 5808a 14824484i bk12: 6352a 14822290i bk13: 6164a 14822523i bk14: 6540a 14819006i bk15: 6412a 14817991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.347786
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14932034 n_nop=14790407 n_act=11356 n_pre=11340 n_req=33437 n_rd=96376 n_write=22555 bw_util=0.01593
n_activity=475629 dram_eff=0.5001
bk0: 6148a 14823872i bk1: 5968a 14827503i bk2: 5664a 14841185i bk3: 5968a 14828994i bk4: 5856a 14822743i bk5: 5836a 14829636i bk6: 5996a 14831625i bk7: 5856a 14828572i bk8: 5804a 14818147i bk9: 5804a 14822350i bk10: 5916a 14822373i bk11: 5848a 14822191i bk12: 6332a 14819162i bk13: 6216a 14817066i bk14: 6576a 14821771i bk15: 6588a 14814305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350724
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14932034 n_nop=14790437 n_act=11284 n_pre=11268 n_req=33509 n_rd=96448 n_write=22597 bw_util=0.01594
n_activity=477607 dram_eff=0.4985
bk0: 6108a 14827119i bk1: 6000a 14824775i bk2: 5672a 14839429i bk3: 5732a 14834835i bk4: 5856a 14829323i bk5: 5880a 14826979i bk6: 5988a 14830695i bk7: 6052a 14826471i bk8: 5900a 14823856i bk9: 5600a 14825487i bk10: 5756a 14832498i bk11: 5876a 14819436i bk12: 6364a 14819278i bk13: 6384a 14820672i bk14: 6592a 14820701i bk15: 6688a 14818827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350756
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14932034 n_nop=14788237 n_act=11541 n_pre=11525 n_req=33959 n_rd=97824 n_write=22907 bw_util=0.01617
n_activity=485789 dram_eff=0.4971
bk0: 6252a 14826383i bk1: 6264a 14822546i bk2: 5912a 14834416i bk3: 5808a 14829388i bk4: 5712a 14829733i bk5: 5752a 14825592i bk6: 6152a 14824893i bk7: 6216a 14821244i bk8: 5920a 14827843i bk9: 5892a 14822651i bk10: 6060a 14819085i bk11: 5932a 14823003i bk12: 6372a 14817562i bk13: 6436a 14814755i bk14: 6584a 14814340i bk15: 6560a 14814194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356057
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14932034 n_nop=14790241 n_act=11353 n_pre=11337 n_req=33450 n_rd=96536 n_write=22567 bw_util=0.01595
n_activity=473345 dram_eff=0.5032
bk0: 5980a 14826976i bk1: 6068a 14824294i bk2: 5828a 14835473i bk3: 5780a 14835435i bk4: 5880a 14828978i bk5: 5972a 14828999i bk6: 5868a 14826866i bk7: 6052a 14828808i bk8: 5936a 14822085i bk9: 5908a 14821641i bk10: 5852a 14824417i bk11: 5868a 14819635i bk12: 6280a 14821258i bk13: 6136a 14823139i bk14: 6644a 14815867i bk15: 6484a 14817647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353141
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14932034 n_nop=14791516 n_act=11157 n_pre=11141 n_req=33392 n_rd=95960 n_write=22260 bw_util=0.01583
n_activity=474408 dram_eff=0.4984
bk0: 6104a 14828097i bk1: 6048a 14828941i bk2: 5748a 14838654i bk3: 5804a 14830288i bk4: 5808a 14832710i bk5: 5600a 14831608i bk6: 5904a 14833503i bk7: 6048a 14827932i bk8: 5896a 14823086i bk9: 5836a 14825162i bk10: 5828a 14823566i bk11: 5708a 14822876i bk12: 6352a 14821111i bk13: 6288a 14822720i bk14: 6460a 14820591i bk15: 6528a 14817909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.342853
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14932034 n_nop=14791422 n_act=11166 n_pre=11150 n_req=33237 n_rd=96032 n_write=22264 bw_util=0.01584
n_activity=471240 dram_eff=0.5021
bk0: 6108a 14826233i bk1: 5976a 14830565i bk2: 5624a 14838320i bk3: 5560a 14835710i bk4: 5940a 14823639i bk5: 5884a 14831634i bk6: 6032a 14823957i bk7: 5956a 14825416i bk8: 5748a 14824245i bk9: 5876a 14823809i bk10: 5832a 14828541i bk11: 5756a 14826590i bk12: 6344a 14823810i bk13: 6360a 14817015i bk14: 6544a 14821877i bk15: 6492a 14819475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355412
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14932034 n_nop=14791452 n_act=11210 n_pre=11194 n_req=33233 n_rd=96064 n_write=22114 bw_util=0.01583
n_activity=472007 dram_eff=0.5007
bk0: 6092a 14825135i bk1: 6156a 14827170i bk2: 5696a 14835605i bk3: 5804a 14835092i bk4: 5744a 14832275i bk5: 5708a 14829055i bk6: 6080a 14832178i bk7: 5912a 14830866i bk8: 5800a 14832298i bk9: 5848a 14824969i bk10: 5840a 14824617i bk11: 5732a 14822349i bk12: 6248a 14822307i bk13: 6296a 14821290i bk14: 6596a 14816439i bk15: 6512a 14819903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350805

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 12009, Miss_rate = 0.057, Pending_hits = 2154, Reservation_fails = 29
L2_cache_bank[1]: Access = 211439, Miss = 12107, Miss_rate = 0.057, Pending_hits = 2150, Reservation_fails = 22
L2_cache_bank[2]: Access = 210583, Miss = 11969, Miss_rate = 0.057, Pending_hits = 2167, Reservation_fails = 29
L2_cache_bank[3]: Access = 211052, Miss = 12090, Miss_rate = 0.057, Pending_hits = 2163, Reservation_fails = 34
L2_cache_bank[4]: Access = 210660, Miss = 11989, Miss_rate = 0.057, Pending_hits = 2114, Reservation_fails = 31
L2_cache_bank[5]: Access = 211508, Miss = 12160, Miss_rate = 0.057, Pending_hits = 2129, Reservation_fails = 36
L2_cache_bank[6]: Access = 211812, Miss = 12157, Miss_rate = 0.057, Pending_hits = 2188, Reservation_fails = 33
L2_cache_bank[7]: Access = 210419, Miss = 11896, Miss_rate = 0.057, Pending_hits = 2068, Reservation_fails = 29
L2_cache_bank[8]: Access = 211444, Miss = 12073, Miss_rate = 0.057, Pending_hits = 2205, Reservation_fails = 35
L2_cache_bank[9]: Access = 211073, Miss = 12021, Miss_rate = 0.057, Pending_hits = 2118, Reservation_fails = 21
L2_cache_bank[10]: Access = 211384, Miss = 12059, Miss_rate = 0.057, Pending_hits = 2150, Reservation_fails = 41
L2_cache_bank[11]: Access = 211175, Miss = 12053, Miss_rate = 0.057, Pending_hits = 2179, Reservation_fails = 26
L2_cache_bank[12]: Access = 211585, Miss = 12241, Miss_rate = 0.058, Pending_hits = 2196, Reservation_fails = 29
L2_cache_bank[13]: Access = 211988, Miss = 12215, Miss_rate = 0.058, Pending_hits = 2171, Reservation_fails = 38
L2_cache_bank[14]: Access = 211059, Miss = 12067, Miss_rate = 0.057, Pending_hits = 2058, Reservation_fails = 22
L2_cache_bank[15]: Access = 211734, Miss = 12067, Miss_rate = 0.057, Pending_hits = 2173, Reservation_fails = 34
L2_cache_bank[16]: Access = 245750, Miss = 12025, Miss_rate = 0.049, Pending_hits = 2373, Reservation_fails = 12
L2_cache_bank[17]: Access = 210842, Miss = 11965, Miss_rate = 0.057, Pending_hits = 2092, Reservation_fails = 18
L2_cache_bank[18]: Access = 209670, Miss = 12043, Miss_rate = 0.057, Pending_hits = 2102, Reservation_fails = 34
L2_cache_bank[19]: Access = 209380, Miss = 11965, Miss_rate = 0.057, Pending_hits = 2087, Reservation_fails = 28
L2_cache_bank[20]: Access = 209183, Miss = 12024, Miss_rate = 0.057, Pending_hits = 2165, Reservation_fails = 24
L2_cache_bank[21]: Access = 210121, Miss = 11992, Miss_rate = 0.057, Pending_hits = 2136, Reservation_fails = 26
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 265187
L2_total_cache_miss_rate = 0.0567
L2_total_cache_pending_hits = 47338
L2_total_cache_reservation_fails = 631
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3245234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 220125
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1116116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9317
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45055
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 622
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.73889
	minimum = 6
	maximum = 42
Network latency average = 8.55054
	minimum = 6
	maximum = 36
Slowest packet = 9332024
Flit latency average = 8.46991
	minimum = 6
	maximum = 35
Slowest flit = 16078185
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0499145
	minimum = 0.0439829 (at node 0)
	maximum = 0.0568112 (at node 28)
Accepted packet rate average = 0.0499145
	minimum = 0.0439829 (at node 0)
	maximum = 0.0568112 (at node 28)
Injected flit rate average = 0.0748717
	minimum = 0.0439829 (at node 0)
	maximum = 0.113622 (at node 28)
Accepted flit rate average= 0.0748717
	minimum = 0.0562004 (at node 45)
	maximum = 0.0928528 (at node 1)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.5317 (22 samples)
	minimum = 6 (22 samples)
	maximum = 433.591 (22 samples)
Network latency average = 19.2051 (22 samples)
	minimum = 6 (22 samples)
	maximum = 321.409 (22 samples)
Flit latency average = 20.0914 (22 samples)
	minimum = 6 (22 samples)
	maximum = 320.727 (22 samples)
Fragmentation average = 0.00471399 (22 samples)
	minimum = 0 (22 samples)
	maximum = 68.9091 (22 samples)
Injected packet rate average = 0.0200193 (22 samples)
	minimum = 0.0165322 (22 samples)
	maximum = 0.0575638 (22 samples)
Accepted packet rate average = 0.0200193 (22 samples)
	minimum = 0.0165322 (22 samples)
	maximum = 0.0575638 (22 samples)
Injected flit rate average = 0.0308538 (22 samples)
	minimum = 0.0200379 (22 samples)
	maximum = 0.0753233 (22 samples)
Accepted flit rate average = 0.0308538 (22 samples)
	minimum = 0.0228656 (22 samples)
	maximum = 0.106907 (22 samples)
Injected packet size average = 1.5412 (22 samples)
Accepted packet size average = 1.5412 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 50 min, 49 sec (10249 sec)
gpgpu_simulation_rate = 13197 (inst/sec)
gpgpu_simulation_rate = 1266 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 164367 Tlb_hit: 154240 Tlb_miss: 10127 Tlb_hit_rate: 0.938388
Shader1: Tlb_access: 160436 Tlb_hit: 150348 Tlb_miss: 10088 Tlb_hit_rate: 0.937121
Shader2: Tlb_access: 161911 Tlb_hit: 151853 Tlb_miss: 10058 Tlb_hit_rate: 0.937879
Shader3: Tlb_access: 165715 Tlb_hit: 155651 Tlb_miss: 10064 Tlb_hit_rate: 0.939269
Shader4: Tlb_access: 169466 Tlb_hit: 158998 Tlb_miss: 10468 Tlb_hit_rate: 0.938230
Shader5: Tlb_access: 163740 Tlb_hit: 153501 Tlb_miss: 10239 Tlb_hit_rate: 0.937468
Shader6: Tlb_access: 168188 Tlb_hit: 157797 Tlb_miss: 10391 Tlb_hit_rate: 0.938218
Shader7: Tlb_access: 163489 Tlb_hit: 153293 Tlb_miss: 10196 Tlb_hit_rate: 0.937635
Shader8: Tlb_access: 165291 Tlb_hit: 154769 Tlb_miss: 10522 Tlb_hit_rate: 0.936343
Shader9: Tlb_access: 166923 Tlb_hit: 156421 Tlb_miss: 10502 Tlb_hit_rate: 0.937085
Shader10: Tlb_access: 162603 Tlb_hit: 152369 Tlb_miss: 10234 Tlb_hit_rate: 0.937061
Shader11: Tlb_access: 167840 Tlb_hit: 157221 Tlb_miss: 10619 Tlb_hit_rate: 0.936731
Shader12: Tlb_access: 165735 Tlb_hit: 155239 Tlb_miss: 10496 Tlb_hit_rate: 0.936670
Shader13: Tlb_access: 171692 Tlb_hit: 160853 Tlb_miss: 10839 Tlb_hit_rate: 0.936870
Shader14: Tlb_access: 165830 Tlb_hit: 155365 Tlb_miss: 10465 Tlb_hit_rate: 0.936893
Shader15: Tlb_access: 167722 Tlb_hit: 157165 Tlb_miss: 10557 Tlb_hit_rate: 0.937057
Shader16: Tlb_access: 172075 Tlb_hit: 161335 Tlb_miss: 10740 Tlb_hit_rate: 0.937585
Shader17: Tlb_access: 168685 Tlb_hit: 158026 Tlb_miss: 10659 Tlb_hit_rate: 0.936811
Shader18: Tlb_access: 169407 Tlb_hit: 158831 Tlb_miss: 10576 Tlb_hit_rate: 0.937570
Shader19: Tlb_access: 164265 Tlb_hit: 153891 Tlb_miss: 10374 Tlb_hit_rate: 0.936846
Shader20: Tlb_access: 161519 Tlb_hit: 151221 Tlb_miss: 10298 Tlb_hit_rate: 0.936243
Shader21: Tlb_access: 162642 Tlb_hit: 152172 Tlb_miss: 10470 Tlb_hit_rate: 0.935625
Shader22: Tlb_access: 162046 Tlb_hit: 152038 Tlb_miss: 10008 Tlb_hit_rate: 0.938240
Shader23: Tlb_access: 168377 Tlb_hit: 158009 Tlb_miss: 10368 Tlb_hit_rate: 0.938424
Shader24: Tlb_access: 166472 Tlb_hit: 155990 Tlb_miss: 10482 Tlb_hit_rate: 0.937034
Shader25: Tlb_access: 166658 Tlb_hit: 156110 Tlb_miss: 10548 Tlb_hit_rate: 0.936709
Shader26: Tlb_access: 164738 Tlb_hit: 154410 Tlb_miss: 10328 Tlb_hit_rate: 0.937307
Shader27: Tlb_access: 161339 Tlb_hit: 151167 Tlb_miss: 10172 Tlb_hit_rate: 0.936953
Tlb_tot_access: 4639171 Tlb_tot_hit: 4348283, Tlb_tot_miss: 290888, Tlb_tot_hit_rate: 0.937297
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1286 Tlb_invalidate: 1186 Tlb_evict: 0 Tlb_page_evict: 1186
Shader1: Tlb_validate: 1263 Tlb_invalidate: 1166 Tlb_evict: 0 Tlb_page_evict: 1166
Shader2: Tlb_validate: 1257 Tlb_invalidate: 1161 Tlb_evict: 0 Tlb_page_evict: 1161
Shader3: Tlb_validate: 1265 Tlb_invalidate: 1167 Tlb_evict: 0 Tlb_page_evict: 1167
Shader4: Tlb_validate: 1262 Tlb_invalidate: 1162 Tlb_evict: 0 Tlb_page_evict: 1162
Shader5: Tlb_validate: 1270 Tlb_invalidate: 1171 Tlb_evict: 0 Tlb_page_evict: 1171
Shader6: Tlb_validate: 1263 Tlb_invalidate: 1165 Tlb_evict: 0 Tlb_page_evict: 1165
Shader7: Tlb_validate: 1250 Tlb_invalidate: 1155 Tlb_evict: 0 Tlb_page_evict: 1155
Shader8: Tlb_validate: 1276 Tlb_invalidate: 1176 Tlb_evict: 0 Tlb_page_evict: 1176
Shader9: Tlb_validate: 1235 Tlb_invalidate: 1141 Tlb_evict: 0 Tlb_page_evict: 1141
Shader10: Tlb_validate: 1264 Tlb_invalidate: 1165 Tlb_evict: 0 Tlb_page_evict: 1165
Shader11: Tlb_validate: 1252 Tlb_invalidate: 1154 Tlb_evict: 0 Tlb_page_evict: 1154
Shader12: Tlb_validate: 1282 Tlb_invalidate: 1185 Tlb_evict: 0 Tlb_page_evict: 1185
Shader13: Tlb_validate: 1272 Tlb_invalidate: 1173 Tlb_evict: 0 Tlb_page_evict: 1173
Shader14: Tlb_validate: 1267 Tlb_invalidate: 1168 Tlb_evict: 0 Tlb_page_evict: 1168
Shader15: Tlb_validate: 1275 Tlb_invalidate: 1175 Tlb_evict: 0 Tlb_page_evict: 1175
Shader16: Tlb_validate: 1299 Tlb_invalidate: 1196 Tlb_evict: 0 Tlb_page_evict: 1196
Shader17: Tlb_validate: 1281 Tlb_invalidate: 1181 Tlb_evict: 0 Tlb_page_evict: 1181
Shader18: Tlb_validate: 1281 Tlb_invalidate: 1180 Tlb_evict: 0 Tlb_page_evict: 1180
Shader19: Tlb_validate: 1262 Tlb_invalidate: 1168 Tlb_evict: 0 Tlb_page_evict: 1168
Shader20: Tlb_validate: 1252 Tlb_invalidate: 1156 Tlb_evict: 0 Tlb_page_evict: 1156
Shader21: Tlb_validate: 1270 Tlb_invalidate: 1167 Tlb_evict: 0 Tlb_page_evict: 1167
Shader22: Tlb_validate: 1261 Tlb_invalidate: 1164 Tlb_evict: 0 Tlb_page_evict: 1164
Shader23: Tlb_validate: 1276 Tlb_invalidate: 1172 Tlb_evict: 0 Tlb_page_evict: 1172
Shader24: Tlb_validate: 1269 Tlb_invalidate: 1167 Tlb_evict: 0 Tlb_page_evict: 1167
Shader25: Tlb_validate: 1299 Tlb_invalidate: 1193 Tlb_evict: 0 Tlb_page_evict: 1193
Shader26: Tlb_validate: 1239 Tlb_invalidate: 1141 Tlb_evict: 0 Tlb_page_evict: 1141
Shader27: Tlb_validate: 1258 Tlb_invalidate: 1165 Tlb_evict: 0 Tlb_page_evict: 1165
Tlb_tot_valiate: 35486 Tlb_invalidate: 32720, Tlb_tot_evict: 0, Tlb_tot_evict page: 32720
========================================TLB statistics(thrashing)==============================
Shader0: Page: 786480 Trashed: 1 | Page: 786536 Trashed: 1 | Page: 786548 Trashed: 1 | Page: 786744 Trashed: 1 | Page: 786772 Trashed: 1 | Page: 786800 Trashed: 1 | Page: 786828 Trashed: 1 | Page: 786856 Trashed: 1 | Page: 786876 Trashed: 1 | Page: 786884 Trashed: 1 | Page: 786904 Trashed: 1 | Page: 786932 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 7 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 4 | Page: 786950 Trashed: 4 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 7 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 4 | Page: 786958 Trashed: 4 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 3 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 4 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 3 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 4 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 3 | Page: 786970 Trashed: 4 | Page: 786971 Trashed: 3 | Page: 786972 Trashed: 2 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 2 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 4 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 2 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 4 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 2 | Page: 786983 Trashed: 4 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 4 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 4 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 4 | Page: 786992 Trashed: 5 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 2 | Page: 786995 Trashed: 3 | Page: 786996 Trashed: 4 | Page: 786997 Trashed: 2 | Page: 786999 Trashed: 4 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 1 | Page: 787003 Trashed: 6 | Page: 787004 Trashed: 4 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 4 | Page: 787007 Trashed: 4 | Page: 787008 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 1 | Page: 787151 Trashed: 1 | Page: 787235 Trashed: 1 | Page: 787282 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787485 Trashed: 1 | Page: 787486 Trashed: 1 | Page: 787487 Trashed: 2 | Page: 787572 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 787992 Trashed: 1 | Page: 788072 Trashed: 2 | Page: 788073 Trashed: 2 | Page: 788074 Trashed: 2 | Page: 788075 Trashed: 2 | Page: 788135 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788157 Trashed: 1 | Page: 788158 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788241 Trashed: 1 | Page: 788242 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788325 Trashed: 1 | Page: 788326 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788410 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788469 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788493 Trashed: 1 | Page: 788494 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788553 Trashed: 1 | Page: 788554 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788636 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788638 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788696 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788701 Trashed: 1 | Page: 788705 Trashed: 2 | Page: 788706 Trashed: 1 | Page: 788707 Trashed: 2 | Page: 788708 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788711 Trashed: 1 | Page: 788713 Trashed: 2 | Page: 788714 Trashed: 1 | Page: 788715 Trashed: 1 | Page: 788717 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788884 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 403
Shader1: Page: 786453 Trashed: 1 | Page: 786466 Trashed: 1 | Page: 786481 Trashed: 1 | Page: 786509 Trashed: 1 | Page: 786522 Trashed: 1 | Page: 786537 Trashed: 1 | Page: 786745 Trashed: 1 | Page: 786766 Trashed: 1 | Page: 786773 Trashed: 1 | Page: 786801 Trashed: 1 | Page: 786829 Trashed: 1 | Page: 786857 Trashed: 1 | Page: 786877 Trashed: 1 | Page: 786885 Trashed: 1 | Page: 786905 Trashed: 1 | Page: 786933 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 7 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 4 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 7 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 4 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 5 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 5 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 4 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 4 | Page: 786971 Trashed: 3 | Page: 786972 Trashed: 2 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 2 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 4 | Page: 786979 Trashed: 4 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 4 | Page: 786982 Trashed: 2 | Page: 786983 Trashed: 5 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 5 | Page: 786986 Trashed: 4 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 2 | Page: 786990 Trashed: 6 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 3 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 2 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 4 | Page: 786997 Trashed: 3 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 4 | Page: 787000 Trashed: 5 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 5 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 3 | Page: 787008 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787154 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787200 Trashed: 1 | Page: 787201 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787240 Trashed: 1 | Page: 787285 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787368 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787407 Trashed: 1 | Page: 787452 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787827 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 787913 Trashed: 1 | Page: 787995 Trashed: 1 | Page: 788076 Trashed: 2 | Page: 788077 Trashed: 2 | Page: 788078 Trashed: 2 | Page: 788140 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788161 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788244 Trashed: 1 | Page: 788245 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788413 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788473 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788496 Trashed: 1 | Page: 788497 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788556 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788639 Trashed: 1 | Page: 788640 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788672 Trashed: 2 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 2 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788689 Trashed: 2 | Page: 788695 Trashed: 1 | Page: 788696 Trashed: 1 | Page: 788699 Trashed: 1 | Page: 788701 Trashed: 1 | Page: 788702 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788708 Trashed: 1 | Page: 788710 Trashed: 2 | Page: 788711 Trashed: 1 | Page: 788712 Trashed: 2 | Page: 788713 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788715 Trashed: 1 | Page: 788716 Trashed: 1 | Page: 788717 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Page: 788924 Trashed: 2 | Total 406
Shader2: Page: 786454 Trashed: 1 | Page: 786482 Trashed: 1 | Page: 786495 Trashed: 1 | Page: 786510 Trashed: 1 | Page: 786538 Trashed: 1 | Page: 786566 Trashed: 1 | Page: 786746 Trashed: 1 | Page: 786767 Trashed: 1 | Page: 786774 Trashed: 1 | Page: 786802 Trashed: 1 | Page: 786830 Trashed: 1 | Page: 786858 Trashed: 1 | Page: 786878 Trashed: 1 | Page: 786886 Trashed: 1 | Page: 786906 Trashed: 1 | Page: 786934 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786946 Trashed: 6 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 5 | Page: 786951 Trashed: 3 | Page: 786953 Trashed: 6 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 5 | Page: 786958 Trashed: 2 | Page: 786960 Trashed: 5 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 5 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 3 | Page: 786970 Trashed: 4 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 3 | Page: 786973 Trashed: 3 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 4 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 4 | Page: 786979 Trashed: 3 | Page: 786980 Trashed: 4 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 1 | Page: 786983 Trashed: 4 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 5 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 3 | Page: 786989 Trashed: 4 | Page: 786990 Trashed: 6 | Page: 786991 Trashed: 2 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 3 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 3 | Page: 786997 Trashed: 2 | Page: 786999 Trashed: 4 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 6 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 5 | Page: 787007 Trashed: 3 | Page: 787008 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 1 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787157 Trashed: 1 | Page: 787203 Trashed: 1 | Page: 787204 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787371 Trashed: 1 | Page: 787372 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787455 Trashed: 1 | Page: 787456 Trashed: 1 | Page: 787540 Trashed: 1 | Page: 787662 Trashed: 1 | Page: 787746 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788079 Trashed: 2 | Page: 788080 Trashed: 2 | Page: 788081 Trashed: 2 | Page: 788142 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788164 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788247 Trashed: 1 | Page: 788248 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788331 Trashed: 1 | Page: 788332 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788416 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788475 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788499 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788644 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 2 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788692 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788697 Trashed: 1 | Page: 788699 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788701 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788704 Trashed: 2 | Page: 788705 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788709 Trashed: 1 | Page: 788710 Trashed: 2 | Page: 788711 Trashed: 1 | Page: 788712 Trashed: 1 | Page: 788714 Trashed: 2 | Page: 788715 Trashed: 1 | Page: 788717 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 395
Shader3: Page: 786455 Trashed: 1 | Page: 786511 Trashed: 1 | Page: 786524 Trashed: 1 | Page: 786539 Trashed: 1 | Page: 786551 Trashed: 1 | Page: 786747 Trashed: 1 | Page: 786775 Trashed: 1 | Page: 786803 Trashed: 1 | Page: 786831 Trashed: 1 | Page: 786859 Trashed: 1 | Page: 786879 Trashed: 1 | Page: 786887 Trashed: 1 | Page: 786907 Trashed: 1 | Page: 786935 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 6 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 6 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 6 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 6 | Page: 786958 Trashed: 3 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 4 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 4 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 2 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 5 | Page: 786972 Trashed: 5 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 4 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 5 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 4 | Page: 786979 Trashed: 3 | Page: 786980 Trashed: 4 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 2 | Page: 786983 Trashed: 5 | Page: 786984 Trashed: 3 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 3 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 4 | Page: 786992 Trashed: 6 | Page: 786993 Trashed: 3 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 4 | Page: 786997 Trashed: 4 | Page: 786998 Trashed: 3 | Page: 786999 Trashed: 2 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 2 | Page: 787003 Trashed: 4 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 5 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 2 | Page: 787008 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787160 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787206 Trashed: 1 | Page: 787207 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787413 Trashed: 1 | Page: 787458 Trashed: 1 | Page: 787459 Trashed: 1 | Page: 787460 Trashed: 1 | Page: 787495 Trashed: 1 | Page: 787496 Trashed: 2 | Page: 787665 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 787919 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788082 Trashed: 2 | Page: 788083 Trashed: 2 | Page: 788084 Trashed: 2 | Page: 788165 Trashed: 1 | Page: 788166 Trashed: 1 | Page: 788167 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788251 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788334 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788478 Trashed: 1 | Page: 788479 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788562 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788647 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788691 Trashed: 1 | Page: 788692 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788701 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788709 Trashed: 2 | Page: 788711 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788715 Trashed: 1 | Page: 788717 Trashed: 1 | Page: 788718 Trashed: 2 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 400
Shader4: Page: 786456 Trashed: 1 | Page: 786512 Trashed: 1 | Page: 786540 Trashed: 1 | Page: 786748 Trashed: 1 | Page: 786776 Trashed: 1 | Page: 786804 Trashed: 1 | Page: 786832 Trashed: 1 | Page: 786860 Trashed: 1 | Page: 786880 Trashed: 1 | Page: 786888 Trashed: 1 | Page: 786908 Trashed: 1 | Page: 786936 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 4 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 7 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 4 | Page: 786954 Trashed: 4 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 7 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 3 | Page: 786961 Trashed: 3 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 4 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 4 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 3 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 4 | Page: 786972 Trashed: 3 | Page: 786973 Trashed: 3 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 3 | Page: 786976 Trashed: 5 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 4 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 3 | Page: 786981 Trashed: 4 | Page: 786982 Trashed: 2 | Page: 786983 Trashed: 3 | Page: 786984 Trashed: 3 | Page: 786985 Trashed: 1 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 3 | Page: 786989 Trashed: 5 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 4 | Page: 786992 Trashed: 3 | Page: 786993 Trashed: 3 | Page: 786994 Trashed: 3 | Page: 786995 Trashed: 5 | Page: 786996 Trashed: 4 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 4 | Page: 787000 Trashed: 4 | Page: 787001 Trashed: 4 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 4 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 3 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787209 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787377 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787526 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787668 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 788004 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788086 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788170 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788253 Trashed: 1 | Page: 788254 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788337 Trashed: 1 | Page: 788338 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788506 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788566 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788649 Trashed: 1 | Page: 788650 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788691 Trashed: 1 | Page: 788692 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788702 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788708 Trashed: 2 | Page: 788710 Trashed: 1 | Page: 788711 Trashed: 1 | Page: 788712 Trashed: 2 | Page: 788715 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 386
Shader5: Page: 786442 Trashed: 1 | Page: 786457 Trashed: 1 | Page: 786485 Trashed: 1 | Page: 786513 Trashed: 1 | Page: 786526 Trashed: 1 | Page: 786541 Trashed: 1 | Page: 786554 Trashed: 1 | Page: 786749 Trashed: 1 | Page: 786777 Trashed: 1 | Page: 786805 Trashed: 1 | Page: 786833 Trashed: 2 | Page: 786861 Trashed: 1 | Page: 786881 Trashed: 1 | Page: 786889 Trashed: 1 | Page: 786909 Trashed: 1 | Page: 786937 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 4 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 7 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 4 | Page: 786954 Trashed: 4 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 7 | Page: 786959 Trashed: 4 | Page: 786960 Trashed: 3 | Page: 786961 Trashed: 3 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 4 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 4 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 4 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 3 | Page: 786972 Trashed: 3 | Page: 786973 Trashed: 3 | Page: 786974 Trashed: 2 | Page: 786975 Trashed: 1 | Page: 786976 Trashed: 3 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 5 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 5 | Page: 786981 Trashed: 1 | Page: 786982 Trashed: 3 | Page: 786983 Trashed: 5 | Page: 786984 Trashed: 3 | Page: 786985 Trashed: 4 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 3 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 3 | Page: 786993 Trashed: 5 | Page: 786994 Trashed: 3 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 4 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 2 | Page: 787000 Trashed: 4 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 5 | Page: 787004 Trashed: 4 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 4 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 1 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 1 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787166 Trashed: 1 | Page: 787167 Trashed: 1 | Page: 787213 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787296 Trashed: 1 | Page: 787297 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787380 Trashed: 1 | Page: 787381 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787420 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787465 Trashed: 1 | Page: 787502 Trashed: 1 | Page: 787503 Trashed: 1 | Page: 787504 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 788007 Trashed: 2 | Page: 788008 Trashed: 1 | Page: 788009 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788088 Trashed: 1 | Page: 788089 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788173 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788257 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788341 Trashed: 2 | Page: 788342 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788485 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788509 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788652 Trashed: 1 | Page: 788653 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788690 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788701 Trashed: 1 | Page: 788702 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788705 Trashed: 2 | Page: 788706 Trashed: 2 | Page: 788709 Trashed: 1 | Page: 788710 Trashed: 2 | Page: 788711 Trashed: 2 | Page: 788712 Trashed: 2 | Page: 788713 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788716 Trashed: 1 | Page: 788717 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 2 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 422
Shader6: Page: 786458 Trashed: 1 | Page: 786486 Trashed: 1 | Page: 786499 Trashed: 1 | Page: 786514 Trashed: 1 | Page: 786542 Trashed: 1 | Page: 786750 Trashed: 1 | Page: 786778 Trashed: 1 | Page: 786806 Trashed: 1 | Page: 786834 Trashed: 1 | Page: 786862 Trashed: 1 | Page: 786882 Trashed: 1 | Page: 786910 Trashed: 1 | Page: 786938 Trashed: 2 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 5 | Page: 786948 Trashed: 3 | Page: 786950 Trashed: 6 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 4 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 5 | Page: 786955 Trashed: 3 | Page: 786957 Trashed: 6 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 3 | Page: 786961 Trashed: 3 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 4 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 3 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 5 | Page: 786972 Trashed: 3 | Page: 786973 Trashed: 4 | Page: 786974 Trashed: 4 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 4 | Page: 786977 Trashed: 3 | Page: 786978 Trashed: 4 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 4 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 4 | Page: 786983 Trashed: 5 | Page: 786984 Trashed: 3 | Page: 786985 Trashed: 3 | Page: 786986 Trashed: 1 | Page: 786987 Trashed: 5 | Page: 786988 Trashed: 3 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 2 | Page: 786992 Trashed: 3 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 3 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 4 | Page: 786997 Trashed: 4 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 4 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 4 | Page: 787004 Trashed: 5 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 4 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 1 | Page: 787085 Trashed: 1 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787169 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787215 Trashed: 1 | Page: 787216 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787300 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787384 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787467 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 788010 Trashed: 2 | Page: 788011 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788091 Trashed: 1 | Page: 788092 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788175 Trashed: 1 | Page: 788176 Trashed: 1 | Page: 788177 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788343 Trashed: 1 | Page: 788344 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788428 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788487 Trashed: 1 | Page: 788488 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788571 Trashed: 1 | Page: 788572 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788654 Trashed: 1 | Page: 788655 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788691 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788699 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788705 Trashed: 2 | Page: 788706 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788708 Trashed: 1 | Page: 788709 Trashed: 2 | Page: 788711 Trashed: 2 | Page: 788712 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788714 Trashed: 2 | Page: 788715 Trashed: 2 | Page: 788717 Trashed: 2 | Page: 788718 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 396
Shader7: Page: 786472 Trashed: 1 | Page: 786487 Trashed: 1 | Page: 786515 Trashed: 1 | Page: 786543 Trashed: 1 | Page: 786751 Trashed: 1 | Page: 786779 Trashed: 1 | Page: 786786 Trashed: 1 | Page: 786807 Trashed: 1 | Page: 786835 Trashed: 1 | Page: 786863 Trashed: 1 | Page: 786883 Trashed: 1 | Page: 786911 Trashed: 1 | Page: 786939 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 6 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 6 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 6 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 6 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 4 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 3 | Page: 786964 Trashed: 4 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 3 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 4 | Page: 786972 Trashed: 3 | Page: 786973 Trashed: 3 | Page: 786974 Trashed: 2 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 3 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 4 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 5 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 2 | Page: 786983 Trashed: 3 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 3 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 4 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 6 | Page: 786994 Trashed: 2 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 4 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 2 | Page: 787000 Trashed: 4 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 4 | Page: 787004 Trashed: 4 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 4 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 1 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787172 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787257 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787387 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787471 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787677 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788013 Trashed: 1 | Page: 788014 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788094 Trashed: 1 | Page: 788095 Trashed: 1 | Page: 788096 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788179 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788263 Trashed: 1 | Page: 788264 Trashed: 2 | Page: 788300 Trashed: 1 | Page: 788302 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788346 Trashed: 1 | Page: 788347 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788431 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788574 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788657 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788659 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788692 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788699 Trashed: 1 | Page: 788701 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788705 Trashed: 2 | Page: 788711 Trashed: 1 | Page: 788713 Trashed: 2 | Page: 788717 Trashed: 2 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 378
Shader8: Page: 786432 Trashed: 1 | Page: 786460 Trashed: 1 | Page: 786473 Trashed: 1 | Page: 786488 Trashed: 1 | Page: 786501 Trashed: 1 | Page: 786516 Trashed: 1 | Page: 786752 Trashed: 1 | Page: 786780 Trashed: 1 | Page: 786808 Trashed: 1 | Page: 786836 Trashed: 1 | Page: 786856 Trashed: 1 | Page: 786864 Trashed: 1 | Page: 786884 Trashed: 1 | Page: 786912 Trashed: 1 | Page: 786940 Trashed: 1 | Page: 786944 Trashed: 4 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 7 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 4 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 7 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 3 | Page: 786958 Trashed: 3 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 3 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 3 | Page: 786964 Trashed: 3 | Page: 786965 Trashed: 4 | Page: 786966 Trashed: 3 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 3 | Page: 786972 Trashed: 3 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 3 | Page: 786976 Trashed: 2 | Page: 786977 Trashed: 4 | Page: 786978 Trashed: 4 | Page: 786979 Trashed: 3 | Page: 786980 Trashed: 4 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 3 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 4 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 4 | Page: 786987 Trashed: 3 | Page: 786988 Trashed: 4 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 4 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 4 | Page: 786994 Trashed: 3 | Page: 786996 Trashed: 4 | Page: 786997 Trashed: 3 | Page: 786998 Trashed: 4 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 6 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 3 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 1 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787137 Trashed: 1 | Page: 787138 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787222 Trashed: 1 | Page: 787259 Trashed: 2 | Page: 787260 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787305 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787390 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787848 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 788015 Trashed: 2 | Page: 788016 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788096 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788098 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788265 Trashed: 1 | Page: 788266 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788349 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788410 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788434 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788493 Trashed: 1 | Page: 788494 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788577 Trashed: 1 | Page: 788578 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788660 Trashed: 1 | Page: 788661 Trashed: 1 | Page: 788662 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 2 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788690 Trashed: 1 | Page: 788692 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788699 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788705 Trashed: 2 | Page: 788706 Trashed: 2 | Page: 788708 Trashed: 1 | Page: 788711 Trashed: 2 | Page: 788712 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788716 Trashed: 1 | Page: 788717 Trashed: 2 | Page: 788719 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 413
Shader9: Page: 786433 Trashed: 1 | Page: 786461 Trashed: 1 | Page: 786489 Trashed: 1 | Page: 786753 Trashed: 1 | Page: 786781 Trashed: 1 | Page: 786809 Trashed: 1 | Page: 786832 Trashed: 1 | Page: 786837 Trashed: 1 | Page: 786857 Trashed: 1 | Page: 786865 Trashed: 1 | Page: 786885 Trashed: 1 | Page: 786913 Trashed: 1 | Page: 786941 Trashed: 1 | Page: 786944 Trashed: 4 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 7 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 4 | Page: 786951 Trashed: 4 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 7 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 3 | Page: 786958 Trashed: 4 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 3 | Page: 786961 Trashed: 4 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 5 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 3 | Page: 786967 Trashed: 4 | Page: 786968 Trashed: 4 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 3 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 3 | Page: 786976 Trashed: 3 | Page: 786977 Trashed: 3 | Page: 786978 Trashed: 3 | Page: 786979 Trashed: 4 | Page: 786980 Trashed: 4 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 2 | Page: 786983 Trashed: 4 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 5 | Page: 786987 Trashed: 4 | Page: 786988 Trashed: 1 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 4 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 4 | Page: 786994 Trashed: 5 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 5 | Page: 786998 Trashed: 3 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 4 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 4 | Page: 787004 Trashed: 4 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 3 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 1 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 1 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 1 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 1 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 1 | Page: 787085 Trashed: 1 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787140 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787309 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788019 Trashed: 1 | Page: 788020 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788101 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788185 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788268 Trashed: 1 | Page: 788269 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788336 Trashed: 2 | Page: 788337 Trashed: 1 | Page: 788338 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788352 Trashed: 1 | Page: 788353 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788436 Trashed: 1 | Page: 788437 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788496 Trashed: 1 | Page: 788497 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788580 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788603 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788664 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788692 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788708 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788712 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 374
Shader10: Page: 786434 Trashed: 1 | Page: 786462 Trashed: 1 | Page: 786475 Trashed: 1 | Page: 786490 Trashed: 1 | Page: 786518 Trashed: 1 | Page: 786546 Trashed: 2 | Page: 786754 Trashed: 1 | Page: 786782 Trashed: 1 | Page: 786810 Trashed: 1 | Page: 786833 Trashed: 1 | Page: 786838 Trashed: 1 | Page: 786858 Trashed: 1 | Page: 786866 Trashed: 1 | Page: 786886 Trashed: 1 | Page: 786914 Trashed: 1 | Page: 786942 Trashed: 1 | Page: 786944 Trashed: 5 | Page: 786945 Trashed: 3 | Page: 786947 Trashed: 6 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 5 | Page: 786952 Trashed: 3 | Page: 786954 Trashed: 6 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 5 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 3 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 3 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 2 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 3 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 4 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 3 | Page: 786976 Trashed: 4 | Page: 786977 Trashed: 5 | Page: 786978 Trashed: 2 | Page: 786979 Trashed: 4 | Page: 786980 Trashed: 4 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 2 | Page: 786984 Trashed: 4 | Page: 786985 Trashed: 3 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 6 | Page: 786988 Trashed: 2 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 3 | Page: 786992 Trashed: 5 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 4 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 2 | Page: 786997 Trashed: 3 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 5 | Page: 787001 Trashed: 4 | Page: 787002 Trashed: 1 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 3 | Page: 787007 Trashed: 3 | Page: 787008 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 1 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 1 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787143 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787228 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787266 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787311 Trashed: 1 | Page: 787312 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787395 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787478 Trashed: 2 | Page: 787479 Trashed: 1 | Page: 787480 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 787941 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788022 Trashed: 1 | Page: 788023 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788103 Trashed: 1 | Page: 788104 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788187 Trashed: 1 | Page: 788188 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788271 Trashed: 1 | Page: 788272 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788339 Trashed: 2 | Page: 788340 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788355 Trashed: 1 | Page: 788356 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788416 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788439 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788499 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788584 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788606 Trashed: 1 | Page: 788667 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788690 Trashed: 1 | Page: 788692 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788699 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788701 Trashed: 1 | Page: 788702 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788708 Trashed: 1 | Page: 788709 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788715 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 409
Shader11: Page: 786435 Trashed: 1 | Page: 786463 Trashed: 1 | Page: 786491 Trashed: 1 | Page: 786519 Trashed: 1 | Page: 786532 Trashed: 1 | Page: 786755 Trashed: 1 | Page: 786783 Trashed: 1 | Page: 786811 Trashed: 1 | Page: 786839 Trashed: 1 | Page: 786859 Trashed: 1 | Page: 786867 Trashed: 1 | Page: 786887 Trashed: 1 | Page: 786915 Trashed: 1 | Page: 786944 Trashed: 6 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 6 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 6 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 6 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 6 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 4 | Page: 786961 Trashed: 3 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 4 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 3 | Page: 786973 Trashed: 4 | Page: 786974 Trashed: 4 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 3 | Page: 786977 Trashed: 6 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 3 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 3 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 3 | Page: 786985 Trashed: 3 | Page: 786986 Trashed: 6 | Page: 786987 Trashed: 4 | Page: 786988 Trashed: 2 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 4 | Page: 786991 Trashed: 3 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 4 | Page: 786994 Trashed: 4 | Page: 786996 Trashed: 2 | Page: 786997 Trashed: 4 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 2 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 4 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 5 | Page: 787005 Trashed: 3 | Page: 787007 Trashed: 3 | Page: 787009 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787072 Trashed: 1 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 1 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 1 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787146 Trashed: 1 | Page: 787147 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787230 Trashed: 1 | Page: 787231 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787314 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787398 Trashed: 1 | Page: 787437 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787689 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787857 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788025 Trashed: 1 | Page: 788026 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788106 Trashed: 1 | Page: 788107 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788191 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788274 Trashed: 1 | Page: 788275 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788312 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788358 Trashed: 1 | Page: 788359 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788442 Trashed: 1 | Page: 788443 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788586 Trashed: 1 | Page: 788587 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788692 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788701 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788708 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788711 Trashed: 1 | Page: 788712 Trashed: 2 | Page: 788715 Trashed: 2 | Page: 788719 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 393
Shader12: Page: 786436 Trashed: 1 | Page: 786464 Trashed: 1 | Page: 786492 Trashed: 1 | Page: 786520 Trashed: 1 | Page: 786756 Trashed: 1 | Page: 786784 Trashed: 1 | Page: 786812 Trashed: 1 | Page: 786840 Trashed: 1 | Page: 786860 Trashed: 1 | Page: 786868 Trashed: 1 | Page: 786888 Trashed: 1 | Page: 786916 Trashed: 1 | Page: 786944 Trashed: 7 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 4 | Page: 786948 Trashed: 4 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 7 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 4 | Page: 786955 Trashed: 4 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 1 | Page: 786958 Trashed: 5 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 3 | Page: 786961 Trashed: 4 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 4 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 3 | Page: 786972 Trashed: 3 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 4 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 5 | Page: 786977 Trashed: 3 | Page: 786978 Trashed: 2 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 4 | Page: 786982 Trashed: 3 | Page: 786983 Trashed: 6 | Page: 786984 Trashed: 4 | Page: 786985 Trashed: 3 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 5 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 3 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 4 | Page: 786995 Trashed: 4 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 4 | Page: 786998 Trashed: 3 | Page: 787001 Trashed: 6 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 3 | Page: 787004 Trashed: 4 | Page: 787005 Trashed: 3 | Page: 787007 Trashed: 2 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787148 Trashed: 1 | Page: 787149 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787234 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787317 Trashed: 1 | Page: 787318 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787692 Trashed: 1 | Page: 787860 Trashed: 1 | Page: 787863 Trashed: 1 | Page: 787944 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 788027 Trashed: 2 | Page: 788028 Trashed: 1 | Page: 788029 Trashed: 1 | Page: 788030 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788109 Trashed: 1 | Page: 788110 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788193 Trashed: 1 | Page: 788194 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788277 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788361 Trashed: 1 | Page: 788362 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788445 Trashed: 1 | Page: 788446 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788506 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788589 Trashed: 1 | Page: 788590 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788672 Trashed: 2 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 2 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788691 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788696 Trashed: 1 | Page: 788697 Trashed: 1 | Page: 788702 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788708 Trashed: 1 | Page: 788711 Trashed: 2 | Page: 788712 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788715 Trashed: 1 | Page: 788716 Trashed: 1 | Page: 788717 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 410
Shader13: Page: 786437 Trashed: 1 | Page: 786465 Trashed: 1 | Page: 786478 Trashed: 1 | Page: 786493 Trashed: 1 | Page: 786506 Trashed: 1 | Page: 786521 Trashed: 1 | Page: 786666 Trashed: 1 | Page: 786757 Trashed: 1 | Page: 786785 Trashed: 1 | Page: 786792 Trashed: 2 | Page: 786813 Trashed: 1 | Page: 786841 Trashed: 1 | Page: 786861 Trashed: 1 | Page: 786869 Trashed: 1 | Page: 786889 Trashed: 1 | Page: 786917 Trashed: 1 | Page: 786944 Trashed: 7 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 4 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 7 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 4 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 1 | Page: 786958 Trashed: 5 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 3 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 3 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 2 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 4 | Page: 786969 Trashed: 3 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 2 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 4 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 3 | Page: 786977 Trashed: 4 | Page: 786978 Trashed: 2 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 4 | Page: 786982 Trashed: 3 | Page: 786983 Trashed: 3 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 3 | Page: 786986 Trashed: 5 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 2 | Page: 786989 Trashed: 4 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 4 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 5 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 5 | Page: 786998 Trashed: 3 | Page: 786999 Trashed: 2 | Page: 787001 Trashed: 4 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 4 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 3 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 1 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787151 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787237 Trashed: 1 | Page: 787274 Trashed: 2 | Page: 787319 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787404 Trashed: 1 | Page: 787405 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787526 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 787863 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 788112 Trashed: 1 | Page: 788113 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788196 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788217 Trashed: 1 | Page: 788218 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788280 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788364 Trashed: 1 | Page: 788365 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788448 Trashed: 1 | Page: 788449 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788509 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788592 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788701 Trashed: 1 | Page: 788702 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788706 Trashed: 2 | Page: 788709 Trashed: 2 | Page: 788710 Trashed: 1 | Page: 788716 Trashed: 2 | Page: 788717 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 399
Shader14: Page: 786438 Trashed: 1 | Page: 786466 Trashed: 1 | Page: 786494 Trashed: 1 | Page: 786507 Trashed: 1 | Page: 786550 Trashed: 1 | Page: 786730 Trashed: 1 | Page: 786754 Trashed: 1 | Page: 786758 Trashed: 1 | Page: 786786 Trashed: 1 | Page: 786814 Trashed: 1 | Page: 786842 Trashed: 1 | Page: 786862 Trashed: 1 | Page: 786870 Trashed: 1 | Page: 786890 Trashed: 1 | Page: 786918 Trashed: 1 | Page: 786944 Trashed: 6 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 5 | Page: 786949 Trashed: 3 | Page: 786951 Trashed: 6 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 5 | Page: 786956 Trashed: 3 | Page: 786958 Trashed: 7 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 3 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 3 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 4 | Page: 786966 Trashed: 2 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 4 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 4 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 3 | Page: 786976 Trashed: 2 | Page: 786977 Trashed: 4 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 3 | Page: 786980 Trashed: 5 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 2 | Page: 786983 Trashed: 4 | Page: 786984 Trashed: 3 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 4 | Page: 786987 Trashed: 1 | Page: 786988 Trashed: 1 | Page: 786989 Trashed: 1 | Page: 786990 Trashed: 5 | Page: 786991 Trashed: 4 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 5 | Page: 786995 Trashed: 4 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 4 | Page: 786998 Trashed: 3 | Page: 786999 Trashed: 3 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 4 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787012 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787019 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 1 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 1 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787155 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787239 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787323 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787363 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787491 Trashed: 1 | Page: 787492 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787556 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 787869 Trashed: 1 | Page: 787952 Trashed: 1 | Page: 788030 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788032 Trashed: 1 | Page: 788033 Trashed: 2 | Page: 788103 Trashed: 1 | Page: 788115 Trashed: 1 | Page: 788116 Trashed: 1 | Page: 788117 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788199 Trashed: 1 | Page: 788200 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788366 Trashed: 2 | Page: 788367 Trashed: 2 | Page: 788368 Trashed: 2 | Page: 788369 Trashed: 2 | Page: 788426 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788428 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788451 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788511 Trashed: 1 | Page: 788512 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788595 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788701 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788709 Trashed: 2 | Page: 788710 Trashed: 2 | Page: 788711 Trashed: 1 | Page: 788712 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 401
Shader15: Page: 786439 Trashed: 1 | Page: 786452 Trashed: 1 | Page: 786467 Trashed: 1 | Page: 786480 Trashed: 1 | Page: 786495 Trashed: 1 | Page: 786523 Trashed: 1 | Page: 786731 Trashed: 1 | Page: 786759 Trashed: 1 | Page: 786787 Trashed: 1 | Page: 786815 Trashed: 1 | Page: 786843 Trashed: 1 | Page: 786863 Trashed: 1 | Page: 786871 Trashed: 1 | Page: 786891 Trashed: 1 | Page: 786919 Trashed: 1 | Page: 786944 Trashed: 6 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 6 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 6 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 6 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 4 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 3 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 3 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 4 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 3 | Page: 786972 Trashed: 3 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 3 | Page: 786976 Trashed: 5 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 3 | Page: 786979 Trashed: 4 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 7 | Page: 786982 Trashed: 2 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 4 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 4 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 4 | Page: 786992 Trashed: 4 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 3 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 3 | Page: 786998 Trashed: 3 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 5 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 4 | Page: 787005 Trashed: 4 | Page: 787006 Trashed: 2 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 1 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 1 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787157 Trashed: 1 | Page: 787196 Trashed: 2 | Page: 787242 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787282 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787326 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787410 Trashed: 1 | Page: 787411 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787617 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787869 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 788034 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788118 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788120 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788370 Trashed: 1 | Page: 788371 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788431 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788454 Trashed: 1 | Page: 788455 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788537 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788598 Trashed: 1 | Page: 788599 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 2 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788691 Trashed: 1 | Page: 788696 Trashed: 1 | Page: 788698 Trashed: 2 | Page: 788702 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788709 Trashed: 2 | Page: 788710 Trashed: 1 | Page: 788711 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788716 Trashed: 1 | Page: 788717 Trashed: 2 | Page: 788719 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788877 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 406
Shader16: Page: 786440 Trashed: 1 | Page: 786468 Trashed: 1 | Page: 786481 Trashed: 1 | Page: 786496 Trashed: 1 | Page: 786509 Trashed: 1 | Page: 786524 Trashed: 1 | Page: 786537 Trashed: 1 | Page: 786732 Trashed: 1 | Page: 786760 Trashed: 1 | Page: 786788 Trashed: 1 | Page: 786816 Trashed: 1 | Page: 786844 Trashed: 1 | Page: 786864 Trashed: 1 | Page: 786872 Trashed: 1 | Page: 786892 Trashed: 1 | Page: 786920 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 4 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 7 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 4 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 7 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 3 | Page: 786958 Trashed: 4 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 5 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 3 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 3 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 5 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 3 | Page: 786972 Trashed: 3 | Page: 786973 Trashed: 4 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 3 | Page: 786976 Trashed: 3 | Page: 786977 Trashed: 4 | Page: 786978 Trashed: 5 | Page: 786979 Trashed: 3 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 4 | Page: 786982 Trashed: 3 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 4 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 1 | Page: 786987 Trashed: 3 | Page: 786988 Trashed: 4 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 3 | Page: 786991 Trashed: 3 | Page: 786992 Trashed: 3 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 3 | Page: 786995 Trashed: 4 | Page: 786996 Trashed: 3 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 4 | Page: 786999 Trashed: 3 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 5 | Page: 787002 Trashed: 5 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 5 | Page: 787006 Trashed: 5 | Page: 787007 Trashed: 2 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787072 Trashed: 1 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787160 Trashed: 1 | Page: 787161 Trashed: 1 | Page: 787162 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787246 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787285 Trashed: 1 | Page: 787329 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787413 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787620 Trashed: 1 | Page: 787704 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787872 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 787958 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788037 Trashed: 1 | Page: 788038 Trashed: 1 | Page: 788039 Trashed: 2 | Page: 788121 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788205 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788290 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788372 Trashed: 2 | Page: 788373 Trashed: 1 | Page: 788374 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788434 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788517 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788601 Trashed: 1 | Page: 788602 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 2 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788690 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788696 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788706 Trashed: 2 | Page: 788707 Trashed: 1 | Page: 788709 Trashed: 2 | Page: 788710 Trashed: 2 | Page: 788711 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788715 Trashed: 2 | Page: 788716 Trashed: 2 | Page: 788717 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 421
Shader17: Page: 786482 Trashed: 1 | Page: 786497 Trashed: 1 | Page: 786510 Trashed: 1 | Page: 786525 Trashed: 1 | Page: 786538 Trashed: 1 | Page: 786733 Trashed: 1 | Page: 786761 Trashed: 1 | Page: 786789 Trashed: 1 | Page: 786817 Trashed: 1 | Page: 786845 Trashed: 1 | Page: 786865 Trashed: 1 | Page: 786873 Trashed: 1 | Page: 786893 Trashed: 1 | Page: 786921 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 4 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 7 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 4 | Page: 786952 Trashed: 4 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 7 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 3 | Page: 786958 Trashed: 5 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 3 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 2 | Page: 786967 Trashed: 4 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 3 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 4 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 3 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 4 | Page: 786979 Trashed: 3 | Page: 786980 Trashed: 3 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 2 | Page: 786983 Trashed: 4 | Page: 786984 Trashed: 4 | Page: 786985 Trashed: 3 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 5 | Page: 786988 Trashed: 4 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 3 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 3 | Page: 786994 Trashed: 5 | Page: 786995 Trashed: 4 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 3 | Page: 786999 Trashed: 2 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 4 | Page: 787002 Trashed: 5 | Page: 787003 Trashed: 2 | Page: 787005 Trashed: 5 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 1 | Page: 787076 Trashed: 1 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787202 Trashed: 1 | Page: 787286 Trashed: 2 | Page: 787331 Trashed: 1 | Page: 787332 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787371 Trashed: 1 | Page: 787416 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787707 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787958 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788040 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788042 Trashed: 2 | Page: 788124 Trashed: 1 | Page: 788125 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788293 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788376 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788436 Trashed: 1 | Page: 788437 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788460 Trashed: 1 | Page: 788461 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788520 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788603 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788605 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 2 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788692 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788696 Trashed: 1 | Page: 788697 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788701 Trashed: 1 | Page: 788702 Trashed: 1 | Page: 788704 Trashed: 2 | Page: 788706 Trashed: 2 | Page: 788708 Trashed: 1 | Page: 788709 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788711 Trashed: 2 | Page: 788714 Trashed: 1 | Page: 788715 Trashed: 2 | Page: 788716 Trashed: 1 | Page: 788717 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 404
Shader18: Page: 786442 Trashed: 1 | Page: 786470 Trashed: 1 | Page: 786498 Trashed: 1 | Page: 786511 Trashed: 1 | Page: 786526 Trashed: 1 | Page: 786734 Trashed: 1 | Page: 786762 Trashed: 1 | Page: 786790 Trashed: 1 | Page: 786818 Trashed: 1 | Page: 786846 Trashed: 1 | Page: 786866 Trashed: 1 | Page: 786874 Trashed: 1 | Page: 786894 Trashed: 1 | Page: 786922 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 5 | Page: 786946 Trashed: 3 | Page: 786948 Trashed: 6 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 5 | Page: 786953 Trashed: 3 | Page: 786955 Trashed: 6 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 3 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 5 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 3 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 4 | Page: 786966 Trashed: 2 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 4 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 4 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 2 | Page: 786977 Trashed: 1 | Page: 786978 Trashed: 3 | Page: 786979 Trashed: 3 | Page: 786980 Trashed: 3 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 4 | Page: 786983 Trashed: 3 | Page: 786984 Trashed: 3 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 4 | Page: 786988 Trashed: 2 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 3 | Page: 786992 Trashed: 3 | Page: 786993 Trashed: 3 | Page: 786994 Trashed: 4 | Page: 786995 Trashed: 3 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 4 | Page: 786999 Trashed: 5 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 3 | Page: 787002 Trashed: 4 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 5 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 2 | Page: 787009 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 1 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787168 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787336 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787419 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787674 Trashed: 1 | Page: 787710 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787878 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 787964 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788043 Trashed: 1 | Page: 788044 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788127 Trashed: 1 | Page: 788128 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788177 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788211 Trashed: 1 | Page: 788212 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788379 Trashed: 1 | Page: 788380 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788439 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788463 Trashed: 1 | Page: 788464 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788523 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788606 Trashed: 1 | Page: 788607 Trashed: 1 | Page: 788608 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788691 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788697 Trashed: 1 | Page: 788699 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788705 Trashed: 2 | Page: 788709 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788711 Trashed: 2 | Page: 788713 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788715 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 397
Shader19: Page: 786443 Trashed: 1 | Page: 786471 Trashed: 1 | Page: 786499 Trashed: 1 | Page: 786512 Trashed: 1 | Page: 786527 Trashed: 1 | Page: 786555 Trashed: 1 | Page: 786624 Trashed: 1 | Page: 786735 Trashed: 1 | Page: 786763 Trashed: 1 | Page: 786791 Trashed: 1 | Page: 786819 Trashed: 1 | Page: 786847 Trashed: 1 | Page: 786867 Trashed: 1 | Page: 786875 Trashed: 1 | Page: 786895 Trashed: 1 | Page: 786923 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 6 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 6 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 6 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 6 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 7 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 3 | Page: 786962 Trashed: 4 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 2 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 4 | Page: 786969 Trashed: 4 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 3 | Page: 786974 Trashed: 2 | Page: 786975 Trashed: 3 | Page: 786976 Trashed: 2 | Page: 786977 Trashed: 3 | Page: 786978 Trashed: 6 | Page: 786979 Trashed: 1 | Page: 786980 Trashed: 3 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 4 | Page: 786983 Trashed: 3 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 3 | Page: 786988 Trashed: 4 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 4 | Page: 786991 Trashed: 3 | Page: 786992 Trashed: 2 | Page: 786994 Trashed: 2 | Page: 786995 Trashed: 4 | Page: 786996 Trashed: 2 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 4 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 4 | Page: 787002 Trashed: 4 | Page: 787003 Trashed: 2 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 5 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787170 Trashed: 1 | Page: 787171 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787255 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787422 Trashed: 1 | Page: 787423 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787506 Trashed: 1 | Page: 787507 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787715 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787964 Trashed: 1 | Page: 787967 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788047 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788130 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788132 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788215 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788298 Trashed: 1 | Page: 788299 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788382 Trashed: 1 | Page: 788383 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788442 Trashed: 1 | Page: 788443 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788466 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788526 Trashed: 1 | Page: 788527 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788610 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 2 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788690 Trashed: 1 | Page: 788691 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788696 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788701 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788704 Trashed: 2 | Page: 788705 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788707 Trashed: 2 | Page: 788709 Trashed: 1 | Page: 788711 Trashed: 1 | Page: 788712 Trashed: 2 | Page: 788715 Trashed: 1 | Page: 788716 Trashed: 1 | Page: 788717 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Page: 788921 Trashed: 1 | Total 404
Shader20: Page: 786444 Trashed: 1 | Page: 786457 Trashed: 1 | Page: 786472 Trashed: 1 | Page: 786485 Trashed: 1 | Page: 786500 Trashed: 1 | Page: 786528 Trashed: 1 | Page: 786736 Trashed: 1 | Page: 786764 Trashed: 1 | Page: 786792 Trashed: 1 | Page: 786820 Trashed: 1 | Page: 786848 Trashed: 1 | Page: 786868 Trashed: 1 | Page: 786876 Trashed: 1 | Page: 786896 Trashed: 1 | Page: 786924 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 7 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 4 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 7 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 4 | Page: 786956 Trashed: 4 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 4 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 3 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 3 | Page: 786964 Trashed: 3 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 3 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 3 | Page: 786974 Trashed: 2 | Page: 786975 Trashed: 4 | Page: 786976 Trashed: 4 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 3 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 3 | Page: 786981 Trashed: 4 | Page: 786982 Trashed: 5 | Page: 786983 Trashed: 3 | Page: 786984 Trashed: 4 | Page: 786985 Trashed: 4 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 2 | Page: 786989 Trashed: 4 | Page: 786990 Trashed: 4 | Page: 786991 Trashed: 4 | Page: 786992 Trashed: 3 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 3 | Page: 786995 Trashed: 5 | Page: 786996 Trashed: 3 | Page: 786997 Trashed: 3 | Page: 786998 Trashed: 5 | Page: 786999 Trashed: 2 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 4 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 3 | Page: 787005 Trashed: 4 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787172 Trashed: 1 | Page: 787174 Trashed: 1 | Page: 787211 Trashed: 2 | Page: 787258 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787297 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787341 Trashed: 1 | Page: 787342 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788049 Trashed: 1 | Page: 788050 Trashed: 1 | Page: 788051 Trashed: 2 | Page: 788132 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788134 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788217 Trashed: 1 | Page: 788218 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788302 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788385 Trashed: 1 | Page: 788386 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788446 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788469 Trashed: 1 | Page: 788470 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788530 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788692 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788698 Trashed: 2 | Page: 788699 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788704 Trashed: 2 | Page: 788706 Trashed: 1 | Page: 788708 Trashed: 1 | Page: 788709 Trashed: 2 | Page: 788711 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788715 Trashed: 1 | Page: 788716 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 403
Shader21: Page: 786445 Trashed: 1 | Page: 786458 Trashed: 1 | Page: 786473 Trashed: 1 | Page: 786501 Trashed: 1 | Page: 786529 Trashed: 1 | Page: 786551 Trashed: 1 | Page: 786737 Trashed: 1 | Page: 786765 Trashed: 1 | Page: 786793 Trashed: 1 | Page: 786800 Trashed: 1 | Page: 786821 Trashed: 1 | Page: 786849 Trashed: 1 | Page: 786869 Trashed: 1 | Page: 786877 Trashed: 1 | Page: 786897 Trashed: 1 | Page: 786925 Trashed: 1 | Page: 786944 Trashed: 1 | Page: 786945 Trashed: 7 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 4 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 7 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 4 | Page: 786957 Trashed: 3 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 5 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 4 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 2 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 3 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 2 | Page: 786973 Trashed: 3 | Page: 786974 Trashed: 2 | Page: 786975 Trashed: 4 | Page: 786976 Trashed: 2 | Page: 786977 Trashed: 3 | Page: 786978 Trashed: 3 | Page: 786979 Trashed: 4 | Page: 786980 Trashed: 4 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 4 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 4 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 5 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 4 | Page: 786991 Trashed: 4 | Page: 786992 Trashed: 4 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 4 | Page: 786995 Trashed: 3 | Page: 786996 Trashed: 2 | Page: 786998 Trashed: 5 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 4 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 5 | Page: 787003 Trashed: 5 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 2 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787057 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 1 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 1 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 1 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787176 Trashed: 1 | Page: 787177 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787215 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787344 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787429 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787635 Trashed: 1 | Page: 787719 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787887 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788052 Trashed: 1 | Page: 788053 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788220 Trashed: 1 | Page: 788221 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788304 Trashed: 1 | Page: 788305 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788388 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788448 Trashed: 1 | Page: 788449 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788473 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788532 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788616 Trashed: 1 | Page: 788617 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788638 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788692 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788708 Trashed: 1 | Page: 788709 Trashed: 1 | Page: 788710 Trashed: 2 | Page: 788712 Trashed: 1 | Page: 788716 Trashed: 1 | Page: 788717 Trashed: 1 | Page: 788719 Trashed: 2 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 408
Shader22: Page: 786446 Trashed: 1 | Page: 786474 Trashed: 1 | Page: 786487 Trashed: 1 | Page: 786502 Trashed: 1 | Page: 786738 Trashed: 1 | Page: 786766 Trashed: 1 | Page: 786794 Trashed: 1 | Page: 786822 Trashed: 1 | Page: 786845 Trashed: 1 | Page: 786850 Trashed: 1 | Page: 786870 Trashed: 1 | Page: 786878 Trashed: 1 | Page: 786898 Trashed: 1 | Page: 786926 Trashed: 1 | Page: 786945 Trashed: 6 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 5 | Page: 786950 Trashed: 3 | Page: 786952 Trashed: 6 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 5 | Page: 786957 Trashed: 3 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 5 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 3 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 4 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 2 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 3 | Page: 786974 Trashed: 2 | Page: 786975 Trashed: 4 | Page: 786976 Trashed: 4 | Page: 786977 Trashed: 3 | Page: 786978 Trashed: 4 | Page: 786979 Trashed: 2 | Page: 786980 Trashed: 3 | Page: 786982 Trashed: 4 | Page: 786983 Trashed: 3 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 6 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 3 | Page: 786988 Trashed: 3 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 2 | Page: 786992 Trashed: 4 | Page: 786993 Trashed: 3 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 5 | Page: 786996 Trashed: 4 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 4 | Page: 786999 Trashed: 3 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 5 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787013 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787020 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787029 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787178 Trashed: 1 | Page: 787179 Trashed: 1 | Page: 787180 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787263 Trashed: 1 | Page: 787264 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787347 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787722 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788055 Trashed: 1 | Page: 788056 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788139 Trashed: 1 | Page: 788140 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788224 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788307 Trashed: 1 | Page: 788308 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788376 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788391 Trashed: 1 | Page: 788392 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788451 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788475 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788619 Trashed: 1 | Page: 788620 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788691 Trashed: 1 | Page: 788692 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788696 Trashed: 1 | Page: 788697 Trashed: 1 | Page: 788699 Trashed: 1 | Page: 788701 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788709 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788711 Trashed: 2 | Page: 788713 Trashed: 1 | Page: 788716 Trashed: 1 | Page: 788717 Trashed: 1 | Page: 788718 Trashed: 2 | Page: 788719 Trashed: 2 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 395
Shader23: Page: 786432 Trashed: 1 | Page: 786447 Trashed: 1 | Page: 786475 Trashed: 1 | Page: 786488 Trashed: 1 | Page: 786503 Trashed: 1 | Page: 786531 Trashed: 1 | Page: 786739 Trashed: 1 | Page: 786767 Trashed: 1 | Page: 786776 Trashed: 1 | Page: 786795 Trashed: 1 | Page: 786823 Trashed: 1 | Page: 786851 Trashed: 1 | Page: 786871 Trashed: 1 | Page: 786879 Trashed: 1 | Page: 786899 Trashed: 1 | Page: 786927 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 6 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 6 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 6 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 6 | Page: 786957 Trashed: 1 | Page: 786958 Trashed: 3 | Page: 786959 Trashed: 5 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 3 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 4 | Page: 786966 Trashed: 3 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 4 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 4 | Page: 786973 Trashed: 6 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 3 | Page: 786976 Trashed: 2 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 2 | Page: 786979 Trashed: 4 | Page: 786980 Trashed: 4 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 4 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 5 | Page: 786985 Trashed: 3 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 5 | Page: 786988 Trashed: 4 | Page: 786989 Trashed: 4 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 2 | Page: 786992 Trashed: 3 | Page: 786993 Trashed: 3 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 4 | Page: 786996 Trashed: 5 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 3 | Page: 787000 Trashed: 2 | Page: 787002 Trashed: 5 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 4 | Page: 787007 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787024 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787041 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 1 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 1 | Page: 787136 Trashed: 1 | Page: 787138 Trashed: 1 | Page: 787182 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787266 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787306 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787434 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787641 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788058 Trashed: 1 | Page: 788059 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788142 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788225 Trashed: 2 | Page: 788226 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788312 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788394 Trashed: 1 | Page: 788395 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788454 Trashed: 1 | Page: 788455 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788478 Trashed: 1 | Page: 788479 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788538 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788621 Trashed: 1 | Page: 788622 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788644 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 2 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788692 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788697 Trashed: 1 | Page: 788699 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788704 Trashed: 2 | Page: 788707 Trashed: 1 | Page: 788708 Trashed: 1 | Page: 788709 Trashed: 2 | Page: 788710 Trashed: 1 | Page: 788711 Trashed: 1 | Page: 788712 Trashed: 1 | Page: 788715 Trashed: 1 | Page: 788719 Trashed: 2 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788742 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Page: 788924 Trashed: 1 | Total 402
Shader24: Page: 786448 Trashed: 1 | Page: 786489 Trashed: 1 | Page: 786504 Trashed: 1 | Page: 786740 Trashed: 1 | Page: 786768 Trashed: 1 | Page: 786796 Trashed: 1 | Page: 786824 Trashed: 1 | Page: 786852 Trashed: 1 | Page: 786872 Trashed: 1 | Page: 786880 Trashed: 1 | Page: 786900 Trashed: 1 | Page: 786928 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 4 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 7 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 4 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 7 | Page: 786957 Trashed: 1 | Page: 786958 Trashed: 3 | Page: 786959 Trashed: 6 | Page: 786960 Trashed: 3 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 4 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 4 | Page: 786966 Trashed: 3 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 4 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 4 | Page: 786973 Trashed: 3 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 2 | Page: 786976 Trashed: 2 | Page: 786977 Trashed: 2 | Page: 786978 Trashed: 3 | Page: 786979 Trashed: 5 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 3 | Page: 786982 Trashed: 4 | Page: 786983 Trashed: 5 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 3 | Page: 786987 Trashed: 2 | Page: 786988 Trashed: 3 | Page: 786989 Trashed: 5 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 5 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 4 | Page: 786996 Trashed: 4 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 4 | Page: 787000 Trashed: 4 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 5 | Page: 787003 Trashed: 3 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 4 | Page: 787006 Trashed: 5 | Page: 787007 Trashed: 1 | Page: 787008 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787038 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787044 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787055 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787065 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 1 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 1 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787139 Trashed: 1 | Page: 787185 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787353 Trashed: 1 | Page: 787354 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787559 Trashed: 1 | Page: 787644 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788061 Trashed: 2 | Page: 788062 Trashed: 2 | Page: 788063 Trashed: 2 | Page: 788144 Trashed: 1 | Page: 788145 Trashed: 1 | Page: 788146 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788228 Trashed: 2 | Page: 788229 Trashed: 1 | Page: 788230 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788313 Trashed: 1 | Page: 788314 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788398 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788542 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788624 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788626 Trashed: 1 | Page: 788647 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788691 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788708 Trashed: 1 | Page: 788711 Trashed: 1 | Page: 788712 Trashed: 1 | Page: 788717 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 398
Shader25: Page: 786449 Trashed: 1 | Page: 786462 Trashed: 1 | Page: 786477 Trashed: 1 | Page: 786505 Trashed: 1 | Page: 786518 Trashed: 1 | Page: 786741 Trashed: 1 | Page: 786762 Trashed: 1 | Page: 786769 Trashed: 1 | Page: 786797 Trashed: 1 | Page: 786825 Trashed: 1 | Page: 786853 Trashed: 1 | Page: 786873 Trashed: 1 | Page: 786881 Trashed: 1 | Page: 786901 Trashed: 1 | Page: 786929 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 4 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 7 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 4 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 7 | Page: 786957 Trashed: 1 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 5 | Page: 786960 Trashed: 4 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 3 | Page: 786963 Trashed: 5 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 5 | Page: 786967 Trashed: 3 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 3 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 2 | Page: 786973 Trashed: 3 | Page: 786974 Trashed: 2 | Page: 786975 Trashed: 4 | Page: 786976 Trashed: 1 | Page: 786977 Trashed: 4 | Page: 786978 Trashed: 1 | Page: 786979 Trashed: 5 | Page: 786980 Trashed: 3 | Page: 786981 Trashed: 4 | Page: 786982 Trashed: 4 | Page: 786983 Trashed: 2 | Page: 786984 Trashed: 2 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 1 | Page: 786987 Trashed: 3 | Page: 786988 Trashed: 4 | Page: 786989 Trashed: 2 | Page: 786990 Trashed: 4 | Page: 786991 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 5 | Page: 786994 Trashed: 3 | Page: 786995 Trashed: 5 | Page: 786996 Trashed: 2 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 5 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 4 | Page: 787003 Trashed: 3 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 3 | Page: 787006 Trashed: 5 | Page: 787007 Trashed: 2 | Page: 787008 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787016 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787023 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787027 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787031 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787036 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787045 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787048 Trashed: 1 | Page: 787050 Trashed: 1 | Page: 787053 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787058 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787068 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787142 Trashed: 1 | Page: 787189 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787228 Trashed: 1 | Page: 787272 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787356 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787395 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787523 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787901 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 787986 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788064 Trashed: 2 | Page: 788065 Trashed: 2 | Page: 788066 Trashed: 2 | Page: 788127 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788149 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788232 Trashed: 1 | Page: 788233 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788316 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788399 Trashed: 2 | Page: 788400 Trashed: 2 | Page: 788401 Trashed: 2 | Page: 788402 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788460 Trashed: 1 | Page: 788461 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788485 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788544 Trashed: 1 | Page: 788545 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788628 Trashed: 1 | Page: 788629 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788697 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788702 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788708 Trashed: 2 | Page: 788709 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788711 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788715 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 2 | Page: 788911 Trashed: 1 | Total 425
Shader26: Page: 786450 Trashed: 1 | Page: 786478 Trashed: 1 | Page: 786506 Trashed: 1 | Page: 786534 Trashed: 1 | Page: 786742 Trashed: 1 | Page: 786763 Trashed: 1 | Page: 786770 Trashed: 1 | Page: 786798 Trashed: 1 | Page: 786826 Trashed: 1 | Page: 786854 Trashed: 1 | Page: 786874 Trashed: 1 | Page: 786882 Trashed: 1 | Page: 786902 Trashed: 1 | Page: 786930 Trashed: 1 | Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 5 | Page: 786947 Trashed: 3 | Page: 786949 Trashed: 6 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 5 | Page: 786954 Trashed: 3 | Page: 786956 Trashed: 6 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 3 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 4 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 3 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 3 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 4 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 3 | Page: 786971 Trashed: 3 | Page: 786972 Trashed: 2 | Page: 786973 Trashed: 3 | Page: 786974 Trashed: 2 | Page: 786975 Trashed: 3 | Page: 786976 Trashed: 3 | Page: 786977 Trashed: 3 | Page: 786979 Trashed: 6 | Page: 786980 Trashed: 2 | Page: 786981 Trashed: 4 | Page: 786982 Trashed: 2 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 4 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 3 | Page: 786988 Trashed: 2 | Page: 786989 Trashed: 3 | Page: 786990 Trashed: 2 | Page: 786991 Trashed: 2 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 5 | Page: 786994 Trashed: 2 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 3 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 3 | Page: 786999 Trashed: 4 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 4 | Page: 787003 Trashed: 4 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 3 | Page: 787007 Trashed: 2 | Page: 787008 Trashed: 1 | Page: 787010 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787017 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787030 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787034 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787040 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787046 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787051 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787059 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787062 Trashed: 1 | Page: 787063 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787070 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 1 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 1 | Page: 787087 Trashed: 2 | Page: 787145 Trashed: 1 | Page: 787191 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787275 Trashed: 1 | Page: 787276 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787734 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 787986 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788067 Trashed: 2 | Page: 788068 Trashed: 2 | Page: 788069 Trashed: 2 | Page: 788131 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788152 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788236 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788319 Trashed: 1 | Page: 788320 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788463 Trashed: 1 | Page: 788464 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788487 Trashed: 1 | Page: 788488 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788547 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788630 Trashed: 1 | Page: 788631 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788701 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788708 Trashed: 1 | Page: 788709 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788711 Trashed: 1 | Page: 788712 Trashed: 1 | Page: 788715 Trashed: 1 | Page: 788717 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 384
Shader27: Page: 786451 Trashed: 1 | Page: 786464 Trashed: 1 | Page: 786479 Trashed: 1 | Page: 786492 Trashed: 1 | Page: 786507 Trashed: 1 | Page: 786535 Trashed: 1 | Page: 786743 Trashed: 1 | Page: 786764 Trashed: 1 | Page: 786771 Trashed: 1 | Page: 786799 Trashed: 1 | Page: 786827 Trashed: 1 | Page: 786855 Trashed: 1 | Page: 786875 Trashed: 1 | Page: 786883 Trashed: 1 | Page: 786903 Trashed: 1 | Page: 786931 Trashed: 1 | Page: 786944 Trashed: 2 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 6 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 6 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 6 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 6 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 3 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 4 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 4 | Page: 786963 Trashed: 4 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 3 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 4 | Page: 786968 Trashed: 3 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 4 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 4 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 3 | Page: 786975 Trashed: 3 | Page: 786976 Trashed: 2 | Page: 786977 Trashed: 5 | Page: 786978 Trashed: 2 | Page: 786979 Trashed: 6 | Page: 786980 Trashed: 1 | Page: 786981 Trashed: 2 | Page: 786982 Trashed: 4 | Page: 786983 Trashed: 1 | Page: 786984 Trashed: 5 | Page: 786985 Trashed: 2 | Page: 786986 Trashed: 2 | Page: 786987 Trashed: 3 | Page: 786988 Trashed: 3 | Page: 786989 Trashed: 4 | Page: 786990 Trashed: 1 | Page: 786991 Trashed: 2 | Page: 786992 Trashed: 3 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 3 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 5 | Page: 786997 Trashed: 1 | Page: 786999 Trashed: 4 | Page: 787000 Trashed: 3 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 3 | Page: 787003 Trashed: 3 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 6 | Page: 787007 Trashed: 3 | Page: 787008 Trashed: 1 | Page: 787011 Trashed: 1 | Page: 787014 Trashed: 1 | Page: 787015 Trashed: 1 | Page: 787018 Trashed: 1 | Page: 787021 Trashed: 1 | Page: 787022 Trashed: 1 | Page: 787025 Trashed: 1 | Page: 787026 Trashed: 1 | Page: 787028 Trashed: 1 | Page: 787032 Trashed: 1 | Page: 787033 Trashed: 1 | Page: 787035 Trashed: 1 | Page: 787037 Trashed: 1 | Page: 787039 Trashed: 1 | Page: 787042 Trashed: 1 | Page: 787043 Trashed: 1 | Page: 787047 Trashed: 1 | Page: 787049 Trashed: 1 | Page: 787052 Trashed: 1 | Page: 787054 Trashed: 1 | Page: 787056 Trashed: 1 | Page: 787060 Trashed: 1 | Page: 787061 Trashed: 1 | Page: 787064 Trashed: 1 | Page: 787066 Trashed: 1 | Page: 787067 Trashed: 1 | Page: 787069 Trashed: 1 | Page: 787071 Trashed: 1 | Page: 787072 Trashed: 2 | Page: 787073 Trashed: 2 | Page: 787074 Trashed: 2 | Page: 787075 Trashed: 2 | Page: 787076 Trashed: 2 | Page: 787077 Trashed: 2 | Page: 787078 Trashed: 2 | Page: 787079 Trashed: 2 | Page: 787080 Trashed: 2 | Page: 787081 Trashed: 2 | Page: 787082 Trashed: 2 | Page: 787083 Trashed: 2 | Page: 787084 Trashed: 2 | Page: 787085 Trashed: 2 | Page: 787086 Trashed: 2 | Page: 787087 Trashed: 2 | Page: 787148 Trashed: 1 | Page: 787195 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787233 Trashed: 1 | Page: 787279 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787316 Trashed: 2 | Page: 787317 Trashed: 1 | Page: 787362 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787447 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787992 Trashed: 1 | Page: 788070 Trashed: 2 | Page: 788071 Trashed: 2 | Page: 788072 Trashed: 2 | Page: 788135 Trashed: 1 | Page: 788154 Trashed: 1 | Page: 788155 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788238 Trashed: 1 | Page: 788239 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788322 Trashed: 1 | Page: 788323 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788406 Trashed: 1 | Page: 788407 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788466 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788551 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788696 Trashed: 1 | Page: 788702 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788708 Trashed: 2 | Page: 788709 Trashed: 2 | Page: 788711 Trashed: 1 | Page: 788712 Trashed: 1 | Page: 788713 Trashed: 2 | Page: 788714 Trashed: 1 | Page: 788716 Trashed: 2 | Page: 788717 Trashed: 1 | Page: 788720 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788725 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Total 406
Tlb_tot_thrash: 11238
========================================Page fault statistics==============================
Shader0: Page_table_access:10127 Page_hit: 4715 Page_miss: 5412 Page_hit_rate: 0.465587
Shader1: Page_table_access:10088 Page_hit: 4758 Page_miss: 5330 Page_hit_rate: 0.471649
Shader2: Page_table_access:10058 Page_hit: 4709 Page_miss: 5349 Page_hit_rate: 0.468185
Shader3: Page_table_access:10064 Page_hit: 4802 Page_miss: 5262 Page_hit_rate: 0.477146
Shader4: Page_table_access:10468 Page_hit: 5177 Page_miss: 5291 Page_hit_rate: 0.494555
Shader5: Page_table_access:10239 Page_hit: 5043 Page_miss: 5196 Page_hit_rate: 0.492529
Shader6: Page_table_access:10391 Page_hit: 5090 Page_miss: 5301 Page_hit_rate: 0.489847
Shader7: Page_table_access:10196 Page_hit: 5028 Page_miss: 5168 Page_hit_rate: 0.493135
Shader8: Page_table_access:10522 Page_hit: 5145 Page_miss: 5377 Page_hit_rate: 0.488975
Shader9: Page_table_access:10502 Page_hit: 5074 Page_miss: 5428 Page_hit_rate: 0.483146
Shader10: Page_table_access:10234 Page_hit: 4818 Page_miss: 5416 Page_hit_rate: 0.470784
Shader11: Page_table_access:10619 Page_hit: 5087 Page_miss: 5532 Page_hit_rate: 0.479047
Shader12: Page_table_access:10496 Page_hit: 4878 Page_miss: 5618 Page_hit_rate: 0.464748
Shader13: Page_table_access:10839 Page_hit: 5163 Page_miss: 5676 Page_hit_rate: 0.476335
Shader14: Page_table_access:10465 Page_hit: 5116 Page_miss: 5349 Page_hit_rate: 0.488868
Shader15: Page_table_access:10557 Page_hit: 5205 Page_miss: 5352 Page_hit_rate: 0.493038
Shader16: Page_table_access:10740 Page_hit: 5244 Page_miss: 5496 Page_hit_rate: 0.488268
Shader17: Page_table_access:10659 Page_hit: 5090 Page_miss: 5569 Page_hit_rate: 0.477531
Shader18: Page_table_access:10576 Page_hit: 5023 Page_miss: 5553 Page_hit_rate: 0.474943
Shader19: Page_table_access:10374 Page_hit: 4993 Page_miss: 5381 Page_hit_rate: 0.481299
Shader20: Page_table_access:10298 Page_hit: 4942 Page_miss: 5356 Page_hit_rate: 0.479899
Shader21: Page_table_access:10470 Page_hit: 5043 Page_miss: 5427 Page_hit_rate: 0.481662
Shader22: Page_table_access:10008 Page_hit: 4656 Page_miss: 5352 Page_hit_rate: 0.465228
Shader23: Page_table_access:10368 Page_hit: 4967 Page_miss: 5401 Page_hit_rate: 0.479070
Shader24: Page_table_access:10482 Page_hit: 5169 Page_miss: 5313 Page_hit_rate: 0.493131
Shader25: Page_table_access:10548 Page_hit: 5193 Page_miss: 5355 Page_hit_rate: 0.492321
Shader26: Page_table_access:10328 Page_hit: 4861 Page_miss: 5467 Page_hit_rate: 0.470662
Shader27: Page_table_access:10172 Page_hit: 4776 Page_miss: 5396 Page_hit_rate: 0.469524
Page_table_tot_access: 290888 Page_tot_hit: 139765, Page_tot_miss 151123, Page_tot_hit_rate: 0.480477 Page_tot_fault: 268 Page_tot_pending: 150764
Total_memory_access_page_fault: 268, Average_latency: 10460767.000000
========================================Page thrashing statistics==============================
Page_validate: 12880 Page_evict_dirty: 1650 Page_evict_not_dirty: 9710
Page: 786432 Thrashed: 4
Page: 786433 Thrashed: 4
Page: 786434 Thrashed: 4
Page: 786435 Thrashed: 4
Page: 786436 Thrashed: 4
Page: 786437 Thrashed: 4
Page: 786438 Thrashed: 4
Page: 786439 Thrashed: 4
Page: 786440 Thrashed: 4
Page: 786441 Thrashed: 4
Page: 786442 Thrashed: 4
Page: 786443 Thrashed: 4
Page: 786444 Thrashed: 4
Page: 786445 Thrashed: 4
Page: 786446 Thrashed: 4
Page: 786447 Thrashed: 4
Page: 786448 Thrashed: 2
Page: 786449 Thrashed: 2
Page: 786450 Thrashed: 2
Page: 786451 Thrashed: 2
Page: 786452 Thrashed: 2
Page: 786453 Thrashed: 2
Page: 786454 Thrashed: 2
Page: 786455 Thrashed: 2
Page: 786456 Thrashed: 2
Page: 786457 Thrashed: 2
Page: 786458 Thrashed: 2
Page: 786459 Thrashed: 2
Page: 786460 Thrashed: 2
Page: 786461 Thrashed: 2
Page: 786462 Thrashed: 2
Page: 786463 Thrashed: 2
Page: 786464 Thrashed: 2
Page: 786465 Thrashed: 2
Page: 786466 Thrashed: 2
Page: 786467 Thrashed: 2
Page: 786468 Thrashed: 2
Page: 786469 Thrashed: 2
Page: 786470 Thrashed: 2
Page: 786471 Thrashed: 2
Page: 786472 Thrashed: 2
Page: 786473 Thrashed: 2
Page: 786474 Thrashed: 2
Page: 786475 Thrashed: 2
Page: 786476 Thrashed: 2
Page: 786477 Thrashed: 2
Page: 786478 Thrashed: 2
Page: 786479 Thrashed: 2
Page: 786480 Thrashed: 2
Page: 786481 Thrashed: 2
Page: 786482 Thrashed: 2
Page: 786483 Thrashed: 2
Page: 786484 Thrashed: 2
Page: 786485 Thrashed: 2
Page: 786486 Thrashed: 2
Page: 786487 Thrashed: 2
Page: 786488 Thrashed: 2
Page: 786489 Thrashed: 2
Page: 786490 Thrashed: 2
Page: 786491 Thrashed: 2
Page: 786492 Thrashed: 2
Page: 786493 Thrashed: 2
Page: 786494 Thrashed: 2
Page: 786495 Thrashed: 2
Page: 786496 Thrashed: 1
Page: 786497 Thrashed: 1
Page: 786498 Thrashed: 1
Page: 786499 Thrashed: 1
Page: 786500 Thrashed: 1
Page: 786501 Thrashed: 1
Page: 786502 Thrashed: 1
Page: 786503 Thrashed: 1
Page: 786504 Thrashed: 1
Page: 786505 Thrashed: 1
Page: 786506 Thrashed: 1
Page: 786507 Thrashed: 1
Page: 786508 Thrashed: 1
Page: 786509 Thrashed: 1
Page: 786510 Thrashed: 1
Page: 786511 Thrashed: 1
Page: 786512 Thrashed: 1
Page: 786513 Thrashed: 1
Page: 786514 Thrashed: 1
Page: 786515 Thrashed: 1
Page: 786516 Thrashed: 1
Page: 786517 Thrashed: 1
Page: 786518 Thrashed: 1
Page: 786519 Thrashed: 1
Page: 786520 Thrashed: 1
Page: 786521 Thrashed: 1
Page: 786522 Thrashed: 1
Page: 786523 Thrashed: 1
Page: 786524 Thrashed: 1
Page: 786525 Thrashed: 1
Page: 786526 Thrashed: 1
Page: 786527 Thrashed: 1
Page: 786528 Thrashed: 1
Page: 786529 Thrashed: 1
Page: 786530 Thrashed: 1
Page: 786531 Thrashed: 1
Page: 786532 Thrashed: 1
Page: 786533 Thrashed: 1
Page: 786534 Thrashed: 1
Page: 786535 Thrashed: 1
Page: 786536 Thrashed: 1
Page: 786537 Thrashed: 1
Page: 786538 Thrashed: 1
Page: 786539 Thrashed: 1
Page: 786540 Thrashed: 1
Page: 786541 Thrashed: 1
Page: 786542 Thrashed: 1
Page: 786543 Thrashed: 1
Page: 786544 Thrashed: 2
Page: 786545 Thrashed: 2
Page: 786546 Thrashed: 2
Page: 786547 Thrashed: 2
Page: 786548 Thrashed: 2
Page: 786549 Thrashed: 2
Page: 786550 Thrashed: 2
Page: 786551 Thrashed: 2
Page: 786552 Thrashed: 2
Page: 786553 Thrashed: 2
Page: 786554 Thrashed: 2
Page: 786555 Thrashed: 2
Page: 786556 Thrashed: 2
Page: 786557 Thrashed: 2
Page: 786558 Thrashed: 2
Page: 786559 Thrashed: 2
Page: 786560 Thrashed: 1
Page: 786561 Thrashed: 1
Page: 786562 Thrashed: 1
Page: 786563 Thrashed: 1
Page: 786564 Thrashed: 1
Page: 786565 Thrashed: 1
Page: 786566 Thrashed: 1
Page: 786567 Thrashed: 1
Page: 786568 Thrashed: 1
Page: 786569 Thrashed: 1
Page: 786570 Thrashed: 1
Page: 786571 Thrashed: 1
Page: 786572 Thrashed: 1
Page: 786573 Thrashed: 1
Page: 786574 Thrashed: 1
Page: 786575 Thrashed: 1
Page: 786576 Thrashed: 1
Page: 786577 Thrashed: 1
Page: 786578 Thrashed: 1
Page: 786579 Thrashed: 1
Page: 786580 Thrashed: 1
Page: 786581 Thrashed: 1
Page: 786582 Thrashed: 1
Page: 786583 Thrashed: 1
Page: 786584 Thrashed: 1
Page: 786585 Thrashed: 1
Page: 786586 Thrashed: 1
Page: 786587 Thrashed: 1
Page: 786588 Thrashed: 1
Page: 786589 Thrashed: 1
Page: 786590 Thrashed: 1
Page: 786591 Thrashed: 1
Page: 786592 Thrashed: 1
Page: 786593 Thrashed: 1
Page: 786594 Thrashed: 1
Page: 786595 Thrashed: 1
Page: 786596 Thrashed: 1
Page: 786597 Thrashed: 1
Page: 786598 Thrashed: 1
Page: 786599 Thrashed: 1
Page: 786600 Thrashed: 1
Page: 786601 Thrashed: 1
Page: 786602 Thrashed: 1
Page: 786603 Thrashed: 1
Page: 786604 Thrashed: 1
Page: 786605 Thrashed: 1
Page: 786606 Thrashed: 1
Page: 786607 Thrashed: 1
Page: 786608 Thrashed: 1
Page: 786609 Thrashed: 1
Page: 786610 Thrashed: 1
Page: 786611 Thrashed: 1
Page: 786612 Thrashed: 1
Page: 786613 Thrashed: 1
Page: 786614 Thrashed: 1
Page: 786615 Thrashed: 1
Page: 786616 Thrashed: 1
Page: 786617 Thrashed: 1
Page: 786618 Thrashed: 1
Page: 786619 Thrashed: 1
Page: 786620 Thrashed: 1
Page: 786621 Thrashed: 1
Page: 786622 Thrashed: 1
Page: 786623 Thrashed: 1
Page: 786624 Thrashed: 1
Page: 786625 Thrashed: 1
Page: 786626 Thrashed: 1
Page: 786627 Thrashed: 1
Page: 786628 Thrashed: 1
Page: 786629 Thrashed: 1
Page: 786630 Thrashed: 1
Page: 786631 Thrashed: 1
Page: 786632 Thrashed: 1
Page: 786633 Thrashed: 1
Page: 786634 Thrashed: 1
Page: 786635 Thrashed: 1
Page: 786636 Thrashed: 1
Page: 786637 Thrashed: 1
Page: 786638 Thrashed: 1
Page: 786639 Thrashed: 1
Page: 786640 Thrashed: 1
Page: 786641 Thrashed: 1
Page: 786642 Thrashed: 1
Page: 786643 Thrashed: 1
Page: 786644 Thrashed: 1
Page: 786645 Thrashed: 1
Page: 786646 Thrashed: 1
Page: 786647 Thrashed: 1
Page: 786648 Thrashed: 1
Page: 786649 Thrashed: 1
Page: 786650 Thrashed: 1
Page: 786651 Thrashed: 1
Page: 786652 Thrashed: 1
Page: 786653 Thrashed: 1
Page: 786654 Thrashed: 1
Page: 786655 Thrashed: 1
Page: 786656 Thrashed: 4
Page: 786657 Thrashed: 4
Page: 786658 Thrashed: 4
Page: 786659 Thrashed: 4
Page: 786660 Thrashed: 4
Page: 786661 Thrashed: 4
Page: 786662 Thrashed: 4
Page: 786663 Thrashed: 4
Page: 786664 Thrashed: 4
Page: 786665 Thrashed: 4
Page: 786666 Thrashed: 4
Page: 786667 Thrashed: 4
Page: 786668 Thrashed: 4
Page: 786669 Thrashed: 4
Page: 786670 Thrashed: 4
Page: 786671 Thrashed: 4
Page: 786672 Thrashed: 4
Page: 786673 Thrashed: 4
Page: 786674 Thrashed: 4
Page: 786675 Thrashed: 4
Page: 786676 Thrashed: 4
Page: 786677 Thrashed: 4
Page: 786678 Thrashed: 4
Page: 786679 Thrashed: 4
Page: 786680 Thrashed: 4
Page: 786681 Thrashed: 4
Page: 786682 Thrashed: 4
Page: 786683 Thrashed: 4
Page: 786684 Thrashed: 4
Page: 786685 Thrashed: 4
Page: 786686 Thrashed: 4
Page: 786687 Thrashed: 4
Page: 786688 Thrashed: 4
Page: 786689 Thrashed: 4
Page: 786690 Thrashed: 4
Page: 786691 Thrashed: 4
Page: 786692 Thrashed: 4
Page: 786693 Thrashed: 4
Page: 786694 Thrashed: 4
Page: 786695 Thrashed: 4
Page: 786696 Thrashed: 4
Page: 786697 Thrashed: 4
Page: 786698 Thrashed: 4
Page: 786699 Thrashed: 4
Page: 786700 Thrashed: 4
Page: 786701 Thrashed: 4
Page: 786702 Thrashed: 4
Page: 786703 Thrashed: 4
Page: 786704 Thrashed: 4
Page: 786705 Thrashed: 4
Page: 786706 Thrashed: 4
Page: 786707 Thrashed: 4
Page: 786708 Thrashed: 4
Page: 786709 Thrashed: 4
Page: 786710 Thrashed: 4
Page: 786711 Thrashed: 4
Page: 786712 Thrashed: 4
Page: 786713 Thrashed: 4
Page: 786714 Thrashed: 4
Page: 786715 Thrashed: 4
Page: 786716 Thrashed: 4
Page: 786717 Thrashed: 4
Page: 786718 Thrashed: 4
Page: 786719 Thrashed: 4
Page: 786720 Thrashed: 4
Page: 786721 Thrashed: 4
Page: 786722 Thrashed: 4
Page: 786723 Thrashed: 4
Page: 786724 Thrashed: 4
Page: 786725 Thrashed: 4
Page: 786726 Thrashed: 4
Page: 786727 Thrashed: 4
Page: 786728 Thrashed: 4
Page: 786729 Thrashed: 4
Page: 786730 Thrashed: 4
Page: 786731 Thrashed: 4
Page: 786732 Thrashed: 4
Page: 786733 Thrashed: 4
Page: 786734 Thrashed: 4
Page: 786735 Thrashed: 4
Page: 786736 Thrashed: 4
Page: 786737 Thrashed: 4
Page: 786738 Thrashed: 4
Page: 786739 Thrashed: 4
Page: 786740 Thrashed: 4
Page: 786741 Thrashed: 4
Page: 786742 Thrashed: 4
Page: 786743 Thrashed: 4
Page: 786744 Thrashed: 4
Page: 786745 Thrashed: 4
Page: 786746 Thrashed: 4
Page: 786747 Thrashed: 4
Page: 786748 Thrashed: 4
Page: 786749 Thrashed: 4
Page: 786750 Thrashed: 4
Page: 786751 Thrashed: 4
Page: 786752 Thrashed: 4
Page: 786753 Thrashed: 4
Page: 786754 Thrashed: 4
Page: 786755 Thrashed: 4
Page: 786756 Thrashed: 4
Page: 786757 Thrashed: 4
Page: 786758 Thrashed: 4
Page: 786759 Thrashed: 4
Page: 786760 Thrashed: 4
Page: 786761 Thrashed: 4
Page: 786762 Thrashed: 4
Page: 786763 Thrashed: 4
Page: 786764 Thrashed: 4
Page: 786765 Thrashed: 4
Page: 786766 Thrashed: 4
Page: 786767 Thrashed: 4
Page: 786768 Thrashed: 4
Page: 786769 Thrashed: 4
Page: 786770 Thrashed: 4
Page: 786771 Thrashed: 4
Page: 786772 Thrashed: 4
Page: 786773 Thrashed: 4
Page: 786774 Thrashed: 4
Page: 786775 Thrashed: 4
Page: 786776 Thrashed: 4
Page: 786777 Thrashed: 4
Page: 786778 Thrashed: 4
Page: 786779 Thrashed: 4
Page: 786780 Thrashed: 4
Page: 786781 Thrashed: 4
Page: 786782 Thrashed: 4
Page: 786783 Thrashed: 4
Page: 786784 Thrashed: 4
Page: 786785 Thrashed: 4
Page: 786786 Thrashed: 4
Page: 786787 Thrashed: 4
Page: 786788 Thrashed: 4
Page: 786789 Thrashed: 4
Page: 786790 Thrashed: 4
Page: 786791 Thrashed: 4
Page: 786792 Thrashed: 4
Page: 786793 Thrashed: 4
Page: 786794 Thrashed: 4
Page: 786795 Thrashed: 4
Page: 786796 Thrashed: 4
Page: 786797 Thrashed: 4
Page: 786798 Thrashed: 4
Page: 786799 Thrashed: 4
Page: 786800 Thrashed: 4
Page: 786801 Thrashed: 4
Page: 786802 Thrashed: 4
Page: 786803 Thrashed: 4
Page: 786804 Thrashed: 4
Page: 786805 Thrashed: 4
Page: 786806 Thrashed: 4
Page: 786807 Thrashed: 4
Page: 786808 Thrashed: 4
Page: 786809 Thrashed: 4
Page: 786810 Thrashed: 4
Page: 786811 Thrashed: 4
Page: 786812 Thrashed: 4
Page: 786813 Thrashed: 4
Page: 786814 Thrashed: 4
Page: 786815 Thrashed: 4
Page: 786816 Thrashed: 2
Page: 786817 Thrashed: 2
Page: 786818 Thrashed: 2
Page: 786819 Thrashed: 2
Page: 786820 Thrashed: 2
Page: 786821 Thrashed: 2
Page: 786822 Thrashed: 2
Page: 786823 Thrashed: 2
Page: 786824 Thrashed: 2
Page: 786825 Thrashed: 2
Page: 786826 Thrashed: 2
Page: 786827 Thrashed: 2
Page: 786828 Thrashed: 2
Page: 786829 Thrashed: 2
Page: 786830 Thrashed: 2
Page: 786831 Thrashed: 2
Page: 786832 Thrashed: 3
Page: 786833 Thrashed: 3
Page: 786834 Thrashed: 3
Page: 786835 Thrashed: 3
Page: 786836 Thrashed: 3
Page: 786837 Thrashed: 3
Page: 786838 Thrashed: 3
Page: 786839 Thrashed: 3
Page: 786840 Thrashed: 3
Page: 786841 Thrashed: 3
Page: 786842 Thrashed: 3
Page: 786843 Thrashed: 3
Page: 786844 Thrashed: 3
Page: 786845 Thrashed: 3
Page: 786846 Thrashed: 3
Page: 786847 Thrashed: 3
Page: 786848 Thrashed: 2
Page: 786849 Thrashed: 2
Page: 786850 Thrashed: 2
Page: 786851 Thrashed: 2
Page: 786852 Thrashed: 2
Page: 786853 Thrashed: 2
Page: 786854 Thrashed: 2
Page: 786855 Thrashed: 2
Page: 786856 Thrashed: 2
Page: 786857 Thrashed: 2
Page: 786858 Thrashed: 2
Page: 786859 Thrashed: 2
Page: 786860 Thrashed: 2
Page: 786861 Thrashed: 2
Page: 786862 Thrashed: 2
Page: 786863 Thrashed: 2
Page: 786864 Thrashed: 2
Page: 786865 Thrashed: 2
Page: 786866 Thrashed: 2
Page: 786867 Thrashed: 2
Page: 786868 Thrashed: 2
Page: 786869 Thrashed: 2
Page: 786870 Thrashed: 2
Page: 786871 Thrashed: 2
Page: 786872 Thrashed: 2
Page: 786873 Thrashed: 2
Page: 786874 Thrashed: 2
Page: 786875 Thrashed: 2
Page: 786876 Thrashed: 2
Page: 786877 Thrashed: 2
Page: 786878 Thrashed: 2
Page: 786879 Thrashed: 2
Page: 786880 Thrashed: 3
Page: 786881 Thrashed: 3
Page: 786882 Thrashed: 3
Page: 786883 Thrashed: 3
Page: 786884 Thrashed: 3
Page: 786885 Thrashed: 3
Page: 786886 Thrashed: 3
Page: 786887 Thrashed: 3
Page: 786888 Thrashed: 3
Page: 786889 Thrashed: 3
Page: 786890 Thrashed: 3
Page: 786891 Thrashed: 3
Page: 786892 Thrashed: 3
Page: 786893 Thrashed: 3
Page: 786894 Thrashed: 3
Page: 786895 Thrashed: 3
Page: 786896 Thrashed: 3
Page: 786897 Thrashed: 3
Page: 786898 Thrashed: 3
Page: 786899 Thrashed: 3
Page: 786900 Thrashed: 3
Page: 786901 Thrashed: 3
Page: 786902 Thrashed: 3
Page: 786903 Thrashed: 3
Page: 786904 Thrashed: 3
Page: 786905 Thrashed: 3
Page: 786906 Thrashed: 3
Page: 786907 Thrashed: 3
Page: 786908 Thrashed: 3
Page: 786909 Thrashed: 3
Page: 786910 Thrashed: 3
Page: 786911 Thrashed: 3
Page: 786912 Thrashed: 3
Page: 786913 Thrashed: 3
Page: 786914 Thrashed: 3
Page: 786915 Thrashed: 3
Page: 786916 Thrashed: 3
Page: 786917 Thrashed: 3
Page: 786918 Thrashed: 3
Page: 786919 Thrashed: 3
Page: 786920 Thrashed: 3
Page: 786921 Thrashed: 3
Page: 786922 Thrashed: 3
Page: 786923 Thrashed: 3
Page: 786924 Thrashed: 3
Page: 786925 Thrashed: 3
Page: 786926 Thrashed: 3
Page: 786927 Thrashed: 3
Page: 786928 Thrashed: 3
Page: 786929 Thrashed: 3
Page: 786930 Thrashed: 3
Page: 786931 Thrashed: 3
Page: 786932 Thrashed: 3
Page: 786933 Thrashed: 3
Page: 786934 Thrashed: 3
Page: 786935 Thrashed: 3
Page: 786936 Thrashed: 3
Page: 786937 Thrashed: 3
Page: 786938 Thrashed: 3
Page: 786939 Thrashed: 3
Page: 786940 Thrashed: 3
Page: 786941 Thrashed: 3
Page: 786942 Thrashed: 3
Page: 786943 Thrashed: 3
Page: 786944 Thrashed: 10
Page: 786945 Thrashed: 10
Page: 786946 Thrashed: 10
Page: 786947 Thrashed: 10
Page: 786948 Thrashed: 10
Page: 786949 Thrashed: 10
Page: 786950 Thrashed: 10
Page: 786951 Thrashed: 10
Page: 786952 Thrashed: 10
Page: 786953 Thrashed: 10
Page: 786954 Thrashed: 10
Page: 786955 Thrashed: 10
Page: 786956 Thrashed: 10
Page: 786957 Thrashed: 10
Page: 786958 Thrashed: 10
Page: 786959 Thrashed: 10
Page: 786960 Thrashed: 10
Page: 786961 Thrashed: 10
Page: 786962 Thrashed: 10
Page: 786963 Thrashed: 10
Page: 786964 Thrashed: 10
Page: 786965 Thrashed: 10
Page: 786966 Thrashed: 10
Page: 786967 Thrashed: 10
Page: 786968 Thrashed: 10
Page: 786969 Thrashed: 10
Page: 786970 Thrashed: 10
Page: 786971 Thrashed: 10
Page: 786972 Thrashed: 10
Page: 786973 Thrashed: 10
Page: 786974 Thrashed: 10
Page: 786975 Thrashed: 10
Page: 786976 Thrashed: 10
Page: 786977 Thrashed: 10
Page: 786978 Thrashed: 10
Page: 786979 Thrashed: 10
Page: 786980 Thrashed: 10
Page: 786981 Thrashed: 10
Page: 786982 Thrashed: 10
Page: 786983 Thrashed: 10
Page: 786984 Thrashed: 10
Page: 786985 Thrashed: 10
Page: 786986 Thrashed: 10
Page: 786987 Thrashed: 10
Page: 786988 Thrashed: 10
Page: 786989 Thrashed: 10
Page: 786990 Thrashed: 10
Page: 786991 Thrashed: 10
Page: 786992 Thrashed: 7
Page: 786993 Thrashed: 7
Page: 786994 Thrashed: 7
Page: 786995 Thrashed: 7
Page: 786996 Thrashed: 7
Page: 786997 Thrashed: 7
Page: 786998 Thrashed: 7
Page: 786999 Thrashed: 7
Page: 787000 Thrashed: 7
Page: 787001 Thrashed: 7
Page: 787002 Thrashed: 7
Page: 787003 Thrashed: 7
Page: 787004 Thrashed: 7
Page: 787005 Thrashed: 7
Page: 787006 Thrashed: 7
Page: 787007 Thrashed: 7
Page: 787008 Thrashed: 1
Page: 787009 Thrashed: 1
Page: 787010 Thrashed: 1
Page: 787011 Thrashed: 1
Page: 787012 Thrashed: 1
Page: 787013 Thrashed: 1
Page: 787014 Thrashed: 1
Page: 787015 Thrashed: 1
Page: 787016 Thrashed: 1
Page: 787017 Thrashed: 1
Page: 787018 Thrashed: 1
Page: 787019 Thrashed: 1
Page: 787020 Thrashed: 1
Page: 787021 Thrashed: 1
Page: 787022 Thrashed: 1
Page: 787023 Thrashed: 1
Page: 787024 Thrashed: 1
Page: 787025 Thrashed: 1
Page: 787026 Thrashed: 1
Page: 787027 Thrashed: 1
Page: 787028 Thrashed: 1
Page: 787029 Thrashed: 1
Page: 787030 Thrashed: 1
Page: 787031 Thrashed: 1
Page: 787032 Thrashed: 1
Page: 787033 Thrashed: 1
Page: 787034 Thrashed: 1
Page: 787035 Thrashed: 1
Page: 787036 Thrashed: 1
Page: 787037 Thrashed: 1
Page: 787038 Thrashed: 1
Page: 787039 Thrashed: 1
Page: 787040 Thrashed: 2
Page: 787041 Thrashed: 2
Page: 787042 Thrashed: 2
Page: 787043 Thrashed: 2
Page: 787044 Thrashed: 2
Page: 787045 Thrashed: 2
Page: 787046 Thrashed: 2
Page: 787047 Thrashed: 2
Page: 787048 Thrashed: 2
Page: 787049 Thrashed: 2
Page: 787050 Thrashed: 2
Page: 787051 Thrashed: 2
Page: 787052 Thrashed: 2
Page: 787053 Thrashed: 2
Page: 787054 Thrashed: 2
Page: 787055 Thrashed: 2
Page: 787056 Thrashed: 2
Page: 787057 Thrashed: 2
Page: 787058 Thrashed: 2
Page: 787059 Thrashed: 2
Page: 787060 Thrashed: 2
Page: 787061 Thrashed: 2
Page: 787062 Thrashed: 2
Page: 787063 Thrashed: 2
Page: 787064 Thrashed: 2
Page: 787065 Thrashed: 2
Page: 787066 Thrashed: 2
Page: 787067 Thrashed: 2
Page: 787068 Thrashed: 2
Page: 787069 Thrashed: 2
Page: 787070 Thrashed: 2
Page: 787071 Thrashed: 2
Page: 787072 Thrashed: 2
Page: 787073 Thrashed: 2
Page: 787074 Thrashed: 2
Page: 787075 Thrashed: 2
Page: 787076 Thrashed: 2
Page: 787077 Thrashed: 2
Page: 787078 Thrashed: 2
Page: 787079 Thrashed: 2
Page: 787080 Thrashed: 2
Page: 787081 Thrashed: 2
Page: 787082 Thrashed: 2
Page: 787083 Thrashed: 2
Page: 787084 Thrashed: 2
Page: 787085 Thrashed: 2
Page: 787086 Thrashed: 2
Page: 787087 Thrashed: 2
Page: 787136 Thrashed: 6
Page: 787137 Thrashed: 6
Page: 787138 Thrashed: 6
Page: 787139 Thrashed: 6
Page: 787140 Thrashed: 6
Page: 787141 Thrashed: 6
Page: 787142 Thrashed: 6
Page: 787143 Thrashed: 6
Page: 787144 Thrashed: 6
Page: 787145 Thrashed: 6
Page: 787146 Thrashed: 6
Page: 787147 Thrashed: 6
Page: 787148 Thrashed: 6
Page: 787149 Thrashed: 6
Page: 787150 Thrashed: 6
Page: 787151 Thrashed: 6
Page: 787152 Thrashed: 5
Page: 787153 Thrashed: 5
Page: 787154 Thrashed: 5
Page: 787155 Thrashed: 5
Page: 787156 Thrashed: 5
Page: 787157 Thrashed: 5
Page: 787158 Thrashed: 5
Page: 787159 Thrashed: 5
Page: 787160 Thrashed: 5
Page: 787161 Thrashed: 5
Page: 787162 Thrashed: 5
Page: 787163 Thrashed: 5
Page: 787164 Thrashed: 5
Page: 787165 Thrashed: 5
Page: 787166 Thrashed: 5
Page: 787167 Thrashed: 5
Page: 787168 Thrashed: 5
Page: 787169 Thrashed: 5
Page: 787170 Thrashed: 5
Page: 787171 Thrashed: 5
Page: 787172 Thrashed: 5
Page: 787173 Thrashed: 5
Page: 787174 Thrashed: 5
Page: 787175 Thrashed: 5
Page: 787176 Thrashed: 5
Page: 787177 Thrashed: 5
Page: 787178 Thrashed: 5
Page: 787179 Thrashed: 5
Page: 787180 Thrashed: 5
Page: 787181 Thrashed: 5
Page: 787182 Thrashed: 5
Page: 787183 Thrashed: 5
Page: 787184 Thrashed: 5
Page: 787185 Thrashed: 5
Page: 787186 Thrashed: 5
Page: 787187 Thrashed: 5
Page: 787188 Thrashed: 5
Page: 787189 Thrashed: 5
Page: 787190 Thrashed: 5
Page: 787191 Thrashed: 5
Page: 787192 Thrashed: 5
Page: 787193 Thrashed: 5
Page: 787194 Thrashed: 5
Page: 787195 Thrashed: 5
Page: 787196 Thrashed: 5
Page: 787197 Thrashed: 5
Page: 787198 Thrashed: 5
Page: 787199 Thrashed: 5
Page: 787200 Thrashed: 5
Page: 787201 Thrashed: 5
Page: 787202 Thrashed: 5
Page: 787203 Thrashed: 5
Page: 787204 Thrashed: 5
Page: 787205 Thrashed: 5
Page: 787206 Thrashed: 5
Page: 787207 Thrashed: 5
Page: 787208 Thrashed: 5
Page: 787209 Thrashed: 5
Page: 787210 Thrashed: 5
Page: 787211 Thrashed: 5
Page: 787212 Thrashed: 5
Page: 787213 Thrashed: 5
Page: 787214 Thrashed: 5
Page: 787215 Thrashed: 5
Page: 787216 Thrashed: 6
Page: 787217 Thrashed: 6
Page: 787218 Thrashed: 6
Page: 787219 Thrashed: 6
Page: 787220 Thrashed: 6
Page: 787221 Thrashed: 6
Page: 787222 Thrashed: 6
Page: 787223 Thrashed: 6
Page: 787224 Thrashed: 6
Page: 787225 Thrashed: 6
Page: 787226 Thrashed: 6
Page: 787227 Thrashed: 6
Page: 787228 Thrashed: 6
Page: 787229 Thrashed: 6
Page: 787230 Thrashed: 6
Page: 787231 Thrashed: 6
Page: 787232 Thrashed: 5
Page: 787233 Thrashed: 5
Page: 787234 Thrashed: 5
Page: 787235 Thrashed: 5
Page: 787236 Thrashed: 5
Page: 787237 Thrashed: 5
Page: 787238 Thrashed: 5
Page: 787239 Thrashed: 5
Page: 787240 Thrashed: 5
Page: 787241 Thrashed: 5
Page: 787242 Thrashed: 5
Page: 787243 Thrashed: 5
Page: 787244 Thrashed: 5
Page: 787245 Thrashed: 5
Page: 787246 Thrashed: 5
Page: 787247 Thrashed: 5
Page: 787248 Thrashed: 5
Page: 787249 Thrashed: 5
Page: 787250 Thrashed: 5
Page: 787251 Thrashed: 5
Page: 787252 Thrashed: 5
Page: 787253 Thrashed: 5
Page: 787254 Thrashed: 5
Page: 787255 Thrashed: 5
Page: 787256 Thrashed: 5
Page: 787257 Thrashed: 5
Page: 787258 Thrashed: 5
Page: 787259 Thrashed: 5
Page: 787260 Thrashed: 5
Page: 787261 Thrashed: 5
Page: 787262 Thrashed: 5
Page: 787263 Thrashed: 5
Page: 787264 Thrashed: 5
Page: 787265 Thrashed: 5
Page: 787266 Thrashed: 5
Page: 787267 Thrashed: 5
Page: 787268 Thrashed: 5
Page: 787269 Thrashed: 5
Page: 787270 Thrashed: 5
Page: 787271 Thrashed: 5
Page: 787272 Thrashed: 5
Page: 787273 Thrashed: 5
Page: 787274 Thrashed: 5
Page: 787275 Thrashed: 5
Page: 787276 Thrashed: 5
Page: 787277 Thrashed: 5
Page: 787278 Thrashed: 5
Page: 787279 Thrashed: 5
Page: 787280 Thrashed: 5
Page: 787281 Thrashed: 5
Page: 787282 Thrashed: 5
Page: 787283 Thrashed: 5
Page: 787284 Thrashed: 5
Page: 787285 Thrashed: 5
Page: 787286 Thrashed: 5
Page: 787287 Thrashed: 5
Page: 787288 Thrashed: 5
Page: 787289 Thrashed: 5
Page: 787290 Thrashed: 5
Page: 787291 Thrashed: 5
Page: 787292 Thrashed: 5
Page: 787293 Thrashed: 5
Page: 787294 Thrashed: 5
Page: 787295 Thrashed: 5
Page: 787296 Thrashed: 6
Page: 787297 Thrashed: 6
Page: 787298 Thrashed: 6
Page: 787299 Thrashed: 6
Page: 787300 Thrashed: 6
Page: 787301 Thrashed: 6
Page: 787302 Thrashed: 6
Page: 787303 Thrashed: 6
Page: 787304 Thrashed: 6
Page: 787305 Thrashed: 6
Page: 787306 Thrashed: 6
Page: 787307 Thrashed: 6
Page: 787308 Thrashed: 6
Page: 787309 Thrashed: 6
Page: 787310 Thrashed: 6
Page: 787311 Thrashed: 6
Page: 787312 Thrashed: 5
Page: 787313 Thrashed: 5
Page: 787314 Thrashed: 5
Page: 787315 Thrashed: 5
Page: 787316 Thrashed: 5
Page: 787317 Thrashed: 5
Page: 787318 Thrashed: 5
Page: 787319 Thrashed: 5
Page: 787320 Thrashed: 5
Page: 787321 Thrashed: 5
Page: 787322 Thrashed: 5
Page: 787323 Thrashed: 5
Page: 787324 Thrashed: 5
Page: 787325 Thrashed: 5
Page: 787326 Thrashed: 5
Page: 787327 Thrashed: 5
Page: 787328 Thrashed: 7
Page: 787329 Thrashed: 7
Page: 787330 Thrashed: 7
Page: 787331 Thrashed: 7
Page: 787332 Thrashed: 7
Page: 787333 Thrashed: 7
Page: 787334 Thrashed: 7
Page: 787335 Thrashed: 7
Page: 787336 Thrashed: 7
Page: 787337 Thrashed: 7
Page: 787338 Thrashed: 7
Page: 787339 Thrashed: 7
Page: 787340 Thrashed: 7
Page: 787341 Thrashed: 7
Page: 787342 Thrashed: 7
Page: 787343 Thrashed: 7
Page: 787344 Thrashed: 6
Page: 787345 Thrashed: 6
Page: 787346 Thrashed: 6
Page: 787347 Thrashed: 6
Page: 787348 Thrashed: 6
Page: 787349 Thrashed: 6
Page: 787350 Thrashed: 6
Page: 787351 Thrashed: 6
Page: 787352 Thrashed: 6
Page: 787353 Thrashed: 6
Page: 787354 Thrashed: 6
Page: 787355 Thrashed: 6
Page: 787356 Thrashed: 6
Page: 787357 Thrashed: 6
Page: 787358 Thrashed: 6
Page: 787359 Thrashed: 6
Page: 787360 Thrashed: 6
Page: 787361 Thrashed: 6
Page: 787362 Thrashed: 6
Page: 787363 Thrashed: 6
Page: 787364 Thrashed: 6
Page: 787365 Thrashed: 6
Page: 787366 Thrashed: 6
Page: 787367 Thrashed: 6
Page: 787368 Thrashed: 6
Page: 787369 Thrashed: 6
Page: 787370 Thrashed: 6
Page: 787371 Thrashed: 6
Page: 787372 Thrashed: 6
Page: 787373 Thrashed: 6
Page: 787374 Thrashed: 6
Page: 787375 Thrashed: 6
Page: 787376 Thrashed: 6
Page: 787377 Thrashed: 6
Page: 787378 Thrashed: 6
Page: 787379 Thrashed: 6
Page: 787380 Thrashed: 6
Page: 787381 Thrashed: 6
Page: 787382 Thrashed: 6
Page: 787383 Thrashed: 6
Page: 787384 Thrashed: 6
Page: 787385 Thrashed: 6
Page: 787386 Thrashed: 6
Page: 787387 Thrashed: 6
Page: 787388 Thrashed: 6
Page: 787389 Thrashed: 6
Page: 787390 Thrashed: 6
Page: 787391 Thrashed: 6
Page: 787392 Thrashed: 5
Page: 787393 Thrashed: 5
Page: 787394 Thrashed: 5
Page: 787395 Thrashed: 5
Page: 787396 Thrashed: 5
Page: 787397 Thrashed: 5
Page: 787398 Thrashed: 5
Page: 787399 Thrashed: 5
Page: 787400 Thrashed: 5
Page: 787401 Thrashed: 5
Page: 787402 Thrashed: 5
Page: 787403 Thrashed: 5
Page: 787404 Thrashed: 5
Page: 787405 Thrashed: 5
Page: 787406 Thrashed: 5
Page: 787407 Thrashed: 5
Page: 787408 Thrashed: 5
Page: 787409 Thrashed: 5
Page: 787410 Thrashed: 5
Page: 787411 Thrashed: 5
Page: 787412 Thrashed: 5
Page: 787413 Thrashed: 5
Page: 787414 Thrashed: 5
Page: 787415 Thrashed: 5
Page: 787416 Thrashed: 5
Page: 787417 Thrashed: 5
Page: 787418 Thrashed: 5
Page: 787419 Thrashed: 5
Page: 787420 Thrashed: 5
Page: 787421 Thrashed: 5
Page: 787422 Thrashed: 5
Page: 787423 Thrashed: 5
Page: 787424 Thrashed: 6
Page: 787425 Thrashed: 6
Page: 787426 Thrashed: 6
Page: 787427 Thrashed: 6
Page: 787428 Thrashed: 6
Page: 787429 Thrashed: 6
Page: 787430 Thrashed: 6
Page: 787431 Thrashed: 6
Page: 787432 Thrashed: 6
Page: 787433 Thrashed: 6
Page: 787434 Thrashed: 6
Page: 787435 Thrashed: 6
Page: 787436 Thrashed: 6
Page: 787437 Thrashed: 6
Page: 787438 Thrashed: 6
Page: 787439 Thrashed: 6
Page: 787440 Thrashed: 5
Page: 787441 Thrashed: 5
Page: 787442 Thrashed: 5
Page: 787443 Thrashed: 5
Page: 787444 Thrashed: 5
Page: 787445 Thrashed: 5
Page: 787446 Thrashed: 5
Page: 787447 Thrashed: 5
Page: 787448 Thrashed: 5
Page: 787449 Thrashed: 5
Page: 787450 Thrashed: 5
Page: 787451 Thrashed: 5
Page: 787452 Thrashed: 5
Page: 787453 Thrashed: 5
Page: 787454 Thrashed: 5
Page: 787455 Thrashed: 5
Page: 787456 Thrashed: 6
Page: 787457 Thrashed: 6
Page: 787458 Thrashed: 6
Page: 787459 Thrashed: 6
Page: 787460 Thrashed: 6
Page: 787461 Thrashed: 6
Page: 787462 Thrashed: 6
Page: 787463 Thrashed: 6
Page: 787464 Thrashed: 6
Page: 787465 Thrashed: 6
Page: 787466 Thrashed: 6
Page: 787467 Thrashed: 6
Page: 787468 Thrashed: 6
Page: 787469 Thrashed: 6
Page: 787470 Thrashed: 6
Page: 787471 Thrashed: 6
Page: 787472 Thrashed: 5
Page: 787473 Thrashed: 5
Page: 787474 Thrashed: 5
Page: 787475 Thrashed: 5
Page: 787476 Thrashed: 5
Page: 787477 Thrashed: 5
Page: 787478 Thrashed: 5
Page: 787479 Thrashed: 5
Page: 787480 Thrashed: 5
Page: 787481 Thrashed: 5
Page: 787482 Thrashed: 5
Page: 787483 Thrashed: 5
Page: 787484 Thrashed: 5
Page: 787485 Thrashed: 5
Page: 787486 Thrashed: 5
Page: 787487 Thrashed: 5
Page: 787488 Thrashed: 5
Page: 787489 Thrashed: 5
Page: 787490 Thrashed: 5
Page: 787491 Thrashed: 5
Page: 787492 Thrashed: 5
Page: 787493 Thrashed: 5
Page: 787494 Thrashed: 5
Page: 787495 Thrashed: 5
Page: 787496 Thrashed: 5
Page: 787497 Thrashed: 5
Page: 787498 Thrashed: 5
Page: 787499 Thrashed: 5
Page: 787500 Thrashed: 5
Page: 787501 Thrashed: 5
Page: 787502 Thrashed: 5
Page: 787503 Thrashed: 5
Page: 787504 Thrashed: 5
Page: 787505 Thrashed: 5
Page: 787506 Thrashed: 5
Page: 787507 Thrashed: 5
Page: 787508 Thrashed: 5
Page: 787509 Thrashed: 5
Page: 787510 Thrashed: 5
Page: 787511 Thrashed: 5
Page: 787512 Thrashed: 5
Page: 787513 Thrashed: 5
Page: 787514 Thrashed: 5
Page: 787515 Thrashed: 5
Page: 787516 Thrashed: 5
Page: 787517 Thrashed: 5
Page: 787518 Thrashed: 5
Page: 787519 Thrashed: 5
Page: 787520 Thrashed: 5
Page: 787521 Thrashed: 5
Page: 787522 Thrashed: 5
Page: 787523 Thrashed: 5
Page: 787524 Thrashed: 5
Page: 787525 Thrashed: 5
Page: 787526 Thrashed: 5
Page: 787527 Thrashed: 5
Page: 787528 Thrashed: 5
Page: 787529 Thrashed: 5
Page: 787530 Thrashed: 5
Page: 787531 Thrashed: 5
Page: 787532 Thrashed: 5
Page: 787533 Thrashed: 5
Page: 787534 Thrashed: 5
Page: 787535 Thrashed: 5
Page: 787536 Thrashed: 5
Page: 787537 Thrashed: 5
Page: 787538 Thrashed: 5
Page: 787539 Thrashed: 5
Page: 787540 Thrashed: 5
Page: 787541 Thrashed: 5
Page: 787542 Thrashed: 5
Page: 787543 Thrashed: 5
Page: 787544 Thrashed: 5
Page: 787545 Thrashed: 5
Page: 787546 Thrashed: 5
Page: 787547 Thrashed: 5
Page: 787548 Thrashed: 5
Page: 787549 Thrashed: 5
Page: 787550 Thrashed: 5
Page: 787551 Thrashed: 5
Page: 787552 Thrashed: 5
Page: 787553 Thrashed: 5
Page: 787554 Thrashed: 5
Page: 787555 Thrashed: 5
Page: 787556 Thrashed: 5
Page: 787557 Thrashed: 5
Page: 787558 Thrashed: 5
Page: 787559 Thrashed: 5
Page: 787560 Thrashed: 5
Page: 787561 Thrashed: 5
Page: 787562 Thrashed: 5
Page: 787563 Thrashed: 5
Page: 787564 Thrashed: 5
Page: 787565 Thrashed: 5
Page: 787566 Thrashed: 5
Page: 787567 Thrashed: 5
Page: 787568 Thrashed: 6
Page: 787569 Thrashed: 6
Page: 787570 Thrashed: 6
Page: 787571 Thrashed: 6
Page: 787572 Thrashed: 6
Page: 787573 Thrashed: 6
Page: 787574 Thrashed: 6
Page: 787575 Thrashed: 6
Page: 787576 Thrashed: 6
Page: 787577 Thrashed: 6
Page: 787578 Thrashed: 6
Page: 787579 Thrashed: 6
Page: 787580 Thrashed: 6
Page: 787581 Thrashed: 6
Page: 787582 Thrashed: 6
Page: 787583 Thrashed: 6
Page: 787584 Thrashed: 5
Page: 787585 Thrashed: 5
Page: 787586 Thrashed: 5
Page: 787587 Thrashed: 5
Page: 787588 Thrashed: 5
Page: 787589 Thrashed: 5
Page: 787590 Thrashed: 5
Page: 787591 Thrashed: 5
Page: 787592 Thrashed: 5
Page: 787593 Thrashed: 5
Page: 787594 Thrashed: 5
Page: 787595 Thrashed: 5
Page: 787596 Thrashed: 5
Page: 787597 Thrashed: 5
Page: 787598 Thrashed: 5
Page: 787599 Thrashed: 5
Page: 787600 Thrashed: 6
Page: 787601 Thrashed: 6
Page: 787602 Thrashed: 6
Page: 787603 Thrashed: 6
Page: 787604 Thrashed: 6
Page: 787605 Thrashed: 6
Page: 787606 Thrashed: 6
Page: 787607 Thrashed: 6
Page: 787608 Thrashed: 6
Page: 787609 Thrashed: 6
Page: 787610 Thrashed: 6
Page: 787611 Thrashed: 6
Page: 787612 Thrashed: 6
Page: 787613 Thrashed: 6
Page: 787614 Thrashed: 6
Page: 787615 Thrashed: 6
Page: 787616 Thrashed: 5
Page: 787617 Thrashed: 5
Page: 787618 Thrashed: 5
Page: 787619 Thrashed: 5
Page: 787620 Thrashed: 5
Page: 787621 Thrashed: 5
Page: 787622 Thrashed: 5
Page: 787623 Thrashed: 5
Page: 787624 Thrashed: 5
Page: 787625 Thrashed: 5
Page: 787626 Thrashed: 5
Page: 787627 Thrashed: 5
Page: 787628 Thrashed: 5
Page: 787629 Thrashed: 5
Page: 787630 Thrashed: 5
Page: 787631 Thrashed: 5
Page: 787632 Thrashed: 6
Page: 787633 Thrashed: 6
Page: 787634 Thrashed: 6
Page: 787635 Thrashed: 6
Page: 787636 Thrashed: 6
Page: 787637 Thrashed: 6
Page: 787638 Thrashed: 6
Page: 787639 Thrashed: 6
Page: 787640 Thrashed: 6
Page: 787641 Thrashed: 6
Page: 787642 Thrashed: 6
Page: 787643 Thrashed: 6
Page: 787644 Thrashed: 6
Page: 787645 Thrashed: 6
Page: 787646 Thrashed: 6
Page: 787647 Thrashed: 6
Page: 787648 Thrashed: 8
Page: 787649 Thrashed: 8
Page: 787650 Thrashed: 8
Page: 787651 Thrashed: 8
Page: 787652 Thrashed: 8
Page: 787653 Thrashed: 8
Page: 787654 Thrashed: 8
Page: 787655 Thrashed: 8
Page: 787656 Thrashed: 8
Page: 787657 Thrashed: 8
Page: 787658 Thrashed: 8
Page: 787659 Thrashed: 8
Page: 787660 Thrashed: 8
Page: 787661 Thrashed: 8
Page: 787662 Thrashed: 8
Page: 787663 Thrashed: 8
Page: 787664 Thrashed: 6
Page: 787665 Thrashed: 6
Page: 787666 Thrashed: 6
Page: 787667 Thrashed: 6
Page: 787668 Thrashed: 6
Page: 787669 Thrashed: 6
Page: 787670 Thrashed: 6
Page: 787671 Thrashed: 6
Page: 787672 Thrashed: 6
Page: 787673 Thrashed: 6
Page: 787674 Thrashed: 6
Page: 787675 Thrashed: 6
Page: 787676 Thrashed: 6
Page: 787677 Thrashed: 6
Page: 787678 Thrashed: 6
Page: 787679 Thrashed: 6
Page: 787680 Thrashed: 6
Page: 787681 Thrashed: 6
Page: 787682 Thrashed: 6
Page: 787683 Thrashed: 6
Page: 787684 Thrashed: 6
Page: 787685 Thrashed: 6
Page: 787686 Thrashed: 6
Page: 787687 Thrashed: 6
Page: 787688 Thrashed: 6
Page: 787689 Thrashed: 6
Page: 787690 Thrashed: 6
Page: 787691 Thrashed: 6
Page: 787692 Thrashed: 6
Page: 787693 Thrashed: 6
Page: 787694 Thrashed: 6
Page: 787695 Thrashed: 6
Page: 787696 Thrashed: 6
Page: 787697 Thrashed: 6
Page: 787698 Thrashed: 6
Page: 787699 Thrashed: 6
Page: 787700 Thrashed: 6
Page: 787701 Thrashed: 6
Page: 787702 Thrashed: 6
Page: 787703 Thrashed: 6
Page: 787704 Thrashed: 6
Page: 787705 Thrashed: 6
Page: 787706 Thrashed: 6
Page: 787707 Thrashed: 6
Page: 787708 Thrashed: 6
Page: 787709 Thrashed: 6
Page: 787710 Thrashed: 6
Page: 787711 Thrashed: 6
Page: 787712 Thrashed: 6
Page: 787713 Thrashed: 6
Page: 787714 Thrashed: 6
Page: 787715 Thrashed: 6
Page: 787716 Thrashed: 6
Page: 787717 Thrashed: 6
Page: 787718 Thrashed: 6
Page: 787719 Thrashed: 6
Page: 787720 Thrashed: 6
Page: 787721 Thrashed: 6
Page: 787722 Thrashed: 6
Page: 787723 Thrashed: 6
Page: 787724 Thrashed: 6
Page: 787725 Thrashed: 6
Page: 787726 Thrashed: 6
Page: 787727 Thrashed: 6
Page: 787728 Thrashed: 6
Page: 787729 Thrashed: 6
Page: 787730 Thrashed: 6
Page: 787731 Thrashed: 6
Page: 787732 Thrashed: 6
Page: 787733 Thrashed: 6
Page: 787734 Thrashed: 6
Page: 787735 Thrashed: 6
Page: 787736 Thrashed: 6
Page: 787737 Thrashed: 6
Page: 787738 Thrashed: 6
Page: 787739 Thrashed: 6
Page: 787740 Thrashed: 6
Page: 787741 Thrashed: 6
Page: 787742 Thrashed: 6
Page: 787743 Thrashed: 6
Page: 787744 Thrashed: 8
Page: 787745 Thrashed: 8
Page: 787746 Thrashed: 8
Page: 787747 Thrashed: 8
Page: 787748 Thrashed: 8
Page: 787749 Thrashed: 8
Page: 787750 Thrashed: 8
Page: 787751 Thrashed: 8
Page: 787752 Thrashed: 8
Page: 787753 Thrashed: 8
Page: 787754 Thrashed: 8
Page: 787755 Thrashed: 8
Page: 787756 Thrashed: 8
Page: 787757 Thrashed: 8
Page: 787758 Thrashed: 8
Page: 787759 Thrashed: 8
Page: 787760 Thrashed: 7
Page: 787761 Thrashed: 7
Page: 787762 Thrashed: 7
Page: 787763 Thrashed: 7
Page: 787764 Thrashed: 7
Page: 787765 Thrashed: 7
Page: 787766 Thrashed: 7
Page: 787767 Thrashed: 7
Page: 787768 Thrashed: 7
Page: 787769 Thrashed: 7
Page: 787770 Thrashed: 7
Page: 787771 Thrashed: 7
Page: 787772 Thrashed: 7
Page: 787773 Thrashed: 7
Page: 787774 Thrashed: 7
Page: 787775 Thrashed: 7
Page: 787776 Thrashed: 6
Page: 787777 Thrashed: 6
Page: 787778 Thrashed: 6
Page: 787779 Thrashed: 6
Page: 787780 Thrashed: 6
Page: 787781 Thrashed: 6
Page: 787782 Thrashed: 6
Page: 787783 Thrashed: 6
Page: 787784 Thrashed: 6
Page: 787785 Thrashed: 6
Page: 787786 Thrashed: 6
Page: 787787 Thrashed: 6
Page: 787788 Thrashed: 6
Page: 787789 Thrashed: 6
Page: 787790 Thrashed: 6
Page: 787791 Thrashed: 6
Page: 787792 Thrashed: 6
Page: 787793 Thrashed: 6
Page: 787794 Thrashed: 6
Page: 787795 Thrashed: 6
Page: 787796 Thrashed: 6
Page: 787797 Thrashed: 6
Page: 787798 Thrashed: 6
Page: 787799 Thrashed: 6
Page: 787800 Thrashed: 6
Page: 787801 Thrashed: 6
Page: 787802 Thrashed: 6
Page: 787803 Thrashed: 6
Page: 787804 Thrashed: 6
Page: 787805 Thrashed: 6
Page: 787806 Thrashed: 6
Page: 787807 Thrashed: 6
Page: 787808 Thrashed: 6
Page: 787809 Thrashed: 6
Page: 787810 Thrashed: 6
Page: 787811 Thrashed: 6
Page: 787812 Thrashed: 6
Page: 787813 Thrashed: 6
Page: 787814 Thrashed: 6
Page: 787815 Thrashed: 6
Page: 787816 Thrashed: 6
Page: 787817 Thrashed: 6
Page: 787818 Thrashed: 6
Page: 787819 Thrashed: 6
Page: 787820 Thrashed: 6
Page: 787821 Thrashed: 6
Page: 787822 Thrashed: 6
Page: 787823 Thrashed: 6
Page: 787824 Thrashed: 6
Page: 787825 Thrashed: 6
Page: 787826 Thrashed: 6
Page: 787827 Thrashed: 6
Page: 787828 Thrashed: 6
Page: 787829 Thrashed: 6
Page: 787830 Thrashed: 6
Page: 787831 Thrashed: 6
Page: 787832 Thrashed: 6
Page: 787833 Thrashed: 6
Page: 787834 Thrashed: 6
Page: 787835 Thrashed: 6
Page: 787836 Thrashed: 6
Page: 787837 Thrashed: 6
Page: 787838 Thrashed: 6
Page: 787839 Thrashed: 6
Page: 787840 Thrashed: 6
Page: 787841 Thrashed: 6
Page: 787842 Thrashed: 6
Page: 787843 Thrashed: 6
Page: 787844 Thrashed: 6
Page: 787845 Thrashed: 6
Page: 787846 Thrashed: 6
Page: 787847 Thrashed: 6
Page: 787848 Thrashed: 6
Page: 787849 Thrashed: 6
Page: 787850 Thrashed: 6
Page: 787851 Thrashed: 6
Page: 787852 Thrashed: 6
Page: 787853 Thrashed: 6
Page: 787854 Thrashed: 6
Page: 787855 Thrashed: 6
Page: 787856 Thrashed: 7
Page: 787857 Thrashed: 7
Page: 787858 Thrashed: 7
Page: 787859 Thrashed: 7
Page: 787860 Thrashed: 7
Page: 787861 Thrashed: 7
Page: 787862 Thrashed: 7
Page: 787863 Thrashed: 7
Page: 787864 Thrashed: 7
Page: 787865 Thrashed: 7
Page: 787866 Thrashed: 7
Page: 787867 Thrashed: 7
Page: 787868 Thrashed: 7
Page: 787869 Thrashed: 7
Page: 787870 Thrashed: 7
Page: 787871 Thrashed: 7
Page: 787872 Thrashed: 6
Page: 787873 Thrashed: 6
Page: 787874 Thrashed: 6
Page: 787875 Thrashed: 6
Page: 787876 Thrashed: 6
Page: 787877 Thrashed: 6
Page: 787878 Thrashed: 6
Page: 787879 Thrashed: 6
Page: 787880 Thrashed: 6
Page: 787881 Thrashed: 6
Page: 787882 Thrashed: 6
Page: 787883 Thrashed: 6
Page: 787884 Thrashed: 6
Page: 787885 Thrashed: 6
Page: 787886 Thrashed: 6
Page: 787887 Thrashed: 6
Page: 787888 Thrashed: 6
Page: 787889 Thrashed: 6
Page: 787890 Thrashed: 6
Page: 787891 Thrashed: 6
Page: 787892 Thrashed: 6
Page: 787893 Thrashed: 6
Page: 787894 Thrashed: 6
Page: 787895 Thrashed: 6
Page: 787896 Thrashed: 6
Page: 787897 Thrashed: 6
Page: 787898 Thrashed: 6
Page: 787899 Thrashed: 6
Page: 787900 Thrashed: 6
Page: 787901 Thrashed: 6
Page: 787902 Thrashed: 6
Page: 787903 Thrashed: 6
Page: 787904 Thrashed: 6
Page: 787905 Thrashed: 6
Page: 787906 Thrashed: 6
Page: 787907 Thrashed: 6
Page: 787908 Thrashed: 6
Page: 787909 Thrashed: 6
Page: 787910 Thrashed: 6
Page: 787911 Thrashed: 6
Page: 787912 Thrashed: 6
Page: 787913 Thrashed: 6
Page: 787914 Thrashed: 6
Page: 787915 Thrashed: 6
Page: 787916 Thrashed: 6
Page: 787917 Thrashed: 6
Page: 787918 Thrashed: 6
Page: 787919 Thrashed: 6
Page: 787920 Thrashed: 5
Page: 787921 Thrashed: 5
Page: 787922 Thrashed: 5
Page: 787923 Thrashed: 5
Page: 787924 Thrashed: 5
Page: 787925 Thrashed: 5
Page: 787926 Thrashed: 5
Page: 787927 Thrashed: 5
Page: 787928 Thrashed: 5
Page: 787929 Thrashed: 5
Page: 787930 Thrashed: 5
Page: 787931 Thrashed: 5
Page: 787932 Thrashed: 5
Page: 787933 Thrashed: 5
Page: 787934 Thrashed: 5
Page: 787935 Thrashed: 5
Page: 787936 Thrashed: 5
Page: 787937 Thrashed: 5
Page: 787938 Thrashed: 5
Page: 787939 Thrashed: 5
Page: 787940 Thrashed: 5
Page: 787941 Thrashed: 5
Page: 787942 Thrashed: 5
Page: 787943 Thrashed: 5
Page: 787944 Thrashed: 5
Page: 787945 Thrashed: 5
Page: 787946 Thrashed: 5
Page: 787947 Thrashed: 5
Page: 787948 Thrashed: 5
Page: 787949 Thrashed: 5
Page: 787950 Thrashed: 5
Page: 787951 Thrashed: 5
Page: 787952 Thrashed: 5
Page: 787953 Thrashed: 5
Page: 787954 Thrashed: 5
Page: 787955 Thrashed: 5
Page: 787956 Thrashed: 5
Page: 787957 Thrashed: 5
Page: 787958 Thrashed: 5
Page: 787959 Thrashed: 5
Page: 787960 Thrashed: 5
Page: 787961 Thrashed: 5
Page: 787962 Thrashed: 5
Page: 787963 Thrashed: 5
Page: 787964 Thrashed: 5
Page: 787965 Thrashed: 5
Page: 787966 Thrashed: 5
Page: 787967 Thrashed: 5
Page: 787968 Thrashed: 6
Page: 787969 Thrashed: 6
Page: 787970 Thrashed: 6
Page: 787971 Thrashed: 6
Page: 787972 Thrashed: 6
Page: 787973 Thrashed: 6
Page: 787974 Thrashed: 6
Page: 787975 Thrashed: 6
Page: 787976 Thrashed: 6
Page: 787977 Thrashed: 6
Page: 787978 Thrashed: 6
Page: 787979 Thrashed: 6
Page: 787980 Thrashed: 6
Page: 787981 Thrashed: 6
Page: 787982 Thrashed: 6
Page: 787983 Thrashed: 6
Page: 787984 Thrashed: 5
Page: 787985 Thrashed: 5
Page: 787986 Thrashed: 5
Page: 787987 Thrashed: 5
Page: 787988 Thrashed: 5
Page: 787989 Thrashed: 5
Page: 787990 Thrashed: 5
Page: 787991 Thrashed: 5
Page: 787992 Thrashed: 5
Page: 787993 Thrashed: 5
Page: 787994 Thrashed: 5
Page: 787995 Thrashed: 5
Page: 787996 Thrashed: 5
Page: 787997 Thrashed: 5
Page: 787998 Thrashed: 5
Page: 787999 Thrashed: 5
Page: 788000 Thrashed: 5
Page: 788001 Thrashed: 5
Page: 788002 Thrashed: 5
Page: 788003 Thrashed: 5
Page: 788004 Thrashed: 5
Page: 788005 Thrashed: 5
Page: 788006 Thrashed: 5
Page: 788007 Thrashed: 5
Page: 788008 Thrashed: 5
Page: 788009 Thrashed: 5
Page: 788010 Thrashed: 5
Page: 788011 Thrashed: 5
Page: 788012 Thrashed: 5
Page: 788013 Thrashed: 5
Page: 788014 Thrashed: 5
Page: 788015 Thrashed: 5
Page: 788016 Thrashed: 5
Page: 788017 Thrashed: 5
Page: 788018 Thrashed: 5
Page: 788019 Thrashed: 5
Page: 788020 Thrashed: 5
Page: 788021 Thrashed: 5
Page: 788022 Thrashed: 5
Page: 788023 Thrashed: 5
Page: 788024 Thrashed: 5
Page: 788025 Thrashed: 5
Page: 788026 Thrashed: 5
Page: 788027 Thrashed: 5
Page: 788028 Thrashed: 5
Page: 788029 Thrashed: 5
Page: 788030 Thrashed: 5
Page: 788031 Thrashed: 5
Page: 788032 Thrashed: 5
Page: 788033 Thrashed: 5
Page: 788034 Thrashed: 5
Page: 788035 Thrashed: 5
Page: 788036 Thrashed: 5
Page: 788037 Thrashed: 5
Page: 788038 Thrashed: 5
Page: 788039 Thrashed: 5
Page: 788040 Thrashed: 5
Page: 788041 Thrashed: 5
Page: 788042 Thrashed: 5
Page: 788043 Thrashed: 5
Page: 788044 Thrashed: 5
Page: 788045 Thrashed: 5
Page: 788046 Thrashed: 5
Page: 788047 Thrashed: 5
Page: 788048 Thrashed: 5
Page: 788049 Thrashed: 5
Page: 788050 Thrashed: 5
Page: 788051 Thrashed: 5
Page: 788052 Thrashed: 5
Page: 788053 Thrashed: 5
Page: 788054 Thrashed: 5
Page: 788055 Thrashed: 5
Page: 788056 Thrashed: 5
Page: 788057 Thrashed: 5
Page: 788058 Thrashed: 5
Page: 788059 Thrashed: 5
Page: 788060 Thrashed: 5
Page: 788061 Thrashed: 5
Page: 788062 Thrashed: 5
Page: 788063 Thrashed: 5
Page: 788064 Thrashed: 5
Page: 788065 Thrashed: 5
Page: 788066 Thrashed: 5
Page: 788067 Thrashed: 5
Page: 788068 Thrashed: 5
Page: 788069 Thrashed: 5
Page: 788070 Thrashed: 5
Page: 788071 Thrashed: 5
Page: 788072 Thrashed: 5
Page: 788073 Thrashed: 5
Page: 788074 Thrashed: 5
Page: 788075 Thrashed: 5
Page: 788076 Thrashed: 5
Page: 788077 Thrashed: 5
Page: 788078 Thrashed: 5
Page: 788079 Thrashed: 5
Page: 788080 Thrashed: 5
Page: 788081 Thrashed: 5
Page: 788082 Thrashed: 5
Page: 788083 Thrashed: 5
Page: 788084 Thrashed: 5
Page: 788085 Thrashed: 5
Page: 788086 Thrashed: 5
Page: 788087 Thrashed: 5
Page: 788088 Thrashed: 5
Page: 788089 Thrashed: 5
Page: 788090 Thrashed: 5
Page: 788091 Thrashed: 5
Page: 788092 Thrashed: 5
Page: 788093 Thrashed: 5
Page: 788094 Thrashed: 5
Page: 788095 Thrashed: 5
Page: 788096 Thrashed: 6
Page: 788097 Thrashed: 6
Page: 788098 Thrashed: 6
Page: 788099 Thrashed: 6
Page: 788100 Thrashed: 6
Page: 788101 Thrashed: 6
Page: 788102 Thrashed: 6
Page: 788103 Thrashed: 6
Page: 788104 Thrashed: 6
Page: 788105 Thrashed: 6
Page: 788106 Thrashed: 6
Page: 788107 Thrashed: 6
Page: 788108 Thrashed: 6
Page: 788109 Thrashed: 6
Page: 788110 Thrashed: 6
Page: 788111 Thrashed: 6
Page: 788112 Thrashed: 6
Page: 788113 Thrashed: 6
Page: 788114 Thrashed: 6
Page: 788115 Thrashed: 6
Page: 788116 Thrashed: 6
Page: 788117 Thrashed: 6
Page: 788118 Thrashed: 6
Page: 788119 Thrashed: 6
Page: 788120 Thrashed: 6
Page: 788121 Thrashed: 6
Page: 788122 Thrashed: 6
Page: 788123 Thrashed: 6
Page: 788124 Thrashed: 6
Page: 788125 Thrashed: 6
Page: 788126 Thrashed: 6
Page: 788127 Thrashed: 6
Page: 788128 Thrashed: 7
Page: 788129 Thrashed: 7
Page: 788130 Thrashed: 7
Page: 788131 Thrashed: 7
Page: 788132 Thrashed: 7
Page: 788133 Thrashed: 7
Page: 788134 Thrashed: 7
Page: 788135 Thrashed: 7
Page: 788136 Thrashed: 7
Page: 788137 Thrashed: 7
Page: 788138 Thrashed: 7
Page: 788139 Thrashed: 7
Page: 788140 Thrashed: 7
Page: 788141 Thrashed: 7
Page: 788142 Thrashed: 7
Page: 788143 Thrashed: 7
Page: 788144 Thrashed: 6
Page: 788145 Thrashed: 6
Page: 788146 Thrashed: 6
Page: 788147 Thrashed: 6
Page: 788148 Thrashed: 6
Page: 788149 Thrashed: 6
Page: 788150 Thrashed: 6
Page: 788151 Thrashed: 6
Page: 788152 Thrashed: 6
Page: 788153 Thrashed: 6
Page: 788154 Thrashed: 6
Page: 788155 Thrashed: 6
Page: 788156 Thrashed: 6
Page: 788157 Thrashed: 6
Page: 788158 Thrashed: 6
Page: 788159 Thrashed: 6
Page: 788160 Thrashed: 5
Page: 788161 Thrashed: 5
Page: 788162 Thrashed: 5
Page: 788163 Thrashed: 5
Page: 788164 Thrashed: 5
Page: 788165 Thrashed: 5
Page: 788166 Thrashed: 5
Page: 788167 Thrashed: 5
Page: 788168 Thrashed: 5
Page: 788169 Thrashed: 5
Page: 788170 Thrashed: 5
Page: 788171 Thrashed: 5
Page: 788172 Thrashed: 5
Page: 788173 Thrashed: 5
Page: 788174 Thrashed: 5
Page: 788175 Thrashed: 5
Page: 788176 Thrashed: 4
Page: 788177 Thrashed: 4
Page: 788178 Thrashed: 4
Page: 788179 Thrashed: 4
Page: 788180 Thrashed: 4
Page: 788181 Thrashed: 4
Page: 788182 Thrashed: 4
Page: 788183 Thrashed: 4
Page: 788184 Thrashed: 4
Page: 788185 Thrashed: 4
Page: 788186 Thrashed: 4
Page: 788187 Thrashed: 4
Page: 788188 Thrashed: 4
Page: 788189 Thrashed: 4
Page: 788190 Thrashed: 4
Page: 788191 Thrashed: 4
Page: 788192 Thrashed: 4
Page: 788193 Thrashed: 4
Page: 788194 Thrashed: 4
Page: 788195 Thrashed: 4
Page: 788196 Thrashed: 4
Page: 788197 Thrashed: 4
Page: 788198 Thrashed: 4
Page: 788199 Thrashed: 4
Page: 788200 Thrashed: 4
Page: 788201 Thrashed: 4
Page: 788202 Thrashed: 4
Page: 788203 Thrashed: 4
Page: 788204 Thrashed: 4
Page: 788205 Thrashed: 4
Page: 788206 Thrashed: 4
Page: 788207 Thrashed: 4
Page: 788208 Thrashed: 4
Page: 788209 Thrashed: 4
Page: 788210 Thrashed: 4
Page: 788211 Thrashed: 4
Page: 788212 Thrashed: 4
Page: 788213 Thrashed: 4
Page: 788214 Thrashed: 4
Page: 788215 Thrashed: 4
Page: 788216 Thrashed: 4
Page: 788217 Thrashed: 4
Page: 788218 Thrashed: 4
Page: 788219 Thrashed: 4
Page: 788220 Thrashed: 4
Page: 788221 Thrashed: 4
Page: 788222 Thrashed: 4
Page: 788223 Thrashed: 4
Page: 788224 Thrashed: 4
Page: 788225 Thrashed: 4
Page: 788226 Thrashed: 4
Page: 788227 Thrashed: 4
Page: 788228 Thrashed: 4
Page: 788229 Thrashed: 4
Page: 788230 Thrashed: 4
Page: 788231 Thrashed: 4
Page: 788232 Thrashed: 4
Page: 788233 Thrashed: 4
Page: 788234 Thrashed: 4
Page: 788235 Thrashed: 4
Page: 788236 Thrashed: 4
Page: 788237 Thrashed: 4
Page: 788238 Thrashed: 4
Page: 788239 Thrashed: 4
Page: 788240 Thrashed: 4
Page: 788241 Thrashed: 4
Page: 788242 Thrashed: 4
Page: 788243 Thrashed: 4
Page: 788244 Thrashed: 4
Page: 788245 Thrashed: 4
Page: 788246 Thrashed: 4
Page: 788247 Thrashed: 4
Page: 788248 Thrashed: 4
Page: 788249 Thrashed: 4
Page: 788250 Thrashed: 4
Page: 788251 Thrashed: 4
Page: 788252 Thrashed: 4
Page: 788253 Thrashed: 4
Page: 788254 Thrashed: 4
Page: 788255 Thrashed: 4
Page: 788256 Thrashed: 4
Page: 788257 Thrashed: 4
Page: 788258 Thrashed: 4
Page: 788259 Thrashed: 4
Page: 788260 Thrashed: 4
Page: 788261 Thrashed: 4
Page: 788262 Thrashed: 4
Page: 788263 Thrashed: 4
Page: 788264 Thrashed: 4
Page: 788265 Thrashed: 4
Page: 788266 Thrashed: 4
Page: 788267 Thrashed: 4
Page: 788268 Thrashed: 4
Page: 788269 Thrashed: 4
Page: 788270 Thrashed: 4
Page: 788271 Thrashed: 4
Page: 788272 Thrashed: 4
Page: 788273 Thrashed: 4
Page: 788274 Thrashed: 4
Page: 788275 Thrashed: 4
Page: 788276 Thrashed: 4
Page: 788277 Thrashed: 4
Page: 788278 Thrashed: 4
Page: 788279 Thrashed: 4
Page: 788280 Thrashed: 4
Page: 788281 Thrashed: 4
Page: 788282 Thrashed: 4
Page: 788283 Thrashed: 4
Page: 788284 Thrashed: 4
Page: 788285 Thrashed: 4
Page: 788286 Thrashed: 4
Page: 788287 Thrashed: 4
Page: 788288 Thrashed: 4
Page: 788289 Thrashed: 4
Page: 788290 Thrashed: 4
Page: 788291 Thrashed: 4
Page: 788292 Thrashed: 4
Page: 788293 Thrashed: 4
Page: 788294 Thrashed: 4
Page: 788295 Thrashed: 4
Page: 788296 Thrashed: 4
Page: 788297 Thrashed: 4
Page: 788298 Thrashed: 4
Page: 788299 Thrashed: 4
Page: 788300 Thrashed: 4
Page: 788301 Thrashed: 4
Page: 788302 Thrashed: 4
Page: 788303 Thrashed: 4
Page: 788304 Thrashed: 4
Page: 788305 Thrashed: 4
Page: 788306 Thrashed: 4
Page: 788307 Thrashed: 4
Page: 788308 Thrashed: 4
Page: 788309 Thrashed: 4
Page: 788310 Thrashed: 4
Page: 788311 Thrashed: 4
Page: 788312 Thrashed: 4
Page: 788313 Thrashed: 4
Page: 788314 Thrashed: 4
Page: 788315 Thrashed: 4
Page: 788316 Thrashed: 4
Page: 788317 Thrashed: 4
Page: 788318 Thrashed: 4
Page: 788319 Thrashed: 4
Page: 788320 Thrashed: 4
Page: 788321 Thrashed: 4
Page: 788322 Thrashed: 4
Page: 788323 Thrashed: 4
Page: 788324 Thrashed: 4
Page: 788325 Thrashed: 4
Page: 788326 Thrashed: 4
Page: 788327 Thrashed: 4
Page: 788328 Thrashed: 4
Page: 788329 Thrashed: 4
Page: 788330 Thrashed: 4
Page: 788331 Thrashed: 4
Page: 788332 Thrashed: 4
Page: 788333 Thrashed: 4
Page: 788334 Thrashed: 4
Page: 788335 Thrashed: 4
Page: 788336 Thrashed: 4
Page: 788337 Thrashed: 4
Page: 788338 Thrashed: 4
Page: 788339 Thrashed: 4
Page: 788340 Thrashed: 4
Page: 788341 Thrashed: 4
Page: 788342 Thrashed: 4
Page: 788343 Thrashed: 4
Page: 788344 Thrashed: 4
Page: 788345 Thrashed: 4
Page: 788346 Thrashed: 4
Page: 788347 Thrashed: 4
Page: 788348 Thrashed: 4
Page: 788349 Thrashed: 4
Page: 788350 Thrashed: 4
Page: 788351 Thrashed: 4
Page: 788352 Thrashed: 4
Page: 788353 Thrashed: 4
Page: 788354 Thrashed: 4
Page: 788355 Thrashed: 4
Page: 788356 Thrashed: 4
Page: 788357 Thrashed: 4
Page: 788358 Thrashed: 4
Page: 788359 Thrashed: 4
Page: 788360 Thrashed: 4
Page: 788361 Thrashed: 4
Page: 788362 Thrashed: 4
Page: 788363 Thrashed: 4
Page: 788364 Thrashed: 4
Page: 788365 Thrashed: 4
Page: 788366 Thrashed: 4
Page: 788367 Thrashed: 4
Page: 788368 Thrashed: 4
Page: 788369 Thrashed: 4
Page: 788370 Thrashed: 4
Page: 788371 Thrashed: 4
Page: 788372 Thrashed: 4
Page: 788373 Thrashed: 4
Page: 788374 Thrashed: 4
Page: 788375 Thrashed: 4
Page: 788376 Thrashed: 4
Page: 788377 Thrashed: 4
Page: 788378 Thrashed: 4
Page: 788379 Thrashed: 4
Page: 788380 Thrashed: 4
Page: 788381 Thrashed: 4
Page: 788382 Thrashed: 4
Page: 788383 Thrashed: 4
Page: 788384 Thrashed: 4
Page: 788385 Thrashed: 4
Page: 788386 Thrashed: 4
Page: 788387 Thrashed: 4
Page: 788388 Thrashed: 4
Page: 788389 Thrashed: 4
Page: 788390 Thrashed: 4
Page: 788391 Thrashed: 4
Page: 788392 Thrashed: 4
Page: 788393 Thrashed: 4
Page: 788394 Thrashed: 4
Page: 788395 Thrashed: 4
Page: 788396 Thrashed: 4
Page: 788397 Thrashed: 4
Page: 788398 Thrashed: 4
Page: 788399 Thrashed: 4
Page: 788400 Thrashed: 4
Page: 788401 Thrashed: 4
Page: 788402 Thrashed: 4
Page: 788403 Thrashed: 4
Page: 788404 Thrashed: 4
Page: 788405 Thrashed: 4
Page: 788406 Thrashed: 4
Page: 788407 Thrashed: 4
Page: 788408 Thrashed: 4
Page: 788409 Thrashed: 4
Page: 788410 Thrashed: 4
Page: 788411 Thrashed: 4
Page: 788412 Thrashed: 4
Page: 788413 Thrashed: 4
Page: 788414 Thrashed: 4
Page: 788415 Thrashed: 4
Page: 788416 Thrashed: 4
Page: 788417 Thrashed: 4
Page: 788418 Thrashed: 4
Page: 788419 Thrashed: 4
Page: 788420 Thrashed: 4
Page: 788421 Thrashed: 4
Page: 788422 Thrashed: 4
Page: 788423 Thrashed: 4
Page: 788424 Thrashed: 4
Page: 788425 Thrashed: 4
Page: 788426 Thrashed: 4
Page: 788427 Thrashed: 4
Page: 788428 Thrashed: 4
Page: 788429 Thrashed: 4
Page: 788430 Thrashed: 4
Page: 788431 Thrashed: 4
Page: 788432 Thrashed: 4
Page: 788433 Thrashed: 4
Page: 788434 Thrashed: 4
Page: 788435 Thrashed: 4
Page: 788436 Thrashed: 4
Page: 788437 Thrashed: 4
Page: 788438 Thrashed: 4
Page: 788439 Thrashed: 4
Page: 788440 Thrashed: 4
Page: 788441 Thrashed: 4
Page: 788442 Thrashed: 4
Page: 788443 Thrashed: 4
Page: 788444 Thrashed: 4
Page: 788445 Thrashed: 4
Page: 788446 Thrashed: 4
Page: 788447 Thrashed: 4
Page: 788448 Thrashed: 4
Page: 788449 Thrashed: 4
Page: 788450 Thrashed: 4
Page: 788451 Thrashed: 4
Page: 788452 Thrashed: 4
Page: 788453 Thrashed: 4
Page: 788454 Thrashed: 4
Page: 788455 Thrashed: 4
Page: 788456 Thrashed: 4
Page: 788457 Thrashed: 4
Page: 788458 Thrashed: 4
Page: 788459 Thrashed: 4
Page: 788460 Thrashed: 4
Page: 788461 Thrashed: 4
Page: 788462 Thrashed: 4
Page: 788463 Thrashed: 4
Page: 788464 Thrashed: 4
Page: 788465 Thrashed: 4
Page: 788466 Thrashed: 4
Page: 788467 Thrashed: 4
Page: 788468 Thrashed: 4
Page: 788469 Thrashed: 4
Page: 788470 Thrashed: 4
Page: 788471 Thrashed: 4
Page: 788472 Thrashed: 4
Page: 788473 Thrashed: 4
Page: 788474 Thrashed: 4
Page: 788475 Thrashed: 4
Page: 788476 Thrashed: 4
Page: 788477 Thrashed: 4
Page: 788478 Thrashed: 4
Page: 788479 Thrashed: 4
Page: 788480 Thrashed: 4
Page: 788481 Thrashed: 4
Page: 788482 Thrashed: 4
Page: 788483 Thrashed: 4
Page: 788484 Thrashed: 4
Page: 788485 Thrashed: 4
Page: 788486 Thrashed: 4
Page: 788487 Thrashed: 4
Page: 788488 Thrashed: 4
Page: 788489 Thrashed: 4
Page: 788490 Thrashed: 4
Page: 788491 Thrashed: 4
Page: 788492 Thrashed: 4
Page: 788493 Thrashed: 4
Page: 788494 Thrashed: 4
Page: 788495 Thrashed: 4
Page: 788496 Thrashed: 4
Page: 788497 Thrashed: 4
Page: 788498 Thrashed: 4
Page: 788499 Thrashed: 4
Page: 788500 Thrashed: 4
Page: 788501 Thrashed: 4
Page: 788502 Thrashed: 4
Page: 788503 Thrashed: 4
Page: 788504 Thrashed: 4
Page: 788505 Thrashed: 4
Page: 788506 Thrashed: 4
Page: 788507 Thrashed: 4
Page: 788508 Thrashed: 4
Page: 788509 Thrashed: 4
Page: 788510 Thrashed: 4
Page: 788511 Thrashed: 4
Page: 788512 Thrashed: 4
Page: 788513 Thrashed: 4
Page: 788514 Thrashed: 4
Page: 788515 Thrashed: 4
Page: 788516 Thrashed: 4
Page: 788517 Thrashed: 4
Page: 788518 Thrashed: 4
Page: 788519 Thrashed: 4
Page: 788520 Thrashed: 4
Page: 788521 Thrashed: 4
Page: 788522 Thrashed: 4
Page: 788523 Thrashed: 4
Page: 788524 Thrashed: 4
Page: 788525 Thrashed: 4
Page: 788526 Thrashed: 4
Page: 788527 Thrashed: 4
Page: 788528 Thrashed: 4
Page: 788529 Thrashed: 4
Page: 788530 Thrashed: 4
Page: 788531 Thrashed: 4
Page: 788532 Thrashed: 4
Page: 788533 Thrashed: 4
Page: 788534 Thrashed: 4
Page: 788535 Thrashed: 4
Page: 788536 Thrashed: 4
Page: 788537 Thrashed: 4
Page: 788538 Thrashed: 4
Page: 788539 Thrashed: 4
Page: 788540 Thrashed: 4
Page: 788541 Thrashed: 4
Page: 788542 Thrashed: 4
Page: 788543 Thrashed: 4
Page: 788544 Thrashed: 4
Page: 788545 Thrashed: 4
Page: 788546 Thrashed: 4
Page: 788547 Thrashed: 4
Page: 788548 Thrashed: 4
Page: 788549 Thrashed: 4
Page: 788550 Thrashed: 4
Page: 788551 Thrashed: 4
Page: 788552 Thrashed: 4
Page: 788553 Thrashed: 4
Page: 788554 Thrashed: 4
Page: 788555 Thrashed: 4
Page: 788556 Thrashed: 4
Page: 788557 Thrashed: 4
Page: 788558 Thrashed: 4
Page: 788559 Thrashed: 4
Page: 788560 Thrashed: 4
Page: 788561 Thrashed: 4
Page: 788562 Thrashed: 4
Page: 788563 Thrashed: 4
Page: 788564 Thrashed: 4
Page: 788565 Thrashed: 4
Page: 788566 Thrashed: 4
Page: 788567 Thrashed: 4
Page: 788568 Thrashed: 4
Page: 788569 Thrashed: 4
Page: 788570 Thrashed: 4
Page: 788571 Thrashed: 4
Page: 788572 Thrashed: 4
Page: 788573 Thrashed: 4
Page: 788574 Thrashed: 4
Page: 788575 Thrashed: 4
Page: 788576 Thrashed: 4
Page: 788577 Thrashed: 4
Page: 788578 Thrashed: 4
Page: 788579 Thrashed: 4
Page: 788580 Thrashed: 4
Page: 788581 Thrashed: 4
Page: 788582 Thrashed: 4
Page: 788583 Thrashed: 4
Page: 788584 Thrashed: 4
Page: 788585 Thrashed: 4
Page: 788586 Thrashed: 4
Page: 788587 Thrashed: 4
Page: 788588 Thrashed: 4
Page: 788589 Thrashed: 4
Page: 788590 Thrashed: 4
Page: 788591 Thrashed: 4
Page: 788592 Thrashed: 4
Page: 788593 Thrashed: 4
Page: 788594 Thrashed: 4
Page: 788595 Thrashed: 4
Page: 788596 Thrashed: 4
Page: 788597 Thrashed: 4
Page: 788598 Thrashed: 4
Page: 788599 Thrashed: 4
Page: 788600 Thrashed: 4
Page: 788601 Thrashed: 4
Page: 788602 Thrashed: 4
Page: 788603 Thrashed: 4
Page: 788604 Thrashed: 4
Page: 788605 Thrashed: 4
Page: 788606 Thrashed: 4
Page: 788607 Thrashed: 4
Page: 788608 Thrashed: 4
Page: 788609 Thrashed: 4
Page: 788610 Thrashed: 4
Page: 788611 Thrashed: 4
Page: 788612 Thrashed: 4
Page: 788613 Thrashed: 4
Page: 788614 Thrashed: 4
Page: 788615 Thrashed: 4
Page: 788616 Thrashed: 4
Page: 788617 Thrashed: 4
Page: 788618 Thrashed: 4
Page: 788619 Thrashed: 4
Page: 788620 Thrashed: 4
Page: 788621 Thrashed: 4
Page: 788622 Thrashed: 4
Page: 788623 Thrashed: 4
Page: 788624 Thrashed: 4
Page: 788625 Thrashed: 4
Page: 788626 Thrashed: 4
Page: 788627 Thrashed: 4
Page: 788628 Thrashed: 4
Page: 788629 Thrashed: 4
Page: 788630 Thrashed: 4
Page: 788631 Thrashed: 4
Page: 788632 Thrashed: 4
Page: 788633 Thrashed: 4
Page: 788634 Thrashed: 4
Page: 788635 Thrashed: 4
Page: 788636 Thrashed: 4
Page: 788637 Thrashed: 4
Page: 788638 Thrashed: 4
Page: 788639 Thrashed: 4
Page: 788640 Thrashed: 4
Page: 788641 Thrashed: 4
Page: 788642 Thrashed: 4
Page: 788643 Thrashed: 4
Page: 788644 Thrashed: 4
Page: 788645 Thrashed: 4
Page: 788646 Thrashed: 4
Page: 788647 Thrashed: 4
Page: 788648 Thrashed: 4
Page: 788649 Thrashed: 4
Page: 788650 Thrashed: 4
Page: 788651 Thrashed: 4
Page: 788652 Thrashed: 4
Page: 788653 Thrashed: 4
Page: 788654 Thrashed: 4
Page: 788655 Thrashed: 4
Page: 788656 Thrashed: 4
Page: 788657 Thrashed: 4
Page: 788658 Thrashed: 4
Page: 788659 Thrashed: 4
Page: 788660 Thrashed: 4
Page: 788661 Thrashed: 4
Page: 788662 Thrashed: 4
Page: 788663 Thrashed: 4
Page: 788664 Thrashed: 4
Page: 788665 Thrashed: 4
Page: 788666 Thrashed: 4
Page: 788667 Thrashed: 4
Page: 788668 Thrashed: 4
Page: 788669 Thrashed: 4
Page: 788670 Thrashed: 4
Page: 788671 Thrashed: 4
Page: 788672 Thrashed: 4
Page: 788673 Thrashed: 4
Page: 788674 Thrashed: 4
Page: 788675 Thrashed: 4
Page: 788676 Thrashed: 4
Page: 788677 Thrashed: 4
Page: 788678 Thrashed: 4
Page: 788679 Thrashed: 4
Page: 788680 Thrashed: 4
Page: 788681 Thrashed: 4
Page: 788682 Thrashed: 4
Page: 788683 Thrashed: 4
Page: 788684 Thrashed: 4
Page: 788685 Thrashed: 4
Page: 788686 Thrashed: 4
Page: 788687 Thrashed: 4
Page: 788688 Thrashed: 3
Page: 788689 Thrashed: 3
Page: 788690 Thrashed: 3
Page: 788691 Thrashed: 3
Page: 788692 Thrashed: 3
Page: 788693 Thrashed: 3
Page: 788694 Thrashed: 3
Page: 788695 Thrashed: 3
Page: 788696 Thrashed: 3
Page: 788697 Thrashed: 3
Page: 788698 Thrashed: 3
Page: 788699 Thrashed: 3
Page: 788700 Thrashed: 3
Page: 788701 Thrashed: 3
Page: 788702 Thrashed: 3
Page: 788703 Thrashed: 3
Page: 788704 Thrashed: 3
Page: 788705 Thrashed: 3
Page: 788706 Thrashed: 3
Page: 788707 Thrashed: 3
Page: 788708 Thrashed: 3
Page: 788709 Thrashed: 3
Page: 788710 Thrashed: 3
Page: 788711 Thrashed: 3
Page: 788712 Thrashed: 3
Page: 788713 Thrashed: 3
Page: 788714 Thrashed: 3
Page: 788715 Thrashed: 3
Page: 788716 Thrashed: 3
Page: 788717 Thrashed: 3
Page: 788718 Thrashed: 3
Page: 788719 Thrashed: 3
Page: 788720 Thrashed: 2
Page: 788721 Thrashed: 2
Page: 788722 Thrashed: 2
Page: 788723 Thrashed: 2
Page: 788724 Thrashed: 2
Page: 788725 Thrashed: 2
Page: 788726 Thrashed: 2
Page: 788727 Thrashed: 2
Page: 788728 Thrashed: 2
Page: 788729 Thrashed: 2
Page: 788730 Thrashed: 2
Page: 788731 Thrashed: 2
Page: 788732 Thrashed: 2
Page: 788733 Thrashed: 2
Page: 788734 Thrashed: 2
Page: 788735 Thrashed: 2
Page: 788736 Thrashed: 2
Page: 788737 Thrashed: 2
Page: 788738 Thrashed: 2
Page: 788739 Thrashed: 2
Page: 788740 Thrashed: 2
Page: 788741 Thrashed: 2
Page: 788742 Thrashed: 2
Page: 788743 Thrashed: 2
Page: 788744 Thrashed: 2
Page: 788745 Thrashed: 2
Page: 788746 Thrashed: 2
Page: 788747 Thrashed: 2
Page: 788748 Thrashed: 2
Page: 788749 Thrashed: 2
Page: 788750 Thrashed: 2
Page: 788751 Thrashed: 2
Page: 788752 Thrashed: 2
Page: 788753 Thrashed: 2
Page: 788754 Thrashed: 2
Page: 788755 Thrashed: 2
Page: 788756 Thrashed: 2
Page: 788757 Thrashed: 2
Page: 788758 Thrashed: 2
Page: 788759 Thrashed: 2
Page: 788760 Thrashed: 2
Page: 788761 Thrashed: 2
Page: 788762 Thrashed: 2
Page: 788763 Thrashed: 2
Page: 788764 Thrashed: 2
Page: 788765 Thrashed: 2
Page: 788766 Thrashed: 2
Page: 788767 Thrashed: 2
Page: 788768 Thrashed: 1
Page: 788769 Thrashed: 1
Page: 788770 Thrashed: 1
Page: 788771 Thrashed: 1
Page: 788772 Thrashed: 1
Page: 788773 Thrashed: 1
Page: 788774 Thrashed: 1
Page: 788775 Thrashed: 1
Page: 788776 Thrashed: 1
Page: 788777 Thrashed: 1
Page: 788778 Thrashed: 1
Page: 788779 Thrashed: 1
Page: 788780 Thrashed: 1
Page: 788781 Thrashed: 1
Page: 788782 Thrashed: 1
Page: 788783 Thrashed: 1
Page: 788784 Thrashed: 2
Page: 788785 Thrashed: 2
Page: 788786 Thrashed: 2
Page: 788787 Thrashed: 2
Page: 788788 Thrashed: 2
Page: 788789 Thrashed: 2
Page: 788790 Thrashed: 2
Page: 788791 Thrashed: 2
Page: 788792 Thrashed: 2
Page: 788793 Thrashed: 2
Page: 788794 Thrashed: 2
Page: 788795 Thrashed: 2
Page: 788796 Thrashed: 2
Page: 788797 Thrashed: 2
Page: 788798 Thrashed: 2
Page: 788799 Thrashed: 2
Page: 788800 Thrashed: 1
Page: 788801 Thrashed: 1
Page: 788802 Thrashed: 1
Page: 788803 Thrashed: 1
Page: 788804 Thrashed: 1
Page: 788805 Thrashed: 1
Page: 788806 Thrashed: 1
Page: 788807 Thrashed: 1
Page: 788808 Thrashed: 1
Page: 788809 Thrashed: 1
Page: 788810 Thrashed: 1
Page: 788811 Thrashed: 1
Page: 788812 Thrashed: 1
Page: 788813 Thrashed: 1
Page: 788814 Thrashed: 1
Page: 788815 Thrashed: 1
Page: 788816 Thrashed: 1
Page: 788817 Thrashed: 1
Page: 788818 Thrashed: 1
Page: 788819 Thrashed: 1
Page: 788820 Thrashed: 1
Page: 788821 Thrashed: 1
Page: 788822 Thrashed: 1
Page: 788823 Thrashed: 1
Page: 788824 Thrashed: 1
Page: 788825 Thrashed: 1
Page: 788826 Thrashed: 1
Page: 788827 Thrashed: 1
Page: 788828 Thrashed: 1
Page: 788829 Thrashed: 1
Page: 788830 Thrashed: 1
Page: 788831 Thrashed: 1
Page: 788832 Thrashed: 2
Page: 788833 Thrashed: 2
Page: 788834 Thrashed: 2
Page: 788835 Thrashed: 2
Page: 788836 Thrashed: 2
Page: 788837 Thrashed: 2
Page: 788838 Thrashed: 2
Page: 788839 Thrashed: 2
Page: 788840 Thrashed: 2
Page: 788841 Thrashed: 2
Page: 788842 Thrashed: 2
Page: 788843 Thrashed: 2
Page: 788844 Thrashed: 2
Page: 788845 Thrashed: 2
Page: 788846 Thrashed: 2
Page: 788847 Thrashed: 2
Page: 788848 Thrashed: 2
Page: 788849 Thrashed: 2
Page: 788850 Thrashed: 2
Page: 788851 Thrashed: 2
Page: 788852 Thrashed: 2
Page: 788853 Thrashed: 2
Page: 788854 Thrashed: 2
Page: 788855 Thrashed: 2
Page: 788856 Thrashed: 2
Page: 788857 Thrashed: 2
Page: 788858 Thrashed: 2
Page: 788859 Thrashed: 2
Page: 788860 Thrashed: 2
Page: 788861 Thrashed: 2
Page: 788862 Thrashed: 2
Page: 788863 Thrashed: 2
Page: 788864 Thrashed: 1
Page: 788865 Thrashed: 1
Page: 788866 Thrashed: 1
Page: 788867 Thrashed: 1
Page: 788868 Thrashed: 1
Page: 788869 Thrashed: 1
Page: 788870 Thrashed: 1
Page: 788871 Thrashed: 1
Page: 788872 Thrashed: 1
Page: 788873 Thrashed: 1
Page: 788874 Thrashed: 1
Page: 788875 Thrashed: 1
Page: 788876 Thrashed: 1
Page: 788877 Thrashed: 1
Page: 788878 Thrashed: 1
Page: 788879 Thrashed: 1
Page: 788880 Thrashed: 1
Page: 788881 Thrashed: 1
Page: 788882 Thrashed: 1
Page: 788883 Thrashed: 1
Page: 788884 Thrashed: 1
Page: 788885 Thrashed: 1
Page: 788886 Thrashed: 1
Page: 788887 Thrashed: 1
Page: 788888 Thrashed: 1
Page: 788889 Thrashed: 1
Page: 788890 Thrashed: 1
Page: 788891 Thrashed: 1
Page: 788892 Thrashed: 1
Page: 788893 Thrashed: 1
Page: 788894 Thrashed: 1
Page: 788895 Thrashed: 1
Page: 788896 Thrashed: 2
Page: 788897 Thrashed: 2
Page: 788898 Thrashed: 2
Page: 788899 Thrashed: 2
Page: 788900 Thrashed: 2
Page: 788901 Thrashed: 2
Page: 788902 Thrashed: 2
Page: 788903 Thrashed: 2
Page: 788904 Thrashed: 2
Page: 788905 Thrashed: 2
Page: 788906 Thrashed: 2
Page: 788907 Thrashed: 2
Page: 788908 Thrashed: 2
Page: 788909 Thrashed: 2
Page: 788910 Thrashed: 2
Page: 788911 Thrashed: 2
Page: 788912 Thrashed: 2
Page: 788913 Thrashed: 2
Page: 788914 Thrashed: 2
Page: 788915 Thrashed: 2
Page: 788916 Thrashed: 2
Page: 788917 Thrashed: 2
Page: 788918 Thrashed: 2
Page: 788919 Thrashed: 2
Page: 788920 Thrashed: 2
Page: 788921 Thrashed: 2
Page: 788922 Thrashed: 2
Page: 788923 Thrashed: 2
Page: 788924 Thrashed: 2
Page: 788925 Thrashed: 2
Page: 788926 Thrashed: 2
Page: 788927 Thrashed: 2
Page_tot_thrash: 10384
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 91
dma_migration_read 271
dma_migration_write 31
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.662471
[0-25]: 0.024078, [26-50]: 0.043899, [51-75]: 0.932023, [76-100]: 0.000000
Pcie_write_utilization: 0.723214
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:  1085035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(149.886566)
F:   863689----T:   866775 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866775----T:   874097 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874097----T:   877909 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   877909----T:   884321 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   884321----T:   889395 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889395----T:   894469 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894469----T:   897074 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897074----T:   905314 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905314----T:   910388 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910388----T:   915462 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915462----T:   920536 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   920536----T:   925610 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   925610----T:   934312 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   934312----T:   938953 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   938953----T:   944468 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   944468----T:   951790 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951790----T:   954876 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   954876----T:   959950 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   959950----T:   965024 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   965024----T:   969665 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   969665----T:   975180 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   975180----T:   979399 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   979399----T:   992754 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   992754----T:  1001456 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1001456----T:  1010158 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1010158----T:  1041351 	 St: c0940000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1042283----T:  1045369 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1045369----T:  1052691 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1052691----T:  1058652 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1058652----T:  1062871 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1064009----T:  1067439 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1067439----T:  1074304 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1074304----T:  1081626 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1081626----T:  1084712 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1307185----T:  1310591 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.299798)
F:  1310591----T:  1313126 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1313127----T:  1315662 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1537813----T:  2005717 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(315.937866)
F:  1538485----T:  1544897 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1544897----T:  1570919 	 St: c002b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1570919----T:  1624695 	 St: c0080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1624695----T:  1708595 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  1708595----T:  1739788 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1739788----T:  1752209 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  1752209----T:  1757283 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1757283----T:  1773446 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1773446----T:  1782148 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1782148----T:  1788109 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1788109----T:  1792328 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1792328----T:  1801030 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1801030----T:  1803830 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1803830----T:  1811610 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1811610----T:  1819390 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1819390----T:  1829017 	 St: c037e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1830169----T:  1861362 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1830473----T:  1839175 	 St: c08c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1861362----T:  1861562 	 St: c0584440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1861562----T:  1861762 	 St: c05cb180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1861762----T:  1861962 	 St: c0539be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1861962----T:  1862162 	 St: c060fd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1862162----T:  1862362 	 St: c062c4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1862362----T:  1862562 	 St: c06e86c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1862562----T:  1862762 	 St: c06c9b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1862563----T:  1871265 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1862762----T:  1878925 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1878925----T:  1902597 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1902597----T:  1922043 	 St: c0440000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  1922043----T:  1964996 	 St: c0467000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F:  1964996----T:  1968426 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1968426----T:  1975291 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1975291----T:  1982613 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1982613----T:  1985699 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1985699----T:  1988304 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1988304----T:  1996544 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1997658----T:  1997858 	 St: c06fab20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1997858----T:  1998058 	 St: c0713740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1998058----T:  1998258 	 St: c07130a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1998258----T:  1998458 	 St: c0719960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1998458----T:  1998658 	 St: c07c3360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1998658----T:  1998858 	 St: c07461a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1998858----T:  1999058 	 St: c0799480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1999058----T:  1999258 	 St: c0802140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1999258----T:  1999458 	 St: c07cd840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1999458----T:  1999658 	 St: c08875a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1999658----T:  1999858 	 St: c08ae1a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2227867----T:  2242094 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(9.606347)
F:  2228474----T:  2231079 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2228474----T:  2237176 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2231079----T:  2239319 	 St: c0201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2242094----T:  2244629 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2244630----T:  2247165 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2469316----T:  2609403 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(94.589470)
F:  2470512----T:  2473117 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2470512----T:  2479214 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2473117----T:  2473317 	 St: c04d3be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2473317----T:  2473517 	 St: c04dafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2473517----T:  2473717 	 St: c0503920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2473717----T:  2473917 	 St: c04efec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2473917----T:  2482157 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2479214----T:  2487916 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2482157----T:  2489937 	 St: c04c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2487916----T:  2496618 	 St: c0590000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2489937----T:  2492737 	 St: c04ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2497785----T:  2502004 	 St: c0520000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2497839----T:  2506541 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2502004----T:  2502204 	 St: c0579780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2502204----T:  2502404 	 St: c05652c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2502404----T:  2502604 	 St: c05ddf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2502604----T:  2502804 	 St: c0607440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2502804----T:  2503004 	 St: c056a560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2503004----T:  2503204 	 St: c055d5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2503204----T:  2503404 	 St: c0608180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2503404----T:  2503604 	 St: c058db40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2503604----T:  2503804 	 St: c05bbec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2503804----T:  2504004 	 St: c0577b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2504004----T:  2504204 	 St: c065d340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2504204----T:  2504404 	 St: c05dd720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2504404----T:  2504604 	 St: c065d4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2504604----T:  2504804 	 St: c05f9280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2504804----T:  2505004 	 St: c05b4be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2505004----T:  2505204 	 St: c05d6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2505204----T:  2505404 	 St: c06617c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2505404----T:  2505604 	 St: c05d4660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2505604----T:  2505804 	 St: c05f3080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2505804----T:  2506004 	 St: c0661400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2506004----T:  2506204 	 St: c0632860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2506204----T:  2506404 	 St: c061cce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2506404----T:  2506604 	 St: c0685160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2506541----T:  2515243 	 St: c04b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2506604----T:  2506804 	 St: c06351a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2506804----T:  2507004 	 St: c0687180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2507004----T:  2507204 	 St: c0611060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2507204----T:  2507404 	 St: c068ecc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2507404----T:  2507604 	 St: c067e2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2507604----T:  2507804 	 St: c0687860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2507804----T:  2508004 	 St: c0681900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2508004----T:  2508204 	 St: c066a040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2508204----T:  2508404 	 St: c0674bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2508404----T:  2508604 	 St: c06d4300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2508604----T:  2508804 	 St: c0696ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2508804----T:  2509004 	 St: c06c88a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2509004----T:  2509204 	 St: c06d4120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2509204----T:  2509404 	 St: c06a7980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2509404----T:  2509604 	 St: c0732280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2509604----T:  2509804 	 St: c072d7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2509804----T:  2510004 	 St: c07687c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2510004----T:  2510204 	 St: c070a420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2510204----T:  2510404 	 St: c0767ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2510404----T:  2510604 	 St: c0749b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2510604----T:  2510804 	 St: c0775a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2510804----T:  2516765 	 St: c0526000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2515243----T:  2523945 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2516765----T:  2521406 	 St: c0530000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2521406----T:  2526921 	 St: c0537000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2523945----T:  2532647 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2526921----T:  2532882 	 St: c0600000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2532647----T:  2541349 	 St: c03e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2532882----T:  2537101 	 St: c060a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2537101----T:  2542616 	 St: c05c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2541350----T:  2550052 	 St: c0470000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2542616----T:  2547257 	 St: c05c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2547257----T:  2551898 	 St: c06f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2551898----T:  2557413 	 St: c06f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2557413----T:  2560843 	 St: c06e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2560843----T:  2567708 	 St: c06e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2567708----T:  2574120 	 St: c0710000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2574120----T:  2577932 	 St: c071b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2579024----T:  2579224 	 St: c078e2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2579148----T:  2587850 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2579224----T:  2579424 	 St: c079f8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2579424----T:  2579624 	 St: c07a7860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2579624----T:  2579824 	 St: c0822ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2579824----T:  2580024 	 St: c07addc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2580024----T:  2580224 	 St: c07ebd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2580224----T:  2580424 	 St: c07e10c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2580424----T:  2580624 	 St: c07a9820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2580624----T:  2580824 	 St: c07bf880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2580824----T:  2581024 	 St: c07a6480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2581024----T:  2581224 	 St: c0858400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2581224----T:  2581424 	 St: c0867120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2581424----T:  2581624 	 St: c0826a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2581624----T:  2581824 	 St: c0876d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2581824----T:  2582024 	 St: c0830380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2582024----T:  2582224 	 St: c0853020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2582224----T:  2582424 	 St: c0865780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2582424----T:  2582624 	 St: c088fc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2582624----T:  2582824 	 St: c08318c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2582824----T:  2583024 	 St: c0849620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2583024----T:  2583224 	 St: c082d100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2583224----T:  2583424 	 St: c0837d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2583424----T:  2583624 	 St: c0898220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2583624----T:  2583824 	 St: c08b66a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2583824----T:  2586624 	 St: c07c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2586624----T:  2594404 	 St: c07c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2587851----T:  2596553 	 St: c0380000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2594404----T:  2599045 	 St: c08a0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2596553----T:  2605255 	 St: c03a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2599045----T:  2604560 	 St: c08a7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2831553----T:  2835552 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.700202)
F:  2835552----T:  2838087 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2838088----T:  2840623 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3062774----T:  3837797 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(523.310608)
F:  3063971----T:  3066576 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3063971----T:  3072673 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3066576----T:  3074816 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3072673----T:  3088836 	 St: c0520000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3088836----T:  3120029 	 St: c0380000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  3088836----T:  3097538 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3097538----T:  3106240 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3106240----T:  3114942 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3114942----T:  3123644 	 St: c0220000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3120029----T:  3128731 	 St: c03e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3123645----T:  3132347 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3128731----T:  3137433 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3132347----T:  3141049 	 St: c0230000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3137433----T:  3146135 	 St: c0470000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3146135----T:  3154837 	 St: c04b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3155123----T:  3157923 	 St: c0210000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3155129----T:  3163831 	 St: c0280000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3157923----T:  3165703 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3163832----T:  3172534 	 St: c0490000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3165703----T:  3174405 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3172534----T:  3181236 	 St: c08e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3174405----T:  3174605 	 St: c0510b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3174605----T:  3181470 	 St: c0280000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3181236----T:  3189938 	 St: c08d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3181470----T:  3184900 	 St: c028c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3184900----T:  3192222 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3189938----T:  3198640 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3192222----T:  3195308 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3195308----T:  3202173 	 St: c0490000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3198640----T:  3207342 	 St: c0000000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3202173----T:  3205603 	 St: c049c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3205603----T:  3208208 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3207342----T:  3216044 	 St: c0350000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3208208----T:  3216448 	 St: c04e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3216044----T:  3224746 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3216448----T:  3223313 	 St: c0500000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3223313----T:  3226743 	 St: c050c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3224746----T:  3233448 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3226743----T:  3234065 	 St: c04d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3233448----T:  3242150 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3234065----T:  3237151 	 St: c04dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3237151----T:  3245853 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3242150----T:  3250852 	 St: c03c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3245853----T:  3269525 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3250852----T:  3259554 	 St: c0340000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3259554----T:  3275717 	 St: c02c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3269525----T:  3284283 	 St: c0540000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  3275717----T:  3284419 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3284419----T:  3293121 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3293121----T:  3309284 	 St: c0360000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3309284----T:  3356943 	 St: c055d000 Sz: 405504 	 Sm: 0 	 T: memcpy_h2d(32.180283)
F:  3309284----T:  3317986 	 St: c0410000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3317986----T:  3349179 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  3349179----T:  3380372 	 St: c0380000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  3356943----T:  3361162 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3361162----T:  3366236 	 St: c08d6000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3366236----T:  3370877 	 St: c08de000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3370877----T:  3377289 	 St: c08e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3380372----T:  3396535 	 St: c03d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3396535----T:  3405237 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3405237----T:  3413939 	 St: c0420000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3414226----T:  3417026 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3417026----T:  3424806 	 St: c0222000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3417742----T:  3479049 	 St: c0440000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  3424806----T:  3432586 	 St: c0210000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3432586----T:  3435191 	 St: c021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3435191----T:  3437796 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3437796----T:  3448818 	 St: c05c0000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  3448818----T:  3560492 	 St: c05d5000 Sz: 962560 	 Sm: 0 	 T: memcpy_h2d(75.404457)
F:  3479050----T:  3495213 	 St: c0210000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3495213----T:  3503915 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3503915----T:  3512617 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3512618----T:  3521320 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3560492----T:  3568732 	 St: c06c0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3568732----T:  3572951 	 St: c06cf000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3572951----T:  3579363 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3579363----T:  3588065 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3588065----T:  3604228 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3604520----T:  3611385 	 St: c0220000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3604520----T:  3613222 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3611385----T:  3613990 	 St: c022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3613222----T:  3621924 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3613990----T:  3616595 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3616595----T:  3619200 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3619200----T:  3621805 	 St: c022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3621805----T:  3624410 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3621924----T:  3645596 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  3624410----T:  3627015 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3627015----T:  3629620 	 St: c0232000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3629620----T:  3636942 	 St: c0233000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3636942----T:  3645644 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3645596----T:  3706903 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  3645644----T:  3699420 	 St: c0750000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  3706903----T:  3798335 	 St: c07e0000 Sz: 786432 	 Sm: 0 	 T: memcpy_h2d(61.736664)
F:  3706903----T:  3828463 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  3798335----T:  3807037 	 St: c08b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4059947----T:  4086502 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(17.930452)
F:  4060552----T:  4064771 	 St: c0200000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4064771----T:  4067376 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4067376----T:  4080264 	 St: c0207000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  4086502----T:  4089037 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4089038----T:  4091573 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4313724----T:  5358249 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(705.283569)
F:  4314339----T:  4317425 	 St: c0000000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4314831----T:  4323533 	 St: c0930000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4317425----T:  4324747 	 St: c0003000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4323533----T:  4332235 	 St: c0970000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4324747----T:  4331612 	 St: c0300000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4331612----T:  4335042 	 St: c030c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4332235----T:  4340937 	 St: c08e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4335042----T:  4337647 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4337647----T:  4345887 	 St: c02f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4340937----T:  4349639 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4345887----T:  4348492 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4348492----T:  4356732 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4349639----T:  4358341 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4356732----T:  4380404 	 St: c02c0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4358341----T:  4367043 	 St: c0220000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4367043----T:  4375745 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4375745----T:  4384447 	 St: c0230000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4380404----T:  4394694 	 St: c0320000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  4384447----T:  4393149 	 St: c0070000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4393149----T:  4401851 	 St: c0080000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4394694----T:  4398124 	 St: c033c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4398124----T:  4404536 	 St: c0340000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4401851----T:  4410553 	 St: c0090000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4410553----T:  4466683 	 St: c034b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F:  4410553----T:  4426716 	 St: c00a0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4426716----T:  4457909 	 St: c00c0000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  4457909----T:  4579469 	 St: c0100000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  4466683----T:  4476775 	 St: c03c0000 Sz: 77824 	 Sm: 0 	 T: memcpy_h2d(6.814315)
F:  4476775----T:  4589390 	 St: c03d3000 Sz: 970752 	 Sm: 0 	 T: memcpy_h2d(76.039841)
F:  4589390----T:  4596255 	 St: c08e0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4596255----T:  4599685 	 St: c08ec000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4599685----T:  4608387 	 St: c0930000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4608387----T:  4617089 	 St: c0970000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4617281----T:  4625521 	 St: c0200000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4617452----T:  4626154 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4625521----T:  4628126 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4626155----T:  4634857 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4628126----T:  4630731 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4630731----T:  4638971 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4634857----T:  4643559 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4638971----T:  4642401 	 St: c0070000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4642401----T:  4645487 	 St: c0074000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4643559----T:  4652261 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4645487----T:  4651002 	 St: c0077000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4651002----T:  4653607 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4652261----T:  4668424 	 St: c02d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4668424----T:  4684587 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4684587----T:  4745423 	 St: c0081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  4684587----T:  4745894 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  4746989----T:  4751630 	 St: c04e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4747077----T:  4763240 	 St: c0200000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4751630----T:  4757145 	 St: c04e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4757145----T:  4764925 	 St: c04c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4763240----T:  4884800 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  4764925----T:  4767725 	 St: c04ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4767725----T:  4774590 	 St: c0530000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4774590----T:  4778020 	 St: c053c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4778020----T:  4781450 	 St: c04d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4781450----T:  4788315 	 St: c04d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4788315----T:  4819508 	 St: c04f0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  4819508----T:  4823727 	 St: c0540000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4823727----T:  4882210 	 St: c0546000 Sz: 499712 	 Sm: 0 	 T: memcpy_h2d(39.488857)
F:  4885050----T:  4893290 	 St: c0210000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4893290----T:  4895895 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4895895----T:  4898500 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4896746----T:  4905448 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4898500----T:  4906740 	 St: c0221000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4905448----T:  4914150 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4906740----T:  4909345 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4914150----T:  4922852 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4922852----T:  4931554 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4931554----T:  4940256 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4940256----T:  4971449 	 St: c04f0000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  4971449----T:  5092538 	 St: c05c1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  4971449----T:  4980151 	 St: c0000000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4980151----T:  4988853 	 St: c0010000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4988853----T:  5005016 	 St: c0020000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5005016----T:  5036209 	 St: c0040000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  5036209----T:  5044911 	 St: c08f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5044911----T:  5053613 	 St: c0220000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5053613----T:  5114920 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  5092538----T:  5095143 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5095143----T:  5216232 	 St: c0101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  5216232----T:  5219032 	 St: c08f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5219032----T:  5226812 	 St: c08f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5227004----T:  5232519 	 St: c0220000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5227004----T:  5348564 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  5232519----T:  5235605 	 St: c0229000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5235605----T:  5239035 	 St: c022c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5239035----T:  5242121 	 St: c0230000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5242121----T:  5249443 	 St: c0233000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5249443----T:  5254517 	 St: c0690000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5254517----T:  5259591 	 St: c0698000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5259591----T:  5268293 	 St: c06b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5268293----T:  5274254 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5274254----T:  5278473 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5278473----T:  5287175 	 St: c0680000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5287175----T:  5294955 	 St: c06a0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5294955----T:  5297755 	 St: c06ae000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5580399----T:  5609992 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(19.981770)
F:  5581017----T:  5584447 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5584447----T:  5598737 	 St: c0204000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  5609992----T:  5612527 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5612528----T:  5615063 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5837214----T:  6881618 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(705.201904)
F:  5837821----T:  5845143 	 St: c0000000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5837821----T:  5869014 	 St: c0680000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  5845143----T:  5847943 	 St: c000d000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5847943----T:  5852584 	 St: c000f000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5852584----T:  5903537 	 St: c0016000 Sz: 434176 	 Sm: 0 	 T: memcpy_h2d(34.404457)
F:  5869014----T:  5877716 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5877716----T:  5886418 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5886418----T:  5895120 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5895120----T:  5903822 	 St: c0710000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5903537----T:  5907349 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5903823----T:  5912525 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5907349----T:  5913761 	 St: c02e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5912525----T:  5921227 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5913761----T:  5919722 	 St: c02d0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5919722----T:  5923941 	 St: c02da000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5921227----T:  5937390 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5923941----T:  5927371 	 St: c02c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5927371----T:  5934236 	 St: c02c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5934236----T:  5942938 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5937390----T:  5998697 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  5942938----T:  5946024 	 St: c0300000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5946024----T:  5975807 	 St: c0303000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  5975807----T:  6008411 	 St: c0340000 Sz: 274432 	 Sm: 0 	 T: memcpy_h2d(22.014854)
F:  5998697----T:  6120257 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  6008411----T:  6038194 	 St: c0383000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  6038194----T:  6065156 	 St: c03c0000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F:  6065156----T:  6160824 	 St: c03f7000 Sz: 823296 	 Sm: 0 	 T: memcpy_h2d(64.596893)
F:  6162270----T:  6165356 	 St: c04c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6162422----T:  6171124 	 St: c09a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6165356----T:  6172678 	 St: c04c3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6171124----T:  6179826 	 St: c0220000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6172678----T:  6175478 	 St: c04e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6175478----T:  6183258 	 St: c04e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6179826----T:  6188528 	 St: c0230000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6183258----T:  6186058 	 St: c04d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6186058----T:  6193838 	 St: c04d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6188528----T:  6197230 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6193838----T:  6202540 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6197230----T:  6205932 	 St: c00e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6202540----T:  6208055 	 St: c0500000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6205932----T:  6214634 	 St: c00f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6208055----T:  6235017 	 St: c0509000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F:  6214634----T:  6223336 	 St: c0120000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6223336----T:  6232038 	 St: c0100000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6232038----T:  6240740 	 St: c0110000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6235017----T:  6243257 	 St: c09a0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6240740----T:  6249442 	 St: c0130000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6243257----T:  6245862 	 St: c09af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6245862----T:  6248948 	 St: c0540000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6249442----T:  6309337 	 St: c0543000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  6249442----T:  6280635 	 St: c0140000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  6309657----T:  6312457 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6309657----T:  6318359 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6312457----T:  6320237 	 St: c0222000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6318359----T:  6327061 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6320237----T:  6330329 	 St: c00e0000 Sz: 77824 	 Sm: 0 	 T: memcpy_h2d(6.814315)
F:  6327061----T:  6335763 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6335763----T:  6344465 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6344465----T:  6375658 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  6375658----T:  6443083 	 St: c00f3000 Sz: 577536 	 Sm: 0 	 T: memcpy_h2d(45.526672)
F:  6375658----T:  6436965 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  6443643----T:  6465436 	 St: c05c0000 Sz: 180224 	 Sm: 0 	 T: memcpy_h2d(14.715057)
F:  6443643----T:  6565203 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  6465436----T:  6566283 	 St: c05ec000 Sz: 868352 	 Sm: 0 	 T: memcpy_h2d(68.093857)
F:  6566283----T:  6574523 	 St: c06d0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6574523----T:  6577128 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6577128----T:  6580558 	 St: c06e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6580558----T:  6587423 	 St: c06e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6587423----T:  6595203 	 St: c06c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6595203----T:  6598003 	 St: c06ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6598003----T:  6606705 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6607025----T:  6615727 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6607025----T:  6615727 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6615727----T:  6618813 	 St: c0230000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6615727----T:  6624429 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6618813----T:  6626135 	 St: c0233000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6624429----T:  6633131 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6626135----T:  6644174 	 St: c0700000 Sz: 147456 	 Sm: 0 	 T: memcpy_h2d(12.180284)
F:  6633131----T:  6641833 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6641833----T:  6673026 	 St: c0500000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  6644174----T:  6658464 	 St: c0724000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  6658464----T:  6661069 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6673026----T:  6733862 	 St: c0741000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  6673026----T:  6734333 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  6733862----T:  6736662 	 St: c07c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6734333----T:  6855893 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  6736662----T:  6857280 	 St: c07c2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  7103768----T:  7118788 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.141796)
F:  7118788----T:  7121323 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7121324----T:  7123859 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7346010----T:  8523275 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(794.912231)
F:  7347491----T:  7353903 	 St: c02f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  7347514----T:  7356216 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7353903----T:  7357715 	 St: c02fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7356216----T:  7364918 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7357715----T:  7362356 	 St: c02c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7362356----T:  7367871 	 St: c02c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7364918----T:  7381081 	 St: c06e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  7367871----T:  7376111 	 St: c02d0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7376111----T:  7385275 	 St: c02df000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  7381081----T:  7412274 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  7385275----T:  7390790 	 St: c0300000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7390790----T:  7417752 	 St: c0309000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F:  7412274----T:  7473581 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  7417752----T:  7426916 	 St: c0340000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  7426916----T:  7480222 	 St: c0351000 Sz: 454656 	 Sm: 0 	 T: memcpy_h2d(35.993248)
F:  7473581----T:  7595141 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  7480222----T:  7510945 	 St: c03c0000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  7510945----T:  7602848 	 St: c03ff000 Sz: 790528 	 Sm: 0 	 T: memcpy_h2d(62.054691)
F:  7604317----T:  7607403 	 St: c04f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7604828----T:  7613530 	 St: c0280000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7607403----T:  7614725 	 St: c04f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7613530----T:  7622232 	 St: c0220000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7614725----T:  7623427 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7622232----T:  7630934 	 St: c0230000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7623427----T:  7637249 	 St: c04c0000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  7630934----T:  7639636 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7637249----T:  7641061 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7639636----T:  7648338 	 St: c00e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7641061----T:  7664264 	 St: c0500000 Sz: 192512 	 Sm: 0 	 T: memcpy_h2d(15.667117)
F:  7648338----T:  7657040 	 St: c00f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7657040----T:  7665742 	 St: c0100000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7664264----T:  7673428 	 St: c052f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  7665742----T:  7674444 	 St: c0110000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7673428----T:  7676033 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7674444----T:  7690607 	 St: c0120000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  7676033----T:  7684273 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7684273----T:  7689788 	 St: c0540000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7690607----T:  7747678 	 St: c0549000 Sz: 487424 	 Sm: 0 	 T: memcpy_h2d(38.535450)
F:  7690607----T:  7721800 	 St: c0140000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  7747998----T:  7751084 	 St: c0220000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7747998----T:  7756700 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7751084----T:  7758406 	 St: c0223000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7756700----T:  7765402 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7758406----T:  7768962 	 St: c00e0000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  7765402----T:  7774104 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7774104----T:  7782806 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7782806----T:  7813999 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  7813999----T:  7880954 	 St: c00f4000 Sz: 573440 	 Sm: 0 	 T: memcpy_h2d(45.209316)
F:  7813999----T:  7875306 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  7881798----T:  7893286 	 St: c05c0000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  7881798----T:  8003358 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  7893286----T:  8004489 	 St: c05d6000 Sz: 958464 	 Sm: 0 	 T: memcpy_h2d(75.086426)
F:  8004489----T:  8010901 	 St: c06c0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8010901----T:  8014713 	 St: c06cb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8014713----T:  8017318 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8017318----T:  8025558 	 St: c06e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8025558----T:  8033798 	 St: c06d0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8033798----T:  8036403 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8036403----T:  8045105 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8045482----T:  8054184 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8045482----T:  8054184 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8054184----T:  8056789 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8054184----T:  8062886 	 St: c0190000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8056789----T:  8065029 	 St: c0231000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8062886----T:  8079049 	 St: c01a0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8065029----T:  8072809 	 St: c0700000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8079049----T:  8103661 	 St: c070e000 Sz: 204800 	 Sm: 0 	 T: memcpy_h2d(16.618502)
F:  8079049----T:  8110242 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  8103661----T:  8106266 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8110242----T:  8118944 	 St: c0000000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8118944----T:  8127646 	 St: c0010000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8127646----T:  8143809 	 St: c0020000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8143809----T:  8204645 	 St: c0741000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  8143809----T:  8152511 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8152511----T:  8161213 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8161213----T:  8169915 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8169916----T:  8186079 	 St: c0220000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8204645----T:  8207250 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8207250----T:  8230453 	 St: c0191000 Sz: 192512 	 Sm: 0 	 T: memcpy_h2d(15.667117)
F:  8230704----T:  8234923 	 St: c0230000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8234923----T:  8240884 	 St: c0236000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8235971----T:  8244673 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8240884----T:  8245103 	 St: c07c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8244673----T:  8253375 	 St: c0510000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8253375----T:  8269538 	 St: c04c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8269538----T:  8285701 	 St: c0520000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8285701----T:  8347008 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  8347008----T:  8465743 	 St: c07c6000 Sz: 1024000 	 Sm: 0 	 T: memcpy_h2d(80.172180)
F:  8347008----T:  8468568 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  8465743----T:  8471258 	 St: c01c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8471258----T:  8475899 	 St: c01c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8475899----T:  8479711 	 St: c01e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8479711----T:  8486123 	 St: c01e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8486123----T:  8494363 	 St: c01f0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8494363----T:  8496968 	 St: c01ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8496968----T:  8499573 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8499573----T:  8507813 	 St: c01d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8745425----T:  8788770 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(29.267387)
F:  8746061----T:  8748861 	 St: c0200000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8748861----T:  8751466 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8751466----T:  8758788 	 St: c0203000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8759162----T:  8761767 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8761767----T:  8777462 	 St: c0211000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  8788770----T:  8791305 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  8791306----T:  8793841 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  9015992----T: 10231733 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(820.891968)
F:  9016490----T:  9022902 	 St: c0000000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9017292----T:  9025994 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9022902----T:  9026714 	 St: c000b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9025994----T:  9034696 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9026714----T:  9033579 	 St: c0010000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9033579----T:  9037009 	 St: c001c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9034696----T:  9050859 	 St: c06e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9037009----T:  9040439 	 St: c0020000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9040439----T:  9047304 	 St: c0024000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9047304----T:  9050734 	 St: c0030000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9050734----T:  9057599 	 St: c0034000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9050859----T:  9082052 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  9057599----T:  9064011 	 St: c03b0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9064011----T:  9067823 	 St: c03bb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9067823----T:  9073784 	 St: c0380000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9073784----T:  9078003 	 St: c038a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9078003----T:  9085783 	 St: c0390000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9082052----T:  9143359 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  9085783----T:  9095410 	 St: c039e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  9095410----T:  9102275 	 St: c03c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9102275----T:  9105705 	 St: c03cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9105705----T:  9111220 	 St: c03f0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9111220----T:  9115861 	 St: c03f9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9115861----T:  9120080 	 St: c0400000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9120080----T:  9126041 	 St: c0406000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9126041----T:  9135205 	 St: c03d0000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  9135205----T:  9143445 	 St: c03e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9143359----T:  9264919 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F:  9143445----T:  9167117 	 St: c0410000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  9167117----T:  9173078 	 St: c02c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9173078----T:  9177297 	 St: c02ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9177297----T:  9181516 	 St: c02d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9181516----T:  9187477 	 St: c02d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9187477----T:  9190082 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9190082----T:  9205777 	 St: c02e1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  9205777----T:  9208863 	 St: c0300000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9208863----T:  9268758 	 St: c0303000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  9268758----T:  9330065 	 St: c0440000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  9331814----T:  9338226 	 St: c0500000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9332352----T:  9341054 	 St: c08c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9338226----T:  9342038 	 St: c050b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9341054----T:  9349756 	 St: c0220000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9342038----T:  9349818 	 St: c04e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9349756----T:  9358458 	 St: c0230000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9349818----T:  9352618 	 St: c04ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9352618----T:  9357692 	 St: c04d0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  9357692----T:  9362766 	 St: c04d8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  9358458----T:  9374621 	 St: c0200000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9362766----T:  9366578 	 St: c04c0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9366578----T:  9372990 	 St: c04c5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9372990----T:  9381692 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9374621----T:  9383323 	 St: c00e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9381692----T:  9405364 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  9383323----T:  9392025 	 St: c00f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9392025----T:  9400727 	 St: c0100000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9400727----T:  9409429 	 St: c0110000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9405364----T:  9416852 	 St: c0540000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  9409429----T:  9425592 	 St: c0120000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9425592----T:  9476545 	 St: c0556000 Sz: 434176 	 Sm: 0 	 T: memcpy_h2d(34.404457)
F:  9425592----T:  9456785 	 St: c0140000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  9476545----T:  9481186 	 St: c08c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9481186----T:  9486701 	 St: c08c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9486893----T:  9494673 	 St: c0210000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9494673----T:  9497473 	 St: c021e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9495063----T:  9503765 	 St: c03a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9497473----T:  9500559 	 St: c00e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9500559----T:  9503164 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9503765----T:  9512467 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9512467----T:  9521169 	 St: c0380000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9521169----T:  9529871 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9529871----T:  9538573 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9538573----T:  9547275 	 St: c03c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9547275----T:  9555977 	 St: c03d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9555977----T:  9572140 	 St: c03e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9572140----T:  9646626 	 St: c00e4000 Sz: 638976 	 Sm: 0 	 T: memcpy_h2d(50.294395)
F:  9572140----T:  9595812 	 St: c0410000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  9646819----T:  9649424 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9647907----T:  9656609 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9649424----T:  9657664 	 St: c0221000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9656609----T:  9665311 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9657664----T:  9660269 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9665311----T:  9681474 	 St: c02e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9681474----T:  9742781 	 St: c0300000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  9742781----T:  9863870 	 St: c05c1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  9742781----T:  9804088 	 St: c0440000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  9867070----T:  9874850 	 St: c06e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9867559----T:  9876261 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9874850----T:  9877650 	 St: c06ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9876261----T:  9884963 	 St: c0180000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9877650----T:  9884062 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9884062----T:  9887874 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9884964----T:  9893666 	 St: c0190000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9887874----T:  9891304 	 St: c06c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9891304----T:  9905594 	 St: c06c4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  9905594----T:  9914296 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9914296----T:  9937968 	 St: c0710000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  9938220----T:  9941020 	 St: c0230000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9938220----T:  9946922 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9941020----T:  9948800 	 St: c0232000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9946922----T:  9955624 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9948800----T:  9951405 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9955624----T:  9964326 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9964326----T:  9973028 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9973028----T: 10004221 	 St: c0500000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 10004221----T: 10065057 	 St: c0741000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 10004221----T: 10065528 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 10065057----T: 10068487 	 St: c0180000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10065528----T: 10187088 	 St: c05c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F: 10068487----T: 10082777 	 St: c0184000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F: 10082777----T: 10118674 	 St: c07c0000 Sz: 303104 	 Sm: 0 	 T: memcpy_h2d(24.238352)
F: 10118674----T: 10205399 	 St: c080a000 Sz: 745472 	 Sm: 0 	 T: memcpy_h2d(58.558407)
F: 10453883----T: 10479968 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(17.613100)
F: 10454482----T: 10458701 	 St: c0200000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10458701----T: 10472056 	 St: c0206000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F: 10479968----T: 10482503 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10482504----T: 10485039 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10707190----T: 12241204 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1035.796143)
F: 10708340----T: 10711426 	 St: c0300000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10708350----T: 10717052 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10711426----T: 10715645 	 St: c0303000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10715645----T: 10720286 	 St: c0309000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10717052----T: 10725754 	 St: c0990000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10720286----T: 10723716 	 St: c02c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10723716----T: 10730581 	 St: c02c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10725754----T: 10734456 	 St: c08e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10730581----T: 10736096 	 St: c02d0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 10734456----T: 10743158 	 St: c08c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10736096----T: 10740737 	 St: c02d9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10740737----T: 10744549 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10743158----T: 10751860 	 St: c0940000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10744549----T: 10750064 	 St: c02e5000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 10750064----T: 10759691 	 St: c02ee000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F: 10751860----T: 10760562 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10759691----T: 10783363 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10760562----T: 10769264 	 St: c08d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10769264----T: 10777966 	 St: c08f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10777966----T: 10786668 	 St: c0910000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10783363----T: 10792527 	 St: c0340000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F: 10786668----T: 10795370 	 St: c0930000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10795370----T: 10848676 	 St: c0351000 Sz: 454656 	 Sm: 0 	 T: memcpy_h2d(35.993248)
F: 10795370----T: 10826563 	 St: c0950000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 10826563----T: 10842726 	 St: c09a0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 10842726----T: 10851428 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10848676----T: 10881280 	 St: c03c0000 Sz: 274432 	 Sm: 0 	 T: memcpy_h2d(22.014854)
F: 10851428----T: 10860130 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10860130----T: 10868832 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10868832----T: 10877534 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10877534----T: 10908727 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 10908727----T: 10998747 	 St: c0403000 Sz: 774144 	 Sm: 0 	 T: memcpy_h2d(60.783253)
F: 10908727----T: 10970034 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 10998747----T: 11004262 	 St: c08c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11004262----T: 11008903 	 St: c08c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11008903----T: 11011703 	 St: c08d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11011703----T: 11019483 	 St: c08d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 11011961----T: 11133521 	 St: c07c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F: 11019483----T: 11024124 	 St: c0960000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11024124----T: 11029639 	 St: c0967000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11029639----T: 11036961 	 St: c09b0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 11036961----T: 11040047 	 St: c09bd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11134814----T: 11142136 	 St: c04e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 11134870----T: 11143572 	 St: c0240000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11142136----T: 11145222 	 St: c04ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11143572----T: 11152274 	 St: c0250000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11145222----T: 11148652 	 St: c04f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 11148652----T: 11155517 	 St: c04f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 11152275----T: 11168438 	 St: c0260000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 11155517----T: 11164219 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11164219----T: 11170631 	 St: c0500000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 11170631----T: 11174443 	 St: c050b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 11174443----T: 11190606 	 St: c04c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 11190606----T: 11202094 	 St: c0510000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F: 11202094----T: 11208055 	 St: c0526000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 11208055----T: 11221410 	 St: c0540000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F: 11221410----T: 11270480 	 St: c055a000 Sz: 417792 	 Sm: 0 	 T: memcpy_h2d(33.133018)
F: 11270480----T: 11274292 	 St: c0910000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 11274292----T: 11280704 	 St: c0915000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 11280704----T: 11285345 	 St: c0900000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11285345----T: 11290860 	 St: c0907000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11285743----T: 11294445 	 St: c0220000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11290860----T: 11296821 	 St: c0260000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 11296821----T: 11301040 	 St: c026a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 11301040----T: 11309742 	 St: c0270000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11310082----T: 11312687 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11310082----T: 11431642 	 St: c04c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F: 11312687----T: 11315292 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11315292----T: 11317897 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11317897----T: 11325219 	 St: c0223000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 11325219----T: 11331180 	 St: c05a0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 11331180----T: 11335399 	 St: c05aa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 11335399----T: 11338829 	 St: c0570000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 11338829----T: 11345694 	 St: c0574000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 11345694----T: 11351209 	 St: c0580000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11351209----T: 11355850 	 St: c0589000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11355850----T: 11379522 	 St: c0540000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 11379522----T: 11384596 	 St: c0590000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11384596----T: 11388026 	 St: c0598000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 11388026----T: 11391456 	 St: c059c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 11391456----T: 11400158 	 St: c05b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11400158----T: 11402763 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11402763----T: 11411003 	 St: c05c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11411003----T: 11413608 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11413608----T: 11421848 	 St: c05d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11421848----T: 11427363 	 St: c05e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11427363----T: 11439317 	 St: c05e9000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F: 11431642----T: 11440344 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11439317----T: 11441922 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11440344----T: 11449046 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11441922----T: 11472645 	 St: c0601000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 11449046----T: 11457748 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11457748----T: 11473911 	 St: c02e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 11473911----T: 11497583 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F: 11497583----T: 11558890 	 St: c04c0000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F: 11497583----T: 11558890 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 11558890----T: 11582562 	 St: c0640000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 11558891----T: 11680451 	 St: c03c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F: 11582562----T: 11621281 	 St: c0670000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F: 11681586----T: 11684672 	 St: c0750000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11681707----T: 11697870 	 St: c08c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 11684672----T: 11691994 	 St: c0753000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 11691994----T: 11696635 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11696635----T: 11702150 	 St: c0747000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11697870----T: 11714033 	 St: c0900000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 11702150----T: 11707665 	 St: c06f0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11707665----T: 11712306 	 St: c06f9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11712306----T: 11720546 	 St: c0760000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11714033----T: 11722735 	 St: c0960000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11720546----T: 11729710 	 St: c076f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F: 11722735----T: 11731437 	 St: c09b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11729710----T: 11738412 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11731437----T: 11747600 	 St: c0260000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 11738412----T: 11741017 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11741017----T: 11746978 	 St: c06d1000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 11746978----T: 11758000 	 St: c06db000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F: 11747600----T: 11756302 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11756302----T: 11765004 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11758000----T: 11766702 	 St: c07d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11765004----T: 11781167 	 St: c0220000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 11766702----T: 11773567 	 St: c0700000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 11773567----T: 11799119 	 St: c070c000 Sz: 212992 	 Sm: 0 	 T: memcpy_h2d(17.253208)
F: 11781167----T: 11789869 	 St: c05a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11789869----T: 11798571 	 St: c0570000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11798571----T: 11807273 	 St: c0580000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11799119----T: 11837838 	 St: c0780000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F: 11807273----T: 11815975 	 St: c01c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11815975----T: 11824677 	 St: c01d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11824678----T: 11840841 	 St: c01e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 11837838----T: 11944334 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F: 11840842----T: 11849544 	 St: c0000000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11944334----T: 11948553 	 St: c0970000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 11948553----T: 11954514 	 St: c0976000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 11948937----T: 11957639 	 St: c0540000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11954514----T: 11958326 	 St: c0990000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 11957639----T: 11973802 	 St: c0550000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 11958326----T: 11964738 	 St: c0995000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 11964738----T: 11972518 	 St: c0980000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 11972518----T: 11975318 	 St: c098e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11973802----T: 11982504 	 St: c0590000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11975318----T: 11977923 	 St: c08e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11977923----T: 11986163 	 St: c08e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11982504----T: 11991206 	 St: c05b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11986163----T: 11991678 	 St: c0240000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11991206----T: 11999908 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11991678----T: 11996319 	 St: c0249000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11996319----T: 12012482 	 St: c08c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 11999908----T: 12008610 	 St: c05d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12008610----T: 12024773 	 St: c05e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 12024773----T: 12086080 	 St: c08f0000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F: 12024773----T: 12055966 	 St: c0600000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 12055966----T: 12117273 	 St: c04c0000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 12086080----T: 12100838 	 St: c09a0000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 12100838----T: 12103924 	 St: c09bd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 12103924----T: 12112626 	 St: c0270000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 12112626----T: 12125981 	 St: c0250000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F: 12117273----T: 12178580 	 St: c0640000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 12125981----T: 12130200 	 St: c026a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12178800----T: 12184315 	 St: c0230000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 12184315----T: 12186920 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12186920----T: 12189525 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12189525----T: 12192130 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12192130----T: 12195560 	 St: c023c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 12195560----T: 12204262 	 St: c0000000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 12204262----T: 12209336 	 St: c01c0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 12209336----T: 12236768 	 St: c01c8000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F: 12463354----T: 12493951 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(20.659689)
F: 12464072----T: 12468713 	 St: c0200000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 12468713----T: 12474228 	 St: c0207000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 12475639----T: 12488994 	 St: c0210000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F: 12488994----T: 12493213 	 St: c022a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12493951----T: 12496486 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 12496487----T: 12499022 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 12721173----T: 12756725 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(24.005402)
F: 12722416----T: 12725021 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12725021----T: 12733261 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 12733261----T: 12735866 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12735866----T: 12744106 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 12745584----T: 12750225 	 St: c06a0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 12750225----T: 12755740 	 St: c06a7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 12978875----T: 12982150 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.211344)
F: 12982150----T: 12984685 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 12984686----T: 12987291 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12984686----T: 12992926 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12995531----T: 12998136 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12995531----T: 13003771 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13006376----T: 13008981 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13006376----T: 13022071 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13024676----T: 13027281 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13024676----T: 13055399 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13058004----T: 13060609 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13058004----T: 13082616 	 St: 0 Sz: 204800 	 Sm: 0 	 T: device_sync(16.618502)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 8041594(cycle), 5429.840820(us)
Tot_kernel_exec_time_and_fault_time: 25902454(cycle), 17489.839844(us)
Tot_memcpy_h2d_time: 6843829(cycle), 4621.086426(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 6871714(cycle), 4639.915039(us)
Tot_devicesync_time: 100535(cycle), 67.883186(us)
Tot_writeback_time: 5646838(cycle), 3812.854736(us)
Tot_dma_time: 18200(cycle), 12.288994(us)
Tot_memcpy_d2h_sync_wb_time: 5775258(cycle), 3899.566406(us)
GPGPU-Sim: *** exit detected ***
