/*
 * Copyright (c) [2020] Huawei Technologies Co.,Ltd.All rights reserved.
 *
 * OpenArkCompiler is licensed under Mulan PSL v2.
 * You can use this software according to the terms and conditions of the Mulan PSL v2.
 * You may obtain a copy of Mulan PSL v2 at:
 *
 *     http://license.coscl.org.cn/MulanPSL2
 *
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY OR
 * FIT FOR A PARTICULAR PURPOSE.
 * See the Mulan PSL v2 for more details.
 */
#ifndef MAPLEBE_INCLUDE_CG_AARCH64_AARCH64_SCHEDULE_H
#define MAPLEBE_INCLUDE_CG_AARCH64_AARCH64_SCHEDULE_H

#include "schedule.h"
#include "aarch64_operand.h"

namespace maplebe {
enum RegisterType : uint8 {
  kRegisterUndef,
  kRegisterInt,
  kRegisterFloat,
  kRegisterCc,
  kRegisterLast,
};

class ScheduleProcessInfo {
 public:
  explicit ScheduleProcessInfo(uint32 size) {
    availableReadyList.reserve(size);
    scheduledNodes.reserve(size);
  }

  virtual ~ScheduleProcessInfo() = default;

  uint32 GetLastUpdateCycle() const {
    return lastUpdateCycle;
  }

  void SetLastUpdateCycle(uint32 updateCycle) {
    lastUpdateCycle = updateCycle;
  }

  uint32 GetCurrCycle() const {
    return currCycle;
  }

  void IncCurrCycle() {
    ++currCycle;
  }

  void DecAdvanceCycle() {
    advanceCycle--;
  }

  uint32 GetAdvanceCycle() const {
    return advanceCycle;
  }

  void SetAdvanceCycle(uint32 cycle) {
    advanceCycle = cycle;
  }

  void ClearAvailableReadyList() {
    availableReadyList.clear();
  }

  void PushElemIntoAvailableReadyList(DepNode *node) {
    availableReadyList.emplace_back(node);
  }

  size_t SizeOfAvailableReadyList() const {
    return availableReadyList.size();
  }

  bool AvailableReadyListIsEmpty() const {
    return availableReadyList.empty();
  }

  void SetAvailableReadyList(const std::vector<DepNode*> &tempReadyList) {
    availableReadyList = tempReadyList;
  }

  const std::vector<DepNode*> &GetAvailableReadyList() const {
    return availableReadyList;
  }

  const std::vector<DepNode*> &GetAvailableReadyList() {
    return availableReadyList;
  }

  void PushElemIntoScheduledNodes(DepNode *node) {
    node->SetState(kScheduled);
    node->SetSchedCycle(currCycle);
    node->OccupyUnits();
    scheduledNodes.emplace_back(node);
  }

  bool IsFirstSeparator() const {
    return isFirstSeparator;
  }

  void ResetIsFirstSeparator() {
    isFirstSeparator = false;
  }

  size_t SizeOfScheduledNodes() const {
    return scheduledNodes.size();
  }

  const std::vector<DepNode*> &GetScheduledNodes() const {
    return scheduledNodes;
  }

 private:
  std::vector<DepNode*> availableReadyList;
  std::vector<DepNode*> scheduledNodes;
  uint32 lastUpdateCycle = 0;
  uint32 currCycle = 0;
  uint32 advanceCycle = 0;
  bool isFirstSeparator = true;
};


class AArch64ScheduleProcessInfo : public ScheduleProcessInfo {
 public:
  explicit AArch64ScheduleProcessInfo(uint32 size) : ScheduleProcessInfo(size) {}
  ~AArch64ScheduleProcessInfo() override  = default;

  /* recover register type which is not recorded in live analysis */
  static RegType GetRegisterType(CGFunc &f, regno_t regNO);
  void VaryLiveRegSet(CGFunc &f, regno_t regNO, bool isInc);
  void VaryFreeRegSet(CGFunc &f, std::set<regno_t> regNOs, DepNode &node);

  uint32 GetFreeIntRegs(DepNode &node) {
    return (freeIntRegNodeSet.count(&node)) > 0 ? freeIntRegNodeSet.find(&node)->second : 0;
  }
  void IncFreeIntRegNode(DepNode &node) {
    if (!freeIntRegNodeSet.count(&node)) {
      freeIntRegNodeSet.emplace(std::pair<DepNode*, uint32>(&node, 1));
    } else {
      freeIntRegNodeSet.find(&node)->second++;
    }
  }
  const std::map<DepNode*, uint32> &GetFreeIntRegNodeSet() const {
    return freeIntRegNodeSet;
  }
  void IncFreeFpRegNode(DepNode &node) {
    if (!freeFpRegNodeSet.count(&node)) {
      freeFpRegNodeSet.emplace(std::pair<DepNode*, uint32>(&node, 1));
    } else {
      freeFpRegNodeSet.find(&node)->second++;
    }
  }
  uint32 GetFreeFpRegs(DepNode &node) {
    return (freeFpRegNodeSet.count(&node)) > 0 ? freeFpRegNodeSet.find(&node)->second : 0;
  }
  const std::map<DepNode*, uint32> &GetFreeFpRegNodeSet() const {
    return freeFpRegNodeSet;
  }

  void ClearALLFreeRegNodeSet() {
    freeIntRegNodeSet.clear();
    freeFpRegNodeSet.clear();
  }

  size_t FindIntLiveReg(regno_t reg) const {
    return intLiveRegSet.count(reg);
  }
  void IncIntLiveRegSet(regno_t reg) {
    intLiveRegSet.emplace(reg);
  }
  void DecIntLiveRegSet(regno_t reg) {
    intLiveRegSet.erase(reg);
  }
  size_t FindFpLiveReg(regno_t reg) const {
    return fpLiveRegSet.count(reg);
  }
  void IncFpLiveRegSet(regno_t reg) {
    fpLiveRegSet.emplace(reg);
  }
  void DecFpLiveRegSet(regno_t reg) {
    fpLiveRegSet.erase(reg);
  }

  size_t SizeOfIntLiveRegSet() const {
    return intLiveRegSet.size();
  }

  size_t SizeOfCalleeSaveLiveRegister(bool isInt) {
    size_t num = 0;
    if (isInt) {
      for (auto regNO : intLiveRegSet) {
        if (regNO > static_cast<regno_t>(R19)) {
          num++;
        }
      }
    } else {
      for (auto regNO : fpLiveRegSet) {
        if (regNO > static_cast<regno_t>(V16)) {
          num++;
        }
      }
    }
    return num;
  }

  size_t SizeOfFpLiveRegSet() const {
    return fpLiveRegSet.size();
  }
 private:
  std::set<regno_t> intLiveRegSet;
  std::set<regno_t> fpLiveRegSet;
  std::map<DepNode*, uint32> freeIntRegNodeSet;
  std::map<DepNode*, uint32> freeFpRegNodeSet;
};

class AArch64Schedule : public Schedule {
 public:
  AArch64Schedule(CGFunc &func, MemPool &memPool, LiveAnalysis &live, const std::string &phaseName)
      : Schedule(func, memPool, live, phaseName) {
    intCalleeSaveThreshold = func.UseFP() ? intCalleeSaveThresholdBase : intCalleeSaveThresholdEnhance;
  }
  ~AArch64Schedule() override = default;
 protected:
  void DumpDepGraph(const MapleVector<DepNode*> &nodes) const;
  void DumpScheduleResult(const MapleVector<DepNode*> &nodes, SimulateType type) const;
  void GenerateDot(const BB &bb, const MapleVector<DepNode*> &nodes) const;
  void EraseNodeFromNodeList(const DepNode &target, MapleVector<DepNode*> &nodeList) override;
  void FindAndCombineMemoryAccessPair(const std::vector<DepNode*> &memList) override;
  void RegPressureScheduling(BB &bb, MapleVector<DepNode*> &nodes) override;

 private:
  enum CSRResult : uint8 {
    kNode1,
    kNode2,
    kDoCSP  /* can do csp further */
  };
  void Init() override;
  void MemoryAccessPairOpt() override;
  void ClinitPairOpt() override;
  uint32 DoSchedule() override;
  uint32 DoBruteForceSchedule() override;
  uint32 SimulateOnly() override;
  void UpdateBruteForceSchedCycle() override;
  void IterateBruteForce(DepNode &targetNode, MapleVector<DepNode*> &readyList, uint32 currCycle,
                         MapleVector<DepNode*> &scheduledNodes, uint32 &maxCycleCount,
                         MapleVector<DepNode*> &optimizedScheduledNodes) override;
  bool CanCombine(const Insn &insn) const override;
  void ListScheduling(bool beforeRA) override;
  void BruteForceScheduling(const BB &bb);
  void SimulateScheduling(const BB &bb);
  void FinalizeScheduling(BB &bb, const DepAnalysis &depAnalysis) override;
  uint32 ComputeEstart(uint32 cycle) override;
  void ComputeLstart(uint32 maxEstart) override;
  void UpdateELStartsOnCycle(uint32 cycle) override;
  void RandomTest() override;
  void EraseNodeFromReadyList(const DepNode &target) override;
  uint32 GetNextSepIndex() const override;
  void CountUnitKind(const DepNode &depNode, uint32 array[], const uint32 arraySize) const override;
  static bool IfUseUnitKind(const DepNode &depNode, uint32 index);
  void UpdateReadyList(DepNode &targetNode, MapleVector<DepNode*> &readyList, bool updateEStart) override;
  void UpdateScheduleProcessInfo(AArch64ScheduleProcessInfo &info) const;
  void UpdateAdvanceCycle(AArch64ScheduleProcessInfo &scheduleInfo, const DepNode &targetNode) const;
  bool CheckSchedulable(AArch64ScheduleProcessInfo &info) const;
  void SelectNode(AArch64ScheduleProcessInfo &scheduleInfo);
  static void DumpDebugInfo(const ScheduleProcessInfo &scheduleInfo);
  bool CompareDepNode(DepNode &node1, DepNode &node2, AArch64ScheduleProcessInfo &scheduleInfo) const;
  void CalculateMaxUnitKindCount(ScheduleProcessInfo &scheduleInfo) const;
  void UpdateReleaseRegInfo(AArch64ScheduleProcessInfo &scheduleInfo);
  std::set<regno_t> CanFreeRegister(const DepNode &node) const;
  void UpdateLiveRegSet(AArch64ScheduleProcessInfo &scheduleInfo, const DepNode& node);
  void InitLiveRegSet(AArch64ScheduleProcessInfo &scheduleInfo);
  int CalSeriesCycles(const MapleVector<DepNode*> &nodes) const;
  CSRResult DoCSR(DepNode &node1, DepNode &node2, AArch64ScheduleProcessInfo &scheduleInfo) const;
  AArch64Schedule::CSRResult ScheduleCrossCall(const DepNode &node1, const DepNode &node2) const;
  int intCalleeSaveThreshold = 0;

  static uint32 maxUnitIndex;
  static int intRegPressureThreshold;
  static int fpRegPressureThreshold;
  static int intCalleeSaveThresholdBase;
  static int intCalleeSaveThresholdEnhance;
  static int fpCalleeSaveThreshold;
};
}  /* namespace maplebe */

#endif  /* MAPLEBE_INCLUDE_CG_AARCH64_AARCH64_SCHEDULE_H */
