{"vcs1":{"timestamp_begin":1681735522.072057540, "rt":0.79, "ut":0.23, "st":0.12}}
{"vcselab":{"timestamp_begin":1681735522.897816790, "rt":0.80, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681735523.718625803, "rt":0.82, "ut":0.06, "st":0.43}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681735521.775860299}
{"VCS_COMP_START_TIME": 1681735521.775860299}
{"VCS_COMP_END_TIME": 1681735525.089156021}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340892}}
{"stitch_vcselab": {"peak_mem": 238988}}
