vendor_name = ModelSim
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.qip
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/reg8.v
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/prog1.hex
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux8_4.qip
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux8_4.v
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/pll1.qip
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/pll1.v
source_file = 1, Inputs.vwf
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.qip
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/microinstruction_rom.hex
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/reg16.v
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux2.qip
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux2.v
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/testbench.bdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf
source_file = 1, C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_vpa1.tdf
design_name = uc1
instance = comp, \A[15]~output , A[15]~output, uc1, 1
instance = comp, \A[14]~output , A[14]~output, uc1, 1
instance = comp, \A[13]~output , A[13]~output, uc1, 1
instance = comp, \A[12]~output , A[12]~output, uc1, 1
instance = comp, \A[11]~output , A[11]~output, uc1, 1
instance = comp, \A[10]~output , A[10]~output, uc1, 1
instance = comp, \A[9]~output , A[9]~output, uc1, 1
instance = comp, \A[8]~output , A[8]~output, uc1, 1
instance = comp, \A[7]~output , A[7]~output, uc1, 1
instance = comp, \A[6]~output , A[6]~output, uc1, 1
instance = comp, \A[5]~output , A[5]~output, uc1, 1
instance = comp, \A[4]~output , A[4]~output, uc1, 1
instance = comp, \A[3]~output , A[3]~output, uc1, 1
instance = comp, \A[2]~output , A[2]~output, uc1, 1
instance = comp, \A[1]~output , A[1]~output, uc1, 1
instance = comp, \A[0]~output , A[0]~output, uc1, 1
instance = comp, \C[15]~output , C[15]~output, uc1, 1
instance = comp, \C[14]~output , C[14]~output, uc1, 1
instance = comp, \C[13]~output , C[13]~output, uc1, 1
instance = comp, \C[12]~output , C[12]~output, uc1, 1
instance = comp, \C[11]~output , C[11]~output, uc1, 1
instance = comp, \C[10]~output , C[10]~output, uc1, 1
instance = comp, \C[9]~output , C[9]~output, uc1, 1
instance = comp, \C[8]~output , C[8]~output, uc1, 1
instance = comp, \C[7]~output , C[7]~output, uc1, 1
instance = comp, \C[6]~output , C[6]~output, uc1, 1
instance = comp, \C[5]~output , C[5]~output, uc1, 1
instance = comp, \C[4]~output , C[4]~output, uc1, 1
instance = comp, \C[3]~output , C[3]~output, uc1, 1
instance = comp, \C[2]~output , C[2]~output, uc1, 1
instance = comp, \C[1]~output , C[1]~output, uc1, 1
instance = comp, \C[0]~output , C[0]~output, uc1, 1
instance = comp, \OPCODE[15]~output , OPCODE[15]~output, uc1, 1
instance = comp, \OPCODE[14]~output , OPCODE[14]~output, uc1, 1
instance = comp, \OPCODE[13]~output , OPCODE[13]~output, uc1, 1
instance = comp, \OPCODE[12]~output , OPCODE[12]~output, uc1, 1
instance = comp, \OPCODE[11]~output , OPCODE[11]~output, uc1, 1
instance = comp, \OPCODE[10]~output , OPCODE[10]~output, uc1, 1
instance = comp, \OPCODE[9]~output , OPCODE[9]~output, uc1, 1
instance = comp, \OPCODE[8]~output , OPCODE[8]~output, uc1, 1
instance = comp, \OPCODE[7]~output , OPCODE[7]~output, uc1, 1
instance = comp, \OPCODE[6]~output , OPCODE[6]~output, uc1, 1
instance = comp, \OPCODE[5]~output , OPCODE[5]~output, uc1, 1
instance = comp, \OPCODE[4]~output , OPCODE[4]~output, uc1, 1
instance = comp, \OPCODE[3]~output , OPCODE[3]~output, uc1, 1
instance = comp, \OPCODE[2]~output , OPCODE[2]~output, uc1, 1
instance = comp, \OPCODE[1]~output , OPCODE[1]~output, uc1, 1
instance = comp, \OPCODE[0]~output , OPCODE[0]~output, uc1, 1
instance = comp, \PC[7]~output , PC[7]~output, uc1, 1
instance = comp, \PC[6]~output , PC[6]~output, uc1, 1
instance = comp, \PC[5]~output , PC[5]~output, uc1, 1
instance = comp, \PC[4]~output , PC[4]~output, uc1, 1
instance = comp, \PC[3]~output , PC[3]~output, uc1, 1
instance = comp, \PC[2]~output , PC[2]~output, uc1, 1
instance = comp, \PC[1]~output , PC[1]~output, uc1, 1
instance = comp, \PC[0]~output , PC[0]~output, uc1, 1
instance = comp, \B[15]~output , B[15]~output, uc1, 1
instance = comp, \B[14]~output , B[14]~output, uc1, 1
instance = comp, \B[13]~output , B[13]~output, uc1, 1
instance = comp, \B[12]~output , B[12]~output, uc1, 1
instance = comp, \B[11]~output , B[11]~output, uc1, 1
instance = comp, \B[10]~output , B[10]~output, uc1, 1
instance = comp, \B[9]~output , B[9]~output, uc1, 1
instance = comp, \B[8]~output , B[8]~output, uc1, 1
instance = comp, \B[7]~output , B[7]~output, uc1, 1
instance = comp, \B[6]~output , B[6]~output, uc1, 1
instance = comp, \B[5]~output , B[5]~output, uc1, 1
instance = comp, \B[4]~output , B[4]~output, uc1, 1
instance = comp, \B[3]~output , B[3]~output, uc1, 1
instance = comp, \B[2]~output , B[2]~output, uc1, 1
instance = comp, \B[1]~output , B[1]~output, uc1, 1
instance = comp, \B[0]~output , B[0]~output, uc1, 1
instance = comp, \k_out[15]~output , k_out[15]~output, uc1, 1
instance = comp, \k_out[14]~output , k_out[14]~output, uc1, 1
instance = comp, \k_out[13]~output , k_out[13]~output, uc1, 1
instance = comp, \k_out[12]~output , k_out[12]~output, uc1, 1
instance = comp, \k_out[11]~output , k_out[11]~output, uc1, 1
instance = comp, \k_out[10]~output , k_out[10]~output, uc1, 1
instance = comp, \k_out[9]~output , k_out[9]~output, uc1, 1
instance = comp, \k_out[8]~output , k_out[8]~output, uc1, 1
instance = comp, \k_out[7]~output , k_out[7]~output, uc1, 1
instance = comp, \k_out[6]~output , k_out[6]~output, uc1, 1
instance = comp, \k_out[5]~output , k_out[5]~output, uc1, 1
instance = comp, \k_out[4]~output , k_out[4]~output, uc1, 1
instance = comp, \k_out[3]~output , k_out[3]~output, uc1, 1
instance = comp, \k_out[2]~output , k_out[2]~output, uc1, 1
instance = comp, \k_out[1]~output , k_out[1]~output, uc1, 1
instance = comp, \k_out[0]~output , k_out[0]~output, uc1, 1
instance = comp, \clk~input , clk~input, uc1, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, uc1, 1
instance = comp, \inst4|q[0]~21 , inst4|q[0]~21, uc1, 1
instance = comp, \nRST~input , nRST~input, uc1, 1
instance = comp, \nRST~inputclkctrl , nRST~inputclkctrl, uc1, 1
instance = comp, \inst4|q[0] , inst4|q[0], uc1, 1
instance = comp, \PCreg|q[0] , PCreg|q[0], uc1, 1
instance = comp, \inst4|q[1]~7 , inst4|q[1]~7, uc1, 1
instance = comp, \inst4|q[1] , inst4|q[1], uc1, 1
instance = comp, \PCreg|q[1]~feeder , PCreg|q[1]~feeder, uc1, 1
instance = comp, \PCreg|q[1] , PCreg|q[1], uc1, 1
instance = comp, \inst4|q[2]~9 , inst4|q[2]~9, uc1, 1
instance = comp, \inst4|q[2] , inst4|q[2], uc1, 1
instance = comp, \PCreg|q[2] , PCreg|q[2], uc1, 1
instance = comp, \inst4|q[3]~11 , inst4|q[3]~11, uc1, 1
instance = comp, \inst4|q[3] , inst4|q[3], uc1, 1
instance = comp, \PCreg|q[3]~feeder , PCreg|q[3]~feeder, uc1, 1
instance = comp, \PCreg|q[3] , PCreg|q[3], uc1, 1
instance = comp, \inst4|q[4]~13 , inst4|q[4]~13, uc1, 1
instance = comp, \inst4|q[4] , inst4|q[4], uc1, 1
instance = comp, \PCreg|q[4] , PCreg|q[4], uc1, 1
instance = comp, \inst4|q[5]~15 , inst4|q[5]~15, uc1, 1
instance = comp, \inst4|q[5] , inst4|q[5], uc1, 1
instance = comp, \PCreg|q[5]~feeder , PCreg|q[5]~feeder, uc1, 1
instance = comp, \PCreg|q[5] , PCreg|q[5], uc1, 1
instance = comp, \inst4|q[6]~17 , inst4|q[6]~17, uc1, 1
instance = comp, \inst4|q[6] , inst4|q[6], uc1, 1
instance = comp, \PCreg|q[6]~feeder , PCreg|q[6]~feeder, uc1, 1
instance = comp, \PCreg|q[6] , PCreg|q[6], uc1, 1
instance = comp, \inst4|q[7]~19 , inst4|q[7]~19, uc1, 1
instance = comp, \inst4|q[7] , inst4|q[7], uc1, 1
instance = comp, \PCreg|q[7]~feeder , PCreg|q[7]~feeder, uc1, 1
instance = comp, \PCreg|q[7] , PCreg|q[7], uc1, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a0 , inst|altsyncram_component|auto_generated|ram_block1a0, uc1, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a29 , inst1|altsyncram_component|auto_generated|ram_block1a29, uc1, 1
instance = comp, \inst1|altsyncram_component|auto_generated|ram_block1a28 , inst1|altsyncram_component|auto_generated|ram_block1a28, uc1, 1
instance = comp, \inst5|Mux15~1 , inst5|Mux15~1, uc1, 1
instance = comp, \inst5|Mux15~2 , inst5|Mux15~2, uc1, 1
instance = comp, \inst|altsyncram_component|auto_generated|q_a[14]~clkctrl , inst|altsyncram_component|auto_generated|q_a[14]~clkctrl, uc1, 1
instance = comp, \inst6|k_out[15] , inst6|k_out[15], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[15]~0 , inst3|LPM_MUX_component|auto_generated|result_node[15]~0, uc1, 1
instance = comp, \inst5|Mux15~0 , inst5|Mux15~0, uc1, 1
instance = comp, \inst5|Mux15~3 , inst5|Mux15~3, uc1, 1
instance = comp, \inst5|Mux16~0 , inst5|Mux16~0, uc1, 1
instance = comp, \inst5|Mux16~0clkctrl , inst5|Mux16~0clkctrl, uc1, 1
instance = comp, \inst5|z[15] , inst5|z[15], uc1, 1
instance = comp, \inst6|k_out[14] , inst6|k_out[14], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[14]~1 , inst3|LPM_MUX_component|auto_generated|result_node[14]~1, uc1, 1
instance = comp, \inst5|Mux14~0 , inst5|Mux14~0, uc1, 1
instance = comp, \inst5|z[14] , inst5|z[14], uc1, 1
instance = comp, \inst6|k_out[13] , inst6|k_out[13], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[13]~2 , inst3|LPM_MUX_component|auto_generated|result_node[13]~2, uc1, 1
instance = comp, \inst5|Mux13~0 , inst5|Mux13~0, uc1, 1
instance = comp, \inst5|z[13] , inst5|z[13], uc1, 1
instance = comp, \inst6|k_out[12] , inst6|k_out[12], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[12]~3 , inst3|LPM_MUX_component|auto_generated|result_node[12]~3, uc1, 1
instance = comp, \inst5|Mux12~0 , inst5|Mux12~0, uc1, 1
instance = comp, \inst5|z[12] , inst5|z[12], uc1, 1
instance = comp, \inst6|k_out[11] , inst6|k_out[11], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[11]~4 , inst3|LPM_MUX_component|auto_generated|result_node[11]~4, uc1, 1
instance = comp, \inst5|Mux11~0 , inst5|Mux11~0, uc1, 1
instance = comp, \inst5|z[11] , inst5|z[11], uc1, 1
instance = comp, \inst6|k_out[10] , inst6|k_out[10], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[10]~5 , inst3|LPM_MUX_component|auto_generated|result_node[10]~5, uc1, 1
instance = comp, \inst5|Mux10~0 , inst5|Mux10~0, uc1, 1
instance = comp, \inst5|z[10] , inst5|z[10], uc1, 1
instance = comp, \inst6|k_out[9] , inst6|k_out[9], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[9]~6 , inst3|LPM_MUX_component|auto_generated|result_node[9]~6, uc1, 1
instance = comp, \inst5|Mux9~0 , inst5|Mux9~0, uc1, 1
instance = comp, \inst5|z[9] , inst5|z[9], uc1, 1
instance = comp, \inst6|k_out[8] , inst6|k_out[8], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[8]~7 , inst3|LPM_MUX_component|auto_generated|result_node[8]~7, uc1, 1
instance = comp, \inst5|Mux8~0 , inst5|Mux8~0, uc1, 1
instance = comp, \inst5|z[8] , inst5|z[8], uc1, 1
instance = comp, \inst6|k_out[7] , inst6|k_out[7], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[7]~8 , inst3|LPM_MUX_component|auto_generated|result_node[7]~8, uc1, 1
instance = comp, \inst5|Mux7~0 , inst5|Mux7~0, uc1, 1
instance = comp, \inst5|z[7] , inst5|z[7], uc1, 1
instance = comp, \inst6|k_out[6] , inst6|k_out[6], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[6]~9 , inst3|LPM_MUX_component|auto_generated|result_node[6]~9, uc1, 1
instance = comp, \inst5|Mux6~0 , inst5|Mux6~0, uc1, 1
instance = comp, \inst5|z[6] , inst5|z[6], uc1, 1
instance = comp, \inst6|k_out[5] , inst6|k_out[5], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[5]~10 , inst3|LPM_MUX_component|auto_generated|result_node[5]~10, uc1, 1
instance = comp, \inst5|Mux5~0 , inst5|Mux5~0, uc1, 1
instance = comp, \inst5|z[5] , inst5|z[5], uc1, 1
instance = comp, \inst6|k_out[4] , inst6|k_out[4], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[4]~11 , inst3|LPM_MUX_component|auto_generated|result_node[4]~11, uc1, 1
instance = comp, \inst5|Mux4~0 , inst5|Mux4~0, uc1, 1
instance = comp, \inst5|z[4] , inst5|z[4], uc1, 1
instance = comp, \inst6|k_out[3] , inst6|k_out[3], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[3]~12 , inst3|LPM_MUX_component|auto_generated|result_node[3]~12, uc1, 1
instance = comp, \inst5|Mux3~0 , inst5|Mux3~0, uc1, 1
instance = comp, \inst5|z[3] , inst5|z[3], uc1, 1
instance = comp, \inst6|k_out[2] , inst6|k_out[2], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[2]~13 , inst3|LPM_MUX_component|auto_generated|result_node[2]~13, uc1, 1
instance = comp, \inst5|Mux2~0 , inst5|Mux2~0, uc1, 1
instance = comp, \inst5|z[2] , inst5|z[2], uc1, 1
instance = comp, \inst6|k_out[1] , inst6|k_out[1], uc1, 1
instance = comp, \inst3|LPM_MUX_component|auto_generated|result_node[1]~14 , inst3|LPM_MUX_component|auto_generated|result_node[1]~14, uc1, 1
instance = comp, \inst5|Mux1~0 , inst5|Mux1~0, uc1, 1
instance = comp, \inst5|z[1] , inst5|z[1], uc1, 1
instance = comp, \inst6|k_out[0] , inst6|k_out[0], uc1, 1
instance = comp, \inst5|Mux0~0 , inst5|Mux0~0, uc1, 1
instance = comp, \inst5|Mux0~2 , inst5|Mux0~2, uc1, 1
instance = comp, \inst5|Mux0~1 , inst5|Mux0~1, uc1, 1
instance = comp, \inst5|Mux0~3 , inst5|Mux0~3, uc1, 1
instance = comp, \inst5|z[0] , inst5|z[0], uc1, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
