

================================================================
== Vitis HLS Report for 'lenet_top'
================================================================
* Date:           Mon Apr  7 00:43:04 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        lenet_proj
* Solution:       lenet (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.60 ns | 9.198 ns |   3.40 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1618811|  1618811| 20.397 ms | 20.397 ms |  1618812|  1618812|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_conv2d_layer_fu_170        |conv2d_layer        |   119549|   119549|  1.506 ms |  1.506 ms |   119549|   119549|   none  |
        |grp_maxpool_layer_fu_232       |maxpool_layer       |     4729|     4729| 59.585 us | 59.585 us |     4729|     4729|   none  |
        |grp_maxpool2_layer_fu_240      |maxpool2_layer      |     1622|     1622| 20.437 us | 20.437 us |     1622|     1622|   none  |
        |grp_conv2d_6to16_layer_fu_248  |conv2d_6to16_layer  |  1249601|  1249601| 15.745 ms | 15.745 ms |  1249601|  1249601|   none  |
        |grp_fc_layer_400_120_s_fu_260  |fc_layer_400_120_s  |   242886|   242886|  3.060 ms |  3.060 ms |   242886|   242886|   none  |
        |grp_flatten_layer_fu_272       |flatten_layer       |      413|      413|  5.204 us |  5.204 us |      413|      413|   none  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      139|   24|   12696|  17760|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1272|    -|
|Register         |        -|    -|     466|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      139|   24|   13162|  19032|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       49|   10|      12|     35|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+----+------+------+-----+
    |            Instance           |       Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------+--------------------+---------+----+------+------+-----+
    |control_s_axi_U                |control_s_axi       |        0|   0|   526|   936|    0|
    |grp_conv2d_6to16_layer_fu_248  |conv2d_6to16_layer  |        8|   6|   984|  2012|    0|
    |grp_conv2d_layer_fu_170        |conv2d_layer        |        0|   9|  6408|  8104|    0|
    |grp_fc_layer_400_120_s_fu_260  |fc_layer_400_120_s  |      129|   5|   861|  1188|    0|
    |grp_flatten_layer_fu_272       |flatten_layer       |        0|   0|    59|   171|    0|
    |gmem_m_axi_U                   |gmem_m_axi          |        2|   0|   512|   580|    0|
    |grp_maxpool2_layer_fu_240      |maxpool2_layer      |        0|   0|  1382|  2365|    0|
    |grp_maxpool_layer_fu_232       |maxpool_layer       |        0|   4|  1964|  2404|    0|
    +-------------------------------+--------------------+---------+----+------+------+-----+
    |Total                          |                    |      139|  24| 12696| 17760|    0|
    +-------------------------------+--------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  56|         13|    1|         13|
    |gmem_ARADDR    |  38|          7|   64|        448|
    |gmem_ARBURST   |  38|          7|    2|         14|
    |gmem_ARCACHE   |  38|          7|    4|         28|
    |gmem_ARID      |  38|          7|    1|          7|
    |gmem_ARLEN     |  38|          7|   32|        224|
    |gmem_ARLOCK    |  38|          7|    2|         14|
    |gmem_ARPROT    |  38|          7|    3|         21|
    |gmem_ARQOS     |  38|          7|    4|         28|
    |gmem_ARREGION  |  38|          7|    4|         28|
    |gmem_ARSIZE    |  38|          7|    3|         21|
    |gmem_ARUSER    |  38|          7|    1|          7|
    |gmem_ARVALID   |  38|          7|    1|          7|
    |gmem_AWADDR    |  38|          7|   64|        448|
    |gmem_AWBURST   |  38|          7|    2|         14|
    |gmem_AWCACHE   |  38|          7|    4|         28|
    |gmem_AWID      |  38|          7|    1|          7|
    |gmem_AWLEN     |  38|          7|   32|        224|
    |gmem_AWLOCK    |  38|          7|    2|         14|
    |gmem_AWPROT    |  38|          7|    3|         21|
    |gmem_AWQOS     |  38|          7|    4|         28|
    |gmem_AWREGION  |  38|          7|    4|         28|
    |gmem_AWSIZE    |  38|          7|    3|         21|
    |gmem_AWUSER    |  38|          7|    1|          7|
    |gmem_AWVALID   |  38|          7|    1|          7|
    |gmem_BREADY    |  38|          7|    1|          7|
    |gmem_RREADY    |  38|          7|    1|          7|
    |gmem_WDATA     |  38|          7|   32|        224|
    |gmem_WID       |  38|          7|    1|          7|
    |gmem_WLAST     |  38|          7|    1|          7|
    |gmem_WSTRB     |  38|          7|    4|         28|
    |gmem_WUSER     |  38|          7|    1|          7|
    |gmem_WVALID    |  38|          7|    1|          7|
    +---------------+----+-----------+-----+-----------+
    |Total          |1272|        237|  285|       2001|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  12|   0|   12|          0|
    |conv1_out_read_reg_309                      |  64|   0|   64|          0|
    |conv2_out_read_reg_297                      |  64|   0|   64|          0|
    |fc1_out_read_reg_280                        |  64|   0|   64|          0|
    |flat_out_read_reg_285                       |  64|   0|   64|          0|
    |grp_conv2d_6to16_layer_fu_248_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2d_layer_fu_170_ap_start_reg        |   1|   0|    1|          0|
    |grp_fc_layer_400_120_s_fu_260_ap_start_reg  |   1|   0|    1|          0|
    |grp_flatten_layer_fu_272_ap_start_reg       |   1|   0|    1|          0|
    |grp_maxpool2_layer_fu_240_ap_start_reg      |   1|   0|    1|          0|
    |grp_maxpool_layer_fu_232_ap_start_reg       |   1|   0|    1|          0|
    |image_read_reg_315                          |  64|   0|   64|          0|
    |pool1_out_read_reg_303                      |  64|   0|   64|          0|
    |pool2_out_read_reg_291                      |  64|   0|   64|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 466|   0|  466|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    7|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    7|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |   lenet_top  | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |   lenet_top  | return value |
|interrupt              | out |    1| ap_ctrl_hs |   lenet_top  | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%fc1_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc1_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 13 'read' 'fc1_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%flat_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %flat_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 14 'read' 'flat_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%pool2_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %pool2_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 15 'read' 'pool2_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%conv2_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 16 'read' 'conv2_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%pool1_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %pool1_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 17 'read' 'pool1_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%conv1_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 18 'read' 'conv1_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%image_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %image_r" [lenet_proj/lenet_top.cpp:32]   --->   Operation 19 'read' 'image_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln62 = call void @conv2d_layer, i32 %gmem, i64 %image_read, i64 %conv1_out_read, i32 %conv1_biases, i32 %conv1_weights_0_0_0, i32 %conv1_weights_0_1_0, i32 %conv1_weights_0_2_0, i32 %conv1_weights_0_3_0, i32 %conv1_weights_0_4_0, i32 %conv1_weights_1_0_0, i32 %conv1_weights_1_1_0, i32 %conv1_weights_1_2_0, i32 %conv1_weights_1_3_0, i32 %conv1_weights_1_4_0, i32 %conv1_weights_2_0_0, i32 %conv1_weights_2_1_0, i32 %conv1_weights_2_2_0, i32 %conv1_weights_2_3_0, i32 %conv1_weights_2_4_0, i32 %conv1_weights_3_0_0, i32 %conv1_weights_3_1_0, i32 %conv1_weights_3_2_0, i32 %conv1_weights_3_3_0, i32 %conv1_weights_3_4_0, i32 %conv1_weights_4_0_0, i32 %conv1_weights_4_1_0, i32 %conv1_weights_4_2_0, i32 %conv1_weights_4_3_0, i32 %conv1_weights_4_4_0" [lenet_proj/lenet_top.cpp:62]   --->   Operation 20 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln62 = call void @conv2d_layer, i32 %gmem, i64 %image_read, i64 %conv1_out_read, i32 %conv1_biases, i32 %conv1_weights_0_0_0, i32 %conv1_weights_0_1_0, i32 %conv1_weights_0_2_0, i32 %conv1_weights_0_3_0, i32 %conv1_weights_0_4_0, i32 %conv1_weights_1_0_0, i32 %conv1_weights_1_1_0, i32 %conv1_weights_1_2_0, i32 %conv1_weights_1_3_0, i32 %conv1_weights_1_4_0, i32 %conv1_weights_2_0_0, i32 %conv1_weights_2_1_0, i32 %conv1_weights_2_2_0, i32 %conv1_weights_2_3_0, i32 %conv1_weights_2_4_0, i32 %conv1_weights_3_0_0, i32 %conv1_weights_3_1_0, i32 %conv1_weights_3_2_0, i32 %conv1_weights_3_3_0, i32 %conv1_weights_3_4_0, i32 %conv1_weights_4_0_0, i32 %conv1_weights_4_1_0, i32 %conv1_weights_4_2_0, i32 %conv1_weights_4_3_0, i32 %conv1_weights_4_4_0" [lenet_proj/lenet_top.cpp:62]   --->   Operation 21 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln65 = call void @maxpool_layer, i32 %gmem, i64 %conv1_out_read, i64 %pool1_out_read, void %call_ln62, void %call_ln62" [lenet_proj/lenet_top.cpp:65]   --->   Operation 22 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln65 = call void @maxpool_layer, i32 %gmem, i64 %conv1_out_read, i64 %pool1_out_read, void %call_ln62, void %call_ln62" [lenet_proj/lenet_top.cpp:65]   --->   Operation 23 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln68 = call void @conv2d_6to16_layer, i32 %gmem, i64 %pool1_out_read, i64 %conv2_out_read, i32 %conv2_weights, i32 %conv2_biases, void %call_ln65, void %call_ln65" [lenet_proj/lenet_top.cpp:68]   --->   Operation 24 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln68 = call void @conv2d_6to16_layer, i32 %gmem, i64 %pool1_out_read, i64 %conv2_out_read, i32 %conv2_weights, i32 %conv2_biases, void %call_ln65, void %call_ln65" [lenet_proj/lenet_top.cpp:68]   --->   Operation 25 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln71 = call void @maxpool2_layer, i32 %gmem, i64 %conv2_out_read, i64 %pool2_out_read, void %call_ln68, void %call_ln68" [lenet_proj/lenet_top.cpp:71]   --->   Operation 26 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln71 = call void @maxpool2_layer, i32 %gmem, i64 %conv2_out_read, i64 %pool2_out_read, void %call_ln68, void %call_ln68" [lenet_proj/lenet_top.cpp:71]   --->   Operation 27 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 9.19>
ST_9 : Operation 28 [2/2] (9.19ns)   --->   "%call_ln74 = call void @flatten_layer, i32 %gmem, i64 %pool2_out_read, i64 %flat_out_read, void %call_ln71, void %call_ln71" [lenet_proj/lenet_top.cpp:74]   --->   Operation 28 'call' 'call_ln74' <Predicate = true> <Delay = 9.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln74 = call void @flatten_layer, i32 %gmem, i64 %pool2_out_read, i64 %flat_out_read, void %call_ln71, void %call_ln71" [lenet_proj/lenet_top.cpp:74]   --->   Operation 29 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 9.19>
ST_11 : Operation 30 [2/2] (9.19ns)   --->   "%call_ln77 = call void @fc_layer<400, 120>, i32 %gmem, i64 %flat_out_read, i64 %fc1_out_read, i32 %fc1_biases, i32 %fc1_weights, void %call_ln74, void %call_ln74" [lenet_proj/lenet_top.cpp:77]   --->   Operation 30 'call' 'call_ln77' <Predicate = true> <Delay = 9.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 31 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 31 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_r, void @empty_5, i32, i32, void @empty_21, i32, i32, void @empty_6, void @empty_20, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_r, void @empty_15, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_out, void @empty_5, i32, i32, void @empty_21, i32, i32, void @empty_6, void @empty_13, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_out, void @empty_15, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pool1_out, void @empty_5, i32, i32, void @empty_21, i32, i32, void @empty_6, void @empty_17, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pool1_out, void @empty_15, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_out, void @empty_5, i32, i32, void @empty_21, i32, i32, void @empty_6, void @empty_2, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_out, void @empty_15, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pool2_out, void @empty_5, i32, i32, void @empty_21, i32, i32, void @empty_6, void @empty_12, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pool2_out, void @empty_15, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %flat_out, void @empty_5, i32, i32, void @empty_21, i32, i32, void @empty_6, void @empty_11, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %flat_out, void @empty_15, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_out, void @empty_5, i32, i32, void @empty_21, i32, i32, void @empty_6, void @empty_10, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_out, void @empty_15, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_5, i32, i32, void @empty_21, i32, i32, void @empty_6, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln77 = call void @fc_layer<400, 120>, i32 %gmem, i64 %flat_out_read, i64 %fc1_out_read, i32 %fc1_biases, i32 %fc1_weights, void %call_ln74, void %call_ln74" [lenet_proj/lenet_top.cpp:77]   --->   Operation 49 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln82 = ret" [lenet_proj/lenet_top.cpp:82]   --->   Operation 50 'ret' 'ret_ln82' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pool1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pool2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_0_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_0_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_0_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_0_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_0_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_1_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_1_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_1_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_2_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_2_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_2_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_2_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_3_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_3_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_3_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_3_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_3_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_4_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_4_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_4_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_4_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_4_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv2_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv2_biases]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_biases]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fc1_out_read      (read         ) [ 0011111111111]
flat_out_read     (read         ) [ 0011111111111]
pool2_out_read    (read         ) [ 0011111111100]
conv2_out_read    (read         ) [ 0011111110000]
pool1_out_read    (read         ) [ 0011111000000]
conv1_out_read    (read         ) [ 0011100000000]
image_read        (read         ) [ 0010000000000]
call_ln62         (call         ) [ 0000000000000]
call_ln65         (call         ) [ 0000000000000]
call_ln68         (call         ) [ 0000000000000]
call_ln71         (call         ) [ 0000000000000]
call_ln74         (call         ) [ 0000000000000]
spectopmodule_ln0 (spectopmodule) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
call_ln77         (call         ) [ 0000000000000]
ret_ln82          (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pool1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pool2_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool2_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="flat_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fc1_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_biases">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_weights_0_0_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_0_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_weights_0_1_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_0_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv1_weights_0_2_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_0_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv1_weights_0_3_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_0_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv1_weights_0_4_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_0_4_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv1_weights_1_0_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_1_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv1_weights_1_1_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_1_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv1_weights_1_2_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_1_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv1_weights_1_3_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_1_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv1_weights_1_4_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_1_4_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv1_weights_2_0_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_2_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv1_weights_2_1_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_2_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv1_weights_2_2_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_2_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv1_weights_2_3_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_2_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv1_weights_2_4_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_2_4_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv1_weights_3_0_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_3_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv1_weights_3_1_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_3_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv1_weights_3_2_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_3_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv1_weights_3_3_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_3_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv1_weights_3_4_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_3_4_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv1_weights_4_0_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_4_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv1_weights_4_1_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_4_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv1_weights_4_2_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_4_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv1_weights_4_3_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_4_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv1_weights_4_4_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_4_4_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv2_weights">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv2_biases">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="fc1_biases">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="fc1_weights">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_layer"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxpool_layer"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_6to16_layer"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxpool2_layer"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_layer"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer<400, 120>"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="fc1_out_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc1_out_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="flat_out_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_out_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="pool2_out_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pool2_out_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="conv2_out_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_out_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="pool1_out_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pool1_out_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="conv1_out_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_out_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="image_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_conv2d_layer_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="64" slack="0"/>
<pin id="174" dir="0" index="3" bw="64" slack="0"/>
<pin id="175" dir="0" index="4" bw="32" slack="0"/>
<pin id="176" dir="0" index="5" bw="32" slack="0"/>
<pin id="177" dir="0" index="6" bw="32" slack="0"/>
<pin id="178" dir="0" index="7" bw="32" slack="0"/>
<pin id="179" dir="0" index="8" bw="32" slack="0"/>
<pin id="180" dir="0" index="9" bw="32" slack="0"/>
<pin id="181" dir="0" index="10" bw="32" slack="0"/>
<pin id="182" dir="0" index="11" bw="32" slack="0"/>
<pin id="183" dir="0" index="12" bw="32" slack="0"/>
<pin id="184" dir="0" index="13" bw="32" slack="0"/>
<pin id="185" dir="0" index="14" bw="32" slack="0"/>
<pin id="186" dir="0" index="15" bw="32" slack="0"/>
<pin id="187" dir="0" index="16" bw="32" slack="0"/>
<pin id="188" dir="0" index="17" bw="32" slack="0"/>
<pin id="189" dir="0" index="18" bw="32" slack="0"/>
<pin id="190" dir="0" index="19" bw="32" slack="0"/>
<pin id="191" dir="0" index="20" bw="32" slack="0"/>
<pin id="192" dir="0" index="21" bw="32" slack="0"/>
<pin id="193" dir="0" index="22" bw="32" slack="0"/>
<pin id="194" dir="0" index="23" bw="32" slack="0"/>
<pin id="195" dir="0" index="24" bw="32" slack="0"/>
<pin id="196" dir="0" index="25" bw="32" slack="0"/>
<pin id="197" dir="0" index="26" bw="32" slack="0"/>
<pin id="198" dir="0" index="27" bw="32" slack="0"/>
<pin id="199" dir="0" index="28" bw="32" slack="0"/>
<pin id="200" dir="0" index="29" bw="32" slack="0"/>
<pin id="201" dir="1" index="30" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln62/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_maxpool_layer_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="64" slack="2"/>
<pin id="236" dir="0" index="3" bw="64" slack="2"/>
<pin id="237" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_maxpool2_layer_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="64" slack="6"/>
<pin id="244" dir="0" index="3" bw="64" slack="6"/>
<pin id="245" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_conv2d_6to16_layer_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="64" slack="4"/>
<pin id="252" dir="0" index="3" bw="64" slack="4"/>
<pin id="253" dir="0" index="4" bw="32" slack="0"/>
<pin id="254" dir="0" index="5" bw="32" slack="0"/>
<pin id="255" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fc_layer_400_120_s_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="64" slack="10"/>
<pin id="264" dir="0" index="3" bw="64" slack="10"/>
<pin id="265" dir="0" index="4" bw="32" slack="0"/>
<pin id="266" dir="0" index="5" bw="32" slack="0"/>
<pin id="267" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln77/11 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_flatten_layer_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="64" slack="8"/>
<pin id="276" dir="0" index="3" bw="64" slack="8"/>
<pin id="277" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln74/9 "/>
</bind>
</comp>

<comp id="280" class="1005" name="fc1_out_read_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="10"/>
<pin id="282" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="fc1_out_read "/>
</bind>
</comp>

<comp id="285" class="1005" name="flat_out_read_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="8"/>
<pin id="287" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="flat_out_read "/>
</bind>
</comp>

<comp id="291" class="1005" name="pool2_out_read_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="6"/>
<pin id="293" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="pool2_out_read "/>
</bind>
</comp>

<comp id="297" class="1005" name="conv2_out_read_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="4"/>
<pin id="299" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="conv2_out_read "/>
</bind>
</comp>

<comp id="303" class="1005" name="pool1_out_read_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="2"/>
<pin id="305" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="pool1_out_read "/>
</bind>
</comp>

<comp id="309" class="1005" name="conv1_out_read_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="1"/>
<pin id="311" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv1_out_read "/>
</bind>
</comp>

<comp id="315" class="1005" name="image_read_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="1"/>
<pin id="317" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="image_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="76" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="76" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="76" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="76" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="76" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="76" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="76" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="202"><net_src comp="78" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="204"><net_src comp="164" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="205"><net_src comp="158" pin="2"/><net_sink comp="170" pin=3"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="170" pin=5"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="170" pin=6"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="170" pin=7"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="170" pin=8"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="170" pin=9"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="170" pin=10"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="170" pin=11"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="170" pin=12"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="170" pin=13"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="170" pin=14"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="170" pin=15"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="170" pin=16"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="170" pin=17"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="170" pin=18"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="170" pin=19"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="170" pin=20"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="170" pin=21"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="170" pin=22"/></net>

<net id="225"><net_src comp="54" pin="0"/><net_sink comp="170" pin=23"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="170" pin=24"/></net>

<net id="227"><net_src comp="58" pin="0"/><net_sink comp="170" pin=25"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="170" pin=26"/></net>

<net id="229"><net_src comp="62" pin="0"/><net_sink comp="170" pin=27"/></net>

<net id="230"><net_src comp="64" pin="0"/><net_sink comp="170" pin=28"/></net>

<net id="231"><net_src comp="66" pin="0"/><net_sink comp="170" pin=29"/></net>

<net id="238"><net_src comp="80" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="246"><net_src comp="84" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="256"><net_src comp="82" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="68" pin="0"/><net_sink comp="248" pin=4"/></net>

<net id="259"><net_src comp="70" pin="0"/><net_sink comp="248" pin=5"/></net>

<net id="268"><net_src comp="88" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="72" pin="0"/><net_sink comp="260" pin=4"/></net>

<net id="271"><net_src comp="74" pin="0"/><net_sink comp="260" pin=5"/></net>

<net id="278"><net_src comp="86" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="0" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="128" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="260" pin=3"/></net>

<net id="288"><net_src comp="134" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="272" pin=3"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="294"><net_src comp="140" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="240" pin=3"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="300"><net_src comp="146" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="248" pin=3"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="306"><net_src comp="152" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="232" pin=3"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="312"><net_src comp="158" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="170" pin=3"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="318"><net_src comp="164" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="170" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {1 2 3 4 5 6 7 8 9 10 11 12 }
 - Input state : 
	Port: lenet_top : gmem | {1 2 3 4 5 6 7 8 9 10 11 12 }
	Port: lenet_top : image_r | {1 }
	Port: lenet_top : conv1_out | {1 }
	Port: lenet_top : pool1_out | {1 }
	Port: lenet_top : conv2_out | {1 }
	Port: lenet_top : pool2_out | {1 }
	Port: lenet_top : flat_out | {1 }
	Port: lenet_top : fc1_out | {1 }
	Port: lenet_top : conv1_biases | {1 2 }
	Port: lenet_top : conv1_weights_0_0_0 | {1 2 }
	Port: lenet_top : conv1_weights_0_1_0 | {1 2 }
	Port: lenet_top : conv1_weights_0_2_0 | {1 2 }
	Port: lenet_top : conv1_weights_0_3_0 | {1 2 }
	Port: lenet_top : conv1_weights_0_4_0 | {1 2 }
	Port: lenet_top : conv1_weights_1_0_0 | {1 2 }
	Port: lenet_top : conv1_weights_1_1_0 | {1 2 }
	Port: lenet_top : conv1_weights_1_2_0 | {1 2 }
	Port: lenet_top : conv1_weights_1_3_0 | {1 2 }
	Port: lenet_top : conv1_weights_1_4_0 | {1 2 }
	Port: lenet_top : conv1_weights_2_0_0 | {1 2 }
	Port: lenet_top : conv1_weights_2_1_0 | {1 2 }
	Port: lenet_top : conv1_weights_2_2_0 | {1 2 }
	Port: lenet_top : conv1_weights_2_3_0 | {1 2 }
	Port: lenet_top : conv1_weights_2_4_0 | {1 2 }
	Port: lenet_top : conv1_weights_3_0_0 | {1 2 }
	Port: lenet_top : conv1_weights_3_1_0 | {1 2 }
	Port: lenet_top : conv1_weights_3_2_0 | {1 2 }
	Port: lenet_top : conv1_weights_3_3_0 | {1 2 }
	Port: lenet_top : conv1_weights_3_4_0 | {1 2 }
	Port: lenet_top : conv1_weights_4_0_0 | {1 2 }
	Port: lenet_top : conv1_weights_4_1_0 | {1 2 }
	Port: lenet_top : conv1_weights_4_2_0 | {1 2 }
	Port: lenet_top : conv1_weights_4_3_0 | {1 2 }
	Port: lenet_top : conv1_weights_4_4_0 | {1 2 }
	Port: lenet_top : conv2_weights | {5 6 }
	Port: lenet_top : conv2_biases | {5 6 }
	Port: lenet_top : fc1_biases | {11 12 }
	Port: lenet_top : fc1_weights | {11 12 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |    grp_conv2d_layer_fu_170    |    9    | 152.732 |   7583  |   8771  |
|          |    grp_maxpool_layer_fu_232   |    4    | 16.1955 |   1509  |   1986  |
|   call   |   grp_maxpool2_layer_fu_240   |    0    |  9.028  |   1056  |   1998  |
|          | grp_conv2d_6to16_layer_fu_248 |    6    | 21.2737 |   1105  |   1735  |
|          | grp_fc_layer_400_120_s_fu_260 |    5    |  17.69  |   773   |   956   |
|          |    grp_flatten_layer_fu_272   |    0    |  5.307  |   115   |    46   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |    fc1_out_read_read_fu_128   |    0    |    0    |    0    |    0    |
|          |   flat_out_read_read_fu_134   |    0    |    0    |    0    |    0    |
|          |   pool2_out_read_read_fu_140  |    0    |    0    |    0    |    0    |
|   read   |   conv2_out_read_read_fu_146  |    0    |    0    |    0    |    0    |
|          |   pool1_out_read_read_fu_152  |    0    |    0    |    0    |    0    |
|          |   conv1_out_read_read_fu_158  |    0    |    0    |    0    |    0    |
|          |     image_read_read_fu_164    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    24   | 222.226 |  12141  |  15492  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |
+-------------------+--------+--------+--------+
|    conv1_biases   |    0   |   32   |    3   |
|conv1_weights_0_0_0|    0   |   32   |    3   |
|conv1_weights_0_1_0|    0   |   32   |    3   |
|conv1_weights_0_2_0|    0   |   32   |    3   |
|conv1_weights_0_3_0|    0   |   32   |    3   |
|conv1_weights_0_4_0|    0   |   32   |    3   |
|conv1_weights_1_0_0|    0   |   32   |    3   |
|conv1_weights_1_1_0|    0   |   32   |    3   |
|conv1_weights_1_2_0|    0   |   32   |    3   |
|conv1_weights_1_3_0|    0   |   32   |    3   |
|conv1_weights_1_4_0|    0   |   32   |    3   |
|conv1_weights_2_0_0|    0   |   32   |    3   |
|conv1_weights_2_1_0|    0   |   32   |    3   |
|conv1_weights_2_2_0|    0   |   32   |    3   |
|conv1_weights_2_3_0|    0   |   32   |    3   |
|conv1_weights_2_4_0|    0   |   32   |    3   |
|conv1_weights_3_0_0|    0   |   32   |    3   |
|conv1_weights_3_1_0|    0   |   32   |    3   |
|conv1_weights_3_2_0|    0   |   32   |    3   |
|conv1_weights_3_3_0|    0   |   32   |    3   |
|conv1_weights_3_4_0|    0   |   32   |    3   |
|conv1_weights_4_0_0|    0   |   32   |    3   |
|conv1_weights_4_1_0|    0   |   32   |    3   |
|conv1_weights_4_2_0|    0   |   32   |    3   |
|conv1_weights_4_3_0|    0   |   32   |    3   |
|conv1_weights_4_4_0|    0   |   32   |    3   |
|    conv2_biases   |    0   |   32   |    8   |
|   conv2_weights   |    8   |    0   |    0   |
|     fc1_biases    |    1   |    0   |    0   |
|    fc1_weights    |   128  |    0   |    0   |
+-------------------+--------+--------+--------+
|       Total       |   137  |   864  |   86   |
+-------------------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|conv1_out_read_reg_309|   64   |
|conv2_out_read_reg_297|   64   |
| fc1_out_read_reg_280 |   64   |
| flat_out_read_reg_285|   64   |
|  image_read_reg_315  |   64   |
|pool1_out_read_reg_303|   64   |
|pool2_out_read_reg_291|   64   |
+----------------------+--------+
|         Total        |   448  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
| grp_conv2d_layer_fu_170 |  p2  |   2  |  64  |   128  ||    9    |
| grp_conv2d_layer_fu_170 |  p3  |   2  |  64  |   128  ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   256  ||  3.538  ||    18   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   24   |   222  |  12141 |  15492 |
|   Memory  |   137  |    -   |    -   |   864  |   86   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   448  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   137  |   24   |   225  |  13453 |  15596 |
+-----------+--------+--------+--------+--------+--------+
