Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jun 20 10:41:31 2025
| Host         : yoga716wing running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_drc -file Mercury_XU5_PE1_drc_opted.rpt -pb Mercury_XU5_PE1_drc_opted.pb -rpx Mercury_XU5_PE1_drc_opted.rpx
| Design       : Mercury_XU5_PE1
| Device       : xczu2eg-sfvc784-1-i
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+-----------------------------------+------------+
| Rule      | Severity | Description                       | Violations |
+-----------+----------+-----------------------------------+------------+
| MIG-69    | Warning  | Invalid Constraint                | 1          |
| REQP-1853 | Warning  | BUFGCE_DIV_cascade_from_clock_buf | 1          |
| RPBF-3    | Warning  | IO port buffering is incomplete   | 2          |
+-----------+----------+-----------------------------------+------------+

2. REPORT DETAILS
-----------------
MIG-69#1 Warning
Invalid Constraint  
[Mercury_XU5_i/ddr4] The Memory IP reset port %ELG has an incompatible IO Standard LVCMOS18 selected. If a level shifter or similar is used to ensure compatibility, this DRC can be demoted. For more details please refer AR66800.
Related violations: <none>

REQP-1853#1 Warning
BUFGCE_DIV_cascade_from_clock_buf  
Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCE_DIV i_gmii2rgmii/i_rgmii_Div4 I pin is driven by another clock buffer Mercury_XU5_i/clk_wiz_0/inst/clkout4_buf.
Related violations: <none>

RPBF-3#1 Warning
IO port buffering is incomplete  
Device port IOD_D4_P expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#2 Warning
IO port buffering is incomplete  
Device port IOD_D5_N expects both input and output buffering but the buffers are incomplete.
Related violations: <none>


