<html xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="copyright" content="(C) Copyright 2005"/>
<meta name="DC.rights.owner" content="(C) Copyright 2005"/>
<meta name="DC.Type" content="reference"/>
<meta name="DC.Title" content="Project Settings - Simulation"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="concept_bqj_lqr_b5"/>
<link rel="stylesheet" type="text/css" href="../../commonltr.css"/>
<title>Project Settings - Simulation</title>
</head>
<body id="concept_bqj_lqr_b5">


    <h1 class="title topictitle1">Project Settings - Simulation</h1>

 <div class="body refbody">
     <div class="section">
  <p class="p">The Project Settings dialog box allows you to specify values for various settings used
                throughout the design flow. The settings are grouped according to the steps in the
                design flow, such as synthesis, simulation, and implementation. </p>

            <p class="p">The Simulation settings  let you specify the simulator, language preference, along
                with detailed simulator settings. </p>

  <ul class="ul" id="concept_bqj_lqr_b5__ul_azt_c5r_b5">
                <li class="li"><span Class="uicontrol">Target simulator</span>: Specifies the simulator to use for
                    simulation. Vivado<sup>®</sup> simulator is the default, but many
                    third-party simulators are also supported. See this <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug900-vivado-logic-simulation.pdf;a=xUsingThirdPartySimulators" target="_blank">link</a> in <cite class="cite">Vivado Design Suite User
                        Guide: Logic Simulation</cite> (UG900) for more information. </li>

                <li class="li"><span Class="uicontrol">Simulator language</span>: Specifies the simulator language
                    mode. The simulation model used for various IP in your design varies depending
                    on what language the IP supports. See this <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug900-vivado-logic-simulation.pdf;a=xUnderstandingTheSimulatorLanguageOption" target="_blank">link</a> in <cite class="cite">Vivado Design Suite User
                        Guide: Logic Simulation</cite> (UG900) for more information. </li>

                <li class="li"><span Class="uicontrol">Simulation set</span>: Specifies the simulation set the
                    simulation commands use by default.</li>

                <li class="li"><span Class="uicontrol">Simulation top module name</span>: Specifies an alternate top
                    module to use during simulation.</li>

                <li class="li"><span Class="uicontrol">Clean up simulation files</span>: Removes the entire simulation
                    directory and starts the next run with a clean directory.</li>

                <li class="li"><span Class="uicontrol">Compilation tab</span>: Defines and manages compiler directives,
                    which are stored as properties on the simulation fileset and used by the
                        <span Class="filepath">xvlog</span> and <span Class="filepath">xvhdl</span> utilities to
                    compile Verilog and VHDL source files for simulation. <ul class="ul" id="concept_bqj_lqr_b5__ul_fsm_lfk_w5">
                        <li class="li"><span Class="uicontrol">Verilog options</span>: Opens the Verilog Options dialog
                            box to specify <span Class="filepath">'include</span> and
                                <span Class="filepath">'define</span> values or set all identifiers to
                            uppercase.</li>

                        <li class="li"><span Class="uicontrol">Generics/Parameters options</span>: Opens the
                            Generics/Parameters dialog box to define VHDL generic values and Verilog
                            parameter values. </li>

                        <li class="li"><span Class="uicontrol">Properties</span>: Shows the compiler directive
                            properties that are stored on the simulation fileset. Select a property
                            in the table to display a description of the property. </li>

                    </ul>
<div Class="note_important"><span class="importanttitle">Important:</span> You can also define Verilog and Generics/Parameters
                        options from the <a class="xref" href="project_settings_general_dialog.html">Project Settings - General</a> dialog box. The general
                        settings apply to the design sources fileset (sources_1) and affect
                        synthesis but not simulation. </div>
</li>

                <li class="li"><span Class="uicontrol">Elaboration tab</span>: Defines and manages elaboration
                    directives, which are stored as properties on the simulation fileset and used by
                    the <span Class="filepath">xelab</span> utility for elaborating and generating a
                    simulation snapshot. Select a property in the table to display a description of
                    the property and edit the value. </li>

                <li class="li"><span Class="uicontrol">Simulation tab</span>: Defines and manages simulation
                    directives, which are stored as properties on the simulation fileset and used by
                    the <span Class="filepath">xsim</span> application for simulating the current project.
                    Select a property in the table to display a description of the property and edit
                    the value. </li>

                <li class="li"><span Class="uicontrol">Netlist tab</span>: Provides access to netlist configuration
                    options related to SDF annotation of the Verilog netlist and the process corner
                    captured by SDF delays. These options are stored as properties on the simulation
                    fileset and are used while writing the netlist for simulation. </li>

                <li class="li"><span Class="uicontrol">Advanced tab</span>: Includes all design sources for simulation.
                    Leave this option enabled. </li>

            </ul>

 </div>

  <div class="section"><h2 class="title sectiontitle">See Also</h2>
   
      <table cellpadding="4" cellspacing="0" summary="" id="concept_bqj_lqr_b5__simpletable_clj_v5r_b5" border="0" class="simpletable"><tr class="strow">
                    <td valign="top" class="stentry" width="4.761904761904762%"><img class="image" id="concept_bqj_lqr_b5__image_ifx_flv_c5" src="../../images/book_icon.png" alt="Icon"/></td>

                    <td valign="top" class="stentry" width="95.23809523809524%"><cite class="cite">Vivado Design Suite User Guide: Logic Simulation</cite> (UG900),
                            <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug900-vivado-logic-simulation.pdf;a=xUsingSimulationSettings" target="_blank">Using Simulation
                        Settings</a></td>

                </tr>
</table>

  </div>

 </div>


</body>
</html>