INFO: [VRFC 10-163] Analyzing VHDL file "U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
