{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 15:07:56 2019 " "Info: Processing started: Mon Dec 09 15:07:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw7 -c hw7 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hw7 -c hw7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv50k.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fdiv50k.v" { { "Info" "ISGN_ENTITY_NAME" "1 FDIV50K " "Info: Found entity 1: FDIV50K" {  } { { "FDIV50K.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50K.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fdiv10.v" { { "Info" "ISGN_ENTITY_NAME" "1 FDIV10 " "Info: Found entity 1: FDIV10" {  } { { "FDIV10.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV10.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ADctr.v(15) " "Warning (10268): Verilog HDL information at ADctr.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adctr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADctr " "Info: Found entity 1: ADctr" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addff8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file addff8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADdff8 " "Info: Found entity 1: ADdff8" {  } { { "ADdff8.v" "" { Text "C:/Users/USER/Desktop/hw7/ADdff8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dff8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dff8 " "Info: Found entity 1: Dff8" {  } { { "Dff8.v" "" { Text "C:/Users/USER/Desktop/hw7/Dff8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_7segenc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file _7segenc.v" { { "Info" "ISGN_ENTITY_NAME" "1 _7segENC " "Info: Found entity 1: _7segENC" {  } { { "_7segENC.v" "" { Text "C:/Users/USER/Desktop/hw7/_7segENC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv50_64k.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fdiv50_64k.v" { { "Info" "ISGN_ENTITY_NAME" "1 FDIV50_64K " "Info: Found entity 1: FDIV50_64K" {  } { { "FDIV50_64k.v" "" { Text "C:/Users/USER/Desktop/hw7/FDIV50_64k.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tpc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 TPC " "Info: Found entity 1: TPC" {  } { { "TPC.v" "" { Text "C:/Users/USER/Desktop/hw7/TPC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hw7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hw7 " "Info: Found entity 1: hw7" {  } { { "hw7.bdf" "" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw7 " "Info: Elaborating entity \"hw7\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADctr ADctr:inst4 " "Info: Elaborating entity \"ADctr\" for hierarchy \"ADctr:inst4\"" {  } { { "hw7.bdf" "inst4" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 176 424 584 320 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "xen ADctr.v(25) " "Warning (10235): Verilog HDL Always Construct warning at ADctr.v(25): variable \"xen\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yen ADctr.v(27) " "Warning (10235): Verilog HDL Always Construct warning at ADctr.v(27): variable \"yen\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADctr ADctr.v(15) " "Warning (10240): Verilog HDL Always Construct warning at ADctr.v(15): inferring latch(es) for variable \"ADctr\", which holds its previous value in one or more paths through the always construct" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr ADctr.v(15) " "Warning (10240): Verilog HDL Always Construct warning at ADctr.v(15): inferring latch(es) for variable \"addr\", which holds its previous value in one or more paths through the always construct" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] ADctr.v(15) " "Info (10041): Inferred latch for \"addr\[0\]\" at ADctr.v(15)" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] ADctr.v(15) " "Info (10041): Inferred latch for \"addr\[1\]\" at ADctr.v(15)" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADctr\[0\] ADctr.v(15) " "Info (10041): Inferred latch for \"ADctr\[0\]\" at ADctr.v(15)" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADctr\[1\] ADctr.v(15) " "Info (10041): Inferred latch for \"ADctr\[1\]\" at ADctr.v(15)" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADctr\[2\] ADctr.v(15) " "Info (10041): Inferred latch for \"ADctr\[2\]\" at ADctr.v(15)" {  } { { "ADctr.v" "" { Text "C:/Users/USER/Desktop/hw7/ADctr.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDIV50K FDIV50K:inst3 " "Info: Elaborating entity \"FDIV50K\" for hierarchy \"FDIV50K:inst3\"" {  } { { "hw7.bdf" "inst3" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 360 136 264 440 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TPC TPC:inst " "Info: Elaborating entity \"TPC\" for hierarchy \"TPC:inst\"" {  } { { "hw7.bdf" "inst" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 176 -112 16 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDIV50_64K FDIV50_64K:inst2 " "Info: Elaborating entity \"FDIV50_64K\" for hierarchy \"FDIV50_64K:inst2\"" {  } { { "hw7.bdf" "inst2" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 360 312 440 440 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_7segENC _7segENC:inst10 " "Info: Elaborating entity \"_7segENC\" for hierarchy \"_7segENC:inst10\"" {  } { { "hw7.bdf" "inst10" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 16 1488 1664 96 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dff8 Dff8:inst7 " "Info: Elaborating entity \"Dff8\" for hierarchy \"Dff8:inst7\"" {  } { { "hw7.bdf" "inst7" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 72 1240 1408 152 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDIV10 FDIV10:inst19 " "Info: Elaborating entity \"FDIV10\" for hierarchy \"FDIV10:inst19\"" {  } { { "hw7.bdf" "inst19" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 448 312 440 528 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADdff8 ADdff8:inst1 " "Info: Elaborating entity \"ADdff8\" for hierarchy \"ADdff8:inst1\"" {  } { { "hw7.bdf" "inst1" { Schematic "C:/Users/USER/Desktop/hw7/hw7.bdf" { { 88 1024 1192 200 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TPC:inst\|cs~2 " "Info: Register \"TPC:inst\|cs~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TPC:inst\|cs~3 " "Info: Register \"TPC:inst\|cs~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "TPC:inst\|cs~4 " "Info: Register \"TPC:inst\|cs~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ADctr:inst4\|cs~2 " "Info: Register \"ADctr:inst4\|cs~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ADctr:inst4\|cs~3 " "Info: Register \"ADctr:inst4\|cs~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ADctr:inst4\|cs~4 " "Info: Register \"ADctr:inst4\|cs~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/Desktop/hw7/output_files/hw7.map.smsg " "Info: Generated suppressed messages file C:/Users/USER/Desktop/hw7/output_files/hw7.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "320 " "Info: Implemented 320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Info: Implemented 51 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "258 " "Info: Implemented 258 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 15:07:57 2019 " "Info: Processing ended: Mon Dec 09 15:07:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
