Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 02:40:33 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: dim_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_73 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  dim_reg[1]/CK (DFFR_X1)                0.0000     0.0000 r
  dim_reg[1]/Q (DFFR_X1)                 0.7420     0.7420 f
  U701/Z (MUX2_X1)                       0.6009     1.3429 f
  U1061/ZN (AOI21_X1)                    0.2652     1.6081 r
  U1060/ZN (NOR3_X2)                     0.1359     1.7440 f
  U721/ZN (INV_X4)                       0.0931     1.8371 r
  U720/ZN (NOR3_X2)                      0.0524     1.8895 f
  R_73/D (DFFS_X2)                       0.0000     1.8895 f
  data arrival time                                 1.8895

  clock clk (rise edge)                  2.4400     2.4400
  clock network delay (ideal)            0.0000     2.4400
  clock uncertainty                     -0.0500     2.3900
  R_73/CK (DFFS_X2)                      0.0000     2.3900 r
  library setup time                    -0.4925     1.8975
  data required time                                1.8975
  -----------------------------------------------------------
  data required time                                1.8975
  data arrival time                                -1.8895
  -----------------------------------------------------------
  slack (MET)                                       0.0081


1
