#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c4bc578770 .scope module, "top_testbench" "top_testbench" 2 1;
 .timescale 0 0;
v000001c4bc7ff3d0_0 .var "clk", 0 0;
v000001c4bc7fe390_0 .net "led_green", 0 0, v000001c4bc7ffa10_0;  1 drivers
S_000001c4bc796370 .scope module, "dut" "top" 2 8, 3 1 0, S_000001c4bc578770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "led_green";
v000001c4bc7ff1f0_0 .net "clk", 0 0, v000001c4bc7ff3d0_0;  1 drivers
v000001c4bc7ffa10_0 .var "led_green", 0 0;
v000001c4bc7ffd30_0 .net "resetn", 0 0, L_000001c4bc7fe2f0;  1 drivers
v000001c4bc7ff150_0 .var "rststate", 3 0;
o000001c4bc79b4b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c4bc7fe110_0 .net "toggle_value", 31 0, o000001c4bc79b4b8;  0 drivers
L_000001c4bc7fe2f0 .reduce/and v000001c4bc7ff150_0;
S_000001c4bc796500 .scope module, "rvmulti" "riscv_multi" 3 33, 4 1 0, S_000001c4bc796370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /OUTPUT 32 "toggle_value";
v000001c4bc7f8c30_0 .net "ALUControl", 2 0, v000001c4bc774b90_0;  1 drivers
v000001c4bc7f8370_0 .net "ALUSrcA", 1 0, v000001c4bc774a50_0;  1 drivers
v000001c4bc7f8410_0 .net "ALUSrcB", 1 0, v000001c4bc7751d0_0;  1 drivers
v000001c4bc7f8af0_0 .net "AdrSrc", 0 0, v000001c4bc773a10_0;  1 drivers
v000001c4bc7f8b90_0 .net "IRWrite", 0 0, v000001c4bc774af0_0;  1 drivers
v000001c4bc7f8cd0_0 .net "ImmSrc", 2 0, v000001c4bc775270_0;  1 drivers
v000001c4bc7f8d70_0 .net "MemWrite", 0 0, v000001c4bc774c30_0;  1 drivers
v000001c4bc7ff5b0_0 .net "PC", 31 0, v000001c4bc7f2050_0;  1 drivers
v000001c4bc7fdf30_0 .net "PCWrite", 0 0, v000001c4bc76d410_0;  1 drivers
v000001c4bc7ff290_0 .net "ReadData", 31 0, v000001c4bc7f0e30_0;  1 drivers
v000001c4bc7fea70_0 .net "RegWrite", 0 0, v000001c4bc76d550_0;  1 drivers
v000001c4bc7fdfd0_0 .net "ResultSrc", 1 0, v000001c4bc76d690_0;  1 drivers
v000001c4bc7fe1b0_0 .net "Zero", 0 0, v000001c4bc7ef5d0_0;  1 drivers
v000001c4bc7fec50_0 .net "clk", 0 0, v000001c4bc7ff3d0_0;  alias, 1 drivers
v000001c4bc7fe610_0 .net "funct3", 2 0, L_000001c4bc7ff470;  1 drivers
v000001c4bc7fe070_0 .net "funct7", 6 0, L_000001c4bc7ffc90;  1 drivers
v000001c4bc7fe250_0 .net "funct7b5", 30 0, L_000001c4bc7feb10;  1 drivers
v000001c4bc7fecf0_0 .net "oldOp", 6 0, L_000001c4bc7ff8d0;  1 drivers
v000001c4bc7ff330_0 .net "op", 6 0, L_000001c4bc7fe430;  1 drivers
v000001c4bc7fee30_0 .net "resetn", 0 0, L_000001c4bc7fe2f0;  alias, 1 drivers
v000001c4bc7ff0b0_0 .net "toggle_value", 31 0, o000001c4bc79b4b8;  alias, 0 drivers
S_000001c4bc5863f0 .scope module, "ctr" "controller" 4 31, 5 7 0, S_000001c4bc796500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 7 "oldOp";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /INPUT 31 "funct7b5";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /INPUT 1 "Zero";
    .port_info 8 /INPUT 32 "PC";
    .port_info 9 /INPUT 32 "ReadData";
    .port_info 10 /OUTPUT 1 "PCWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 1 "MemWrite";
    .port_info 13 /OUTPUT 1 "IRWrite";
    .port_info 14 /OUTPUT 2 "ResultSrc";
    .port_info 15 /OUTPUT 3 "ALUControl";
    .port_info 16 /OUTPUT 2 "ALUSrcB";
    .port_info 17 /OUTPUT 2 "ALUSrcA";
    .port_info 18 /OUTPUT 3 "ImmSrc";
    .port_info 19 /OUTPUT 1 "RegWrite";
P_000001c4bc586fb0 .param/l "ALUWriteBackState" 0 5 470, C4<01001>;
P_000001c4bc586fe8 .param/l "BEQState" 0 5 473, C4<01100>;
P_000001c4bc587020 .param/l "BRANCH_TAKEN_CHECK" 0 5 474, C4<01101>;
P_000001c4bc587058 .param/l "DecodeState" 0 5 464, C4<00011>;
P_000001c4bc587090 .param/l "ErrorState" 0 5 476, C4<01111>;
P_000001c4bc5870c8 .param/l "ExecuteIState" 0 5 471, C4<01010>;
P_000001c4bc587100 .param/l "ExecuteRState" 0 5 469, C4<01000>;
P_000001c4bc587138 .param/l "FetchState_1" 0 5 462, C4<00001>;
P_000001c4bc587170 .param/l "FetchState_2" 0 5 463, C4<00010>;
P_000001c4bc5871a8 .param/l "JALState" 0 5 472, C4<01011>;
P_000001c4bc5871e0 .param/l "LUI_STATE" 0 5 475, C4<01110>;
P_000001c4bc587218 .param/l "MemAddrState" 0 5 465, C4<00100>;
P_000001c4bc587250 .param/l "MemReadState" 0 5 466, C4<00101>;
P_000001c4bc587288 .param/l "MemWBState" 0 5 467, C4<00110>;
P_000001c4bc5872c0 .param/l "MemWriteState" 0 5 468, C4<00111>;
P_000001c4bc5872f8 .param/l "ResetState" 0 5 461, C4<00000>;
v000001c4bc774b90_0 .var "ALUControl", 2 0;
v000001c4bc774a50_0 .var "ALUSrcA", 1 0;
v000001c4bc7751d0_0 .var "ALUSrcB", 1 0;
v000001c4bc773a10_0 .var "AdrSrc", 0 0;
v000001c4bc774af0_0 .var "IRWrite", 0 0;
v000001c4bc775270_0 .var "ImmSrc", 2 0;
v000001c4bc774c30_0 .var "MemWrite", 0 0;
v000001c4bc76d2d0_0 .net "PC", 31 0, v000001c4bc7f2050_0;  alias, 1 drivers
v000001c4bc76d410_0 .var "PCWrite", 0 0;
v000001c4bc76d4b0_0 .net "ReadData", 31 0, v000001c4bc7f0e30_0;  alias, 1 drivers
v000001c4bc76d550_0 .var "RegWrite", 0 0;
v000001c4bc76d690_0 .var "ResultSrc", 1 0;
v000001c4bc76c830_0 .net "Zero", 0 0, v000001c4bc7ef5d0_0;  alias, 1 drivers
v000001c4bc7efa30_0 .net "clk", 0 0, v000001c4bc7ff3d0_0;  alias, 1 drivers
v000001c4bc7ef7b0_0 .var "current_state", 4 0;
v000001c4bc7ee130_0 .net "funct3", 2 0, L_000001c4bc7ff470;  alias, 1 drivers
v000001c4bc7ee1d0_0 .net "funct7", 6 0, L_000001c4bc7ffc90;  alias, 1 drivers
v000001c4bc7ef850_0 .net "funct7b5", 30 0, L_000001c4bc7feb10;  alias, 1 drivers
v000001c4bc7eef90_0 .var "next_state", 4 0;
v000001c4bc7eeb30_0 .net "oldOp", 6 0, L_000001c4bc7ff8d0;  alias, 1 drivers
v000001c4bc7ee810_0 .net "op", 6 0, L_000001c4bc7fe430;  alias, 1 drivers
v000001c4bc7ee8b0_0 .net "resetn", 0 0, L_000001c4bc7fe2f0;  alias, 1 drivers
E_000001c4bc7812b0 .event anyedge, v000001c4bc7ee8b0_0, v000001c4bc7ef7b0_0;
E_000001c4bc7816f0 .event anyedge, v000001c4bc7ef7b0_0;
E_000001c4bc7814b0/0 .event negedge, v000001c4bc7ee8b0_0;
E_000001c4bc7814b0/1 .event posedge, v000001c4bc7efa30_0;
E_000001c4bc7814b0 .event/or E_000001c4bc7814b0/0, E_000001c4bc7814b0/1;
S_000001c4bc586580 .scope function.vec4.s3, "decodeAluOp" "decodeAluOp" 5 37, 5 37 0, S_000001c4bc5863f0;
 .timescale 0 0;
; Variable decodeAluOp is vec4 return value of scope S_000001c4bc586580
v000001c4bc774870_0 .var "funct3", 2 0;
v000001c4bc775630_0 .var "funct7", 6 0;
v000001c4bc775590_0 .var "opcode", 6 0;
TD_top_testbench.dut.rvmulti.ctr.decodeAluOp ;
    %vpi_call 5 39 "$display", "decodeAluOp() op: %b, funct3: %b, funct7: %b", v000001c4bc7ee810_0, v000001c4bc774870_0, v000001c4bc775630_0 {0 0 0};
    %load/vec4 v000001c4bc775590_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %vpi_call 5 221 "$display", "[ALU_DEC] default" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.6;
T_0.0 ;
    %vpi_call 5 46 "$display", "[ALU_DEC] lui" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v000001c4bc774870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %jmp T_0.15;
T_0.7 ;
    %vpi_call 5 59 "$display", "[ALU_DEC] addi" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.15;
T_0.8 ;
    %vpi_call 5 66 "$display", "[ALU_DEC] slti" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.15;
T_0.9 ;
    %jmp T_0.15;
T_0.10 ;
    %vpi_call 5 78 "$display", "[ALU_DEC] xori" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.15;
T_0.11 ;
    %vpi_call 5 85 "$display", "[ALU_DEC] ori" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.15;
T_0.12 ;
    %vpi_call 5 92 "$display", "[ALU_DEC] andi" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.15;
T_0.13 ;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v000001c4bc775630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %jmp T_0.18;
T_0.16 ;
    %jmp T_0.18;
T_0.17 ;
    %jmp T_0.18;
T_0.18 ;
    %pop/vec4 1;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v000001c4bc774870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %jmp T_0.27;
T_0.19 ;
    %load/vec4 v000001c4bc775630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %jmp T_0.30;
T_0.28 ;
    %vpi_call 5 134 "$display", "[ALU_DEC] add" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.30;
T_0.29 ;
    %vpi_call 5 141 "$display", "[ALU_DEC] sub" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.30;
T_0.30 ;
    %pop/vec4 1;
    %jmp T_0.27;
T_0.20 ;
    %jmp T_0.27;
T_0.21 ;
    %vpi_call 5 157 "$display", "[ALU_DEC] slt" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.27;
T_0.22 ;
    %jmp T_0.27;
T_0.23 ;
    %jmp T_0.27;
T_0.24 ;
    %load/vec4 v000001c4bc775630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %jmp T_0.33;
T_0.31 ;
    %jmp T_0.33;
T_0.32 ;
    %jmp T_0.33;
T_0.33 ;
    %pop/vec4 1;
    %jmp T_0.27;
T_0.25 ;
    %vpi_call 5 193 "$display", "[ALU_DEC] or" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.27;
T_0.26 ;
    %vpi_call 5 200 "$display", "[ALU_DEC] and" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.3 ;
    %vpi_call 5 209 "$display", "[ALU_DEC] jal jal jal jal jal jal" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.6;
T_0.4 ;
    %vpi_call 5 215 "$display", "[ALU_DEC] beq beq beq beq beq beq" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeAluOp (store_vec4_to_lval)
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %end;
S_000001c4bc5aad30 .scope function.vec4.s3, "decodeImmSrc" "decodeImmSrc" 5 229, 5 229 0, S_000001c4bc5863f0;
 .timescale 0 0;
; Variable decodeImmSrc is vec4 return value of scope S_000001c4bc5aad30
v000001c4bc7740f0_0 .var "funct3", 2 0;
v000001c4bc774ff0_0 .var "funct7", 6 0;
v000001c4bc775130_0 .var "opcode", 6 0;
TD_top_testbench.dut.rvmulti.ctr.decodeImmSrc ;
    %vpi_call 5 231 "$display", "decodeImmSrc() op: %b, funct3: %b, funct7: %b", v000001c4bc7ee810_0, v000001c4bc7740f0_0, v000001c4bc774ff0_0 {0 0 0};
    %load/vec4 v000001c4bc775130_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.37, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %vpi_call 5 424 "$display", "[decodeImmSrc] default" {0 0 0};
    %pushi/vec4 3, 3, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.40;
T_1.34 ;
    %vpi_call 5 239 "$display", "[decodeImmSrc] lui" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.40;
T_1.35 ;
    %load/vec4 v000001c4bc7740f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %jmp T_1.49;
T_1.41 ;
    %vpi_call 5 251 "$display", "[decodeImmSrc] addi" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.49;
T_1.42 ;
    %vpi_call 5 258 "$display", "[decodeImmSrc] slti" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.49;
T_1.43 ;
    %jmp T_1.49;
T_1.44 ;
    %vpi_call 5 271 "$display", "[decodeImmSrc] xori" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.49;
T_1.45 ;
    %vpi_call 5 278 "$display", "[decodeImmSrc] ori" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.49;
T_1.46 ;
    %vpi_call 5 285 "$display", "[decodeImmSrc] andi" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.49;
T_1.47 ;
    %jmp T_1.49;
T_1.48 ;
    %load/vec4 v000001c4bc774ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.51, 6;
    %jmp T_1.52;
T_1.50 ;
    %vpi_call 5 302 "$display", "[decodeImmSrc] srli" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.52;
T_1.51 ;
    %vpi_call 5 309 "$display", "[decodeImmSrc] srai" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.52;
T_1.52 ;
    %pop/vec4 1;
    %jmp T_1.49;
T_1.49 ;
    %pop/vec4 1;
    %jmp T_1.40;
T_1.36 ;
    %load/vec4 v000001c4bc7740f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.55, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.56, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.57, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.58, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.59, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.60, 6;
    %jmp T_1.61;
T_1.53 ;
    %load/vec4 v000001c4bc774ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.62, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.63, 6;
    %jmp T_1.64;
T_1.62 ;
    %vpi_call 5 332 "$display", "[decodeImmSrc] add" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.64;
T_1.63 ;
    %vpi_call 5 339 "$display", "[decodeImmSrc] sub" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.64;
T_1.64 ;
    %pop/vec4 1;
    %jmp T_1.61;
T_1.54 ;
    %jmp T_1.61;
T_1.55 ;
    %vpi_call 5 356 "$display", "[decodeImmSrc] slt" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.61;
T_1.56 ;
    %jmp T_1.61;
T_1.57 ;
    %jmp T_1.61;
T_1.58 ;
    %load/vec4 v000001c4bc774ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.65, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_1.66, 6;
    %jmp T_1.67;
T_1.65 ;
    %jmp T_1.67;
T_1.66 ;
    %jmp T_1.67;
T_1.67 ;
    %pop/vec4 1;
    %jmp T_1.61;
T_1.59 ;
    %vpi_call 5 396 "$display", "[decodeImmSrc] or" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.61;
T_1.60 ;
    %vpi_call 5 403 "$display", "[decodeImmSrc] and" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.61;
T_1.61 ;
    %pop/vec4 1;
    %jmp T_1.40;
T_1.37 ;
    %vpi_call 5 412 "$display", "[decodeImmSrc] jal jal jal jal jal jal" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.40;
T_1.38 ;
    %vpi_call 5 418 "$display", "[decodeImmSrc] beq beq beq beq beq beq" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decodeImmSrc (store_vec4_to_lval)
    %jmp T_1.40;
T_1.40 ;
    %pop/vec4 1;
    %end;
S_000001c4bc5aaec0 .scope function.vec4.s8, "sum" "sum" 5 432, 5 432 0, S_000001c4bc5863f0;
 .timescale 0 0;
v000001c4bc7747d0_0 .var "a", 7 0;
v000001c4bc774230_0 .var "b", 7 0;
; Variable sum is vec4 return value of scope S_000001c4bc5aaec0
TD_top_testbench.dut.rvmulti.ctr.sum ;
    %load/vec4 v000001c4bc7747d0_0;
    %load/vec4 v000001c4bc774230_0;
    %add;
    %ret/vec4 0, 0, 8;  Assign to sum (store_vec4_to_lval)
    %end;
S_000001c4bc6182c0 .scope module, "dp" "datapath" 4 62, 6 1 0, S_000001c4bc796500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /OUTPUT 7 "op";
    .port_info 3 /OUTPUT 7 "oldOp";
    .port_info 4 /OUTPUT 3 "funct3";
    .port_info 5 /OUTPUT 31 "funct7b5";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 1 "Zero";
    .port_info 8 /OUTPUT 32 "PC";
    .port_info 9 /OUTPUT 32 "ReadData";
    .port_info 10 /INPUT 1 "PCWrite";
    .port_info 11 /INPUT 1 "AdrSrc";
    .port_info 12 /INPUT 1 "MemWrite";
    .port_info 13 /INPUT 1 "IRWrite";
    .port_info 14 /INPUT 2 "ResultSrc";
    .port_info 15 /INPUT 3 "ALUControl";
    .port_info 16 /INPUT 2 "ALUSrcB";
    .port_info 17 /INPUT 2 "ALUSrcA";
    .port_info 18 /INPUT 3 "ImmSrc";
    .port_info 19 /INPUT 1 "RegWrite";
    .port_info 20 /OUTPUT 32 "toggle_value";
v000001c4bc7f9590_0 .net "ALUControl", 2 0, v000001c4bc774b90_0;  alias, 1 drivers
v000001c4bc7f87d0_0 .net "ALUOut", 31 0, v000001c4bc7edf50_0;  1 drivers
v000001c4bc7f9810_0 .net "ALUResult", 31 0, v000001c4bc7ef490_0;  1 drivers
v000001c4bc7f8050_0 .net "ALUSrcA", 1 0, v000001c4bc774a50_0;  alias, 1 drivers
v000001c4bc7f9310_0 .net "ALUSrcB", 1 0, v000001c4bc7751d0_0;  alias, 1 drivers
v000001c4bc7f9d10_0 .net "AdrSrc", 0 0, v000001c4bc773a10_0;  alias, 1 drivers
v000001c4bc7f96d0_0 .net "IRWrite", 0 0, v000001c4bc774af0_0;  alias, 1 drivers
v000001c4bc7f8690_0 .net "ImmExt", 31 0, v000001c4bc7f1e70_0;  1 drivers
v000001c4bc7f9950_0 .net "ImmSrc", 2 0, v000001c4bc775270_0;  alias, 1 drivers
v000001c4bc7f89b0_0 .net "Instr", 31 0, v000001c4bc7ef210_0;  1 drivers
v000001c4bc7f8550_0 .net "MemWrite", 0 0, v000001c4bc774c30_0;  alias, 1 drivers
v000001c4bc7f91d0_0 .net "OldPC", 31 0, v000001c4bc7ef0d0_0;  1 drivers
v000001c4bc7f99f0_0 .net "PC", 31 0, v000001c4bc7f2050_0;  alias, 1 drivers
v000001c4bc7f9a90_0 .net "PCWrite", 0 0, v000001c4bc76d410_0;  alias, 1 drivers
v000001c4bc7f9270_0 .net "RD1", 31 0, L_000001c4bc7fe9d0;  1 drivers
v000001c4bc7f8eb0_0 .net "RD2", 31 0, L_000001c4bc7ff510;  1 drivers
v000001c4bc7f8190_0 .net "ReadData", 31 0, v000001c4bc7f0e30_0;  alias, 1 drivers
v000001c4bc7f80f0_0 .net "RegWrite", 0 0, v000001c4bc76d550_0;  alias, 1 drivers
v000001c4bc7f84b0_0 .net "Result", 31 0, v000001c4bc7f1a10_0;  1 drivers
v000001c4bc7f9090_0 .net "ResultSrc", 1 0, v000001c4bc76d690_0;  alias, 1 drivers
v000001c4bc7f9450_0 .net "SrcA", 31 0, v000001c4bc7f93b0_0;  1 drivers
v000001c4bc7f9b30_0 .net "SrcB", 31 0, v000001c4bc7f8ff0_0;  1 drivers
v000001c4bc7f8f50_0 .net "WriteData", 31 0, v000001c4bc7eea90_0;  1 drivers
v000001c4bc7f9130_0 .net "Zero", 0 0, v000001c4bc7ef5d0_0;  alias, 1 drivers
v000001c4bc7f94f0_0 .net "adr", 31 0, L_000001c4bc7ff010;  1 drivers
v000001c4bc7f7e70_0 .net "clk", 0 0, v000001c4bc7ff3d0_0;  alias, 1 drivers
v000001c4bc7f82d0_0 .net "data", 31 0, v000001c4bc7efcb0_0;  1 drivers
v000001c4bc7f9bd0_0 .net "funct3", 2 0, L_000001c4bc7ff470;  alias, 1 drivers
v000001c4bc7f8a50_0 .net "funct7", 6 0, L_000001c4bc7ffc90;  alias, 1 drivers
v000001c4bc7f8730_0 .net "funct7b5", 30 0, L_000001c4bc7feb10;  alias, 1 drivers
v000001c4bc7f9c70_0 .net "oldOp", 6 0, L_000001c4bc7ff8d0;  alias, 1 drivers
v000001c4bc7f7f10_0 .net "op", 6 0, L_000001c4bc7fe430;  alias, 1 drivers
v000001c4bc7f8870_0 .net "register_output_A", 31 0, v000001c4bc7ede10_0;  1 drivers
v000001c4bc7f7fb0_0 .net "resetn", 0 0, L_000001c4bc7fe2f0;  alias, 1 drivers
v000001c4bc7f8910_0 .net "toggle_value", 31 0, o000001c4bc79b4b8;  alias, 0 drivers
E_000001c4bc780870 .event posedge, v000001c4bc774c30_0;
L_000001c4bc7fe430 .part v000001c4bc7f0e30_0, 0, 7;
L_000001c4bc7ff470 .part v000001c4bc7f0e30_0, 12, 3;
L_000001c4bc7feb10 .part v000001c4bc7f0e30_0, 0, 31;
L_000001c4bc7ffc90 .part v000001c4bc7f0e30_0, 25, 7;
L_000001c4bc7ff8d0 .part v000001c4bc7ef210_0, 0, 7;
L_000001c4bc7ffab0 .part v000001c4bc7ef210_0, 15, 5;
L_000001c4bc7fe930 .part v000001c4bc7ef210_0, 20, 5;
L_000001c4bc7feed0 .part v000001c4bc7ef210_0, 7, 5;
L_000001c4bc7fef70 .part v000001c4bc7ef210_0, 7, 25;
S_000001c4bc618450 .scope module, "DataFF" "flopr" 6 97, 7 4 0, S_000001c4bc6182c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000001c4bc781330 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v000001c4bc7ef030_0 .net "clk", 0 0, v000001c4bc7ff3d0_0;  alias, 1 drivers
v000001c4bc7ee450_0 .net "d", 31 0, v000001c4bc7f0e30_0;  alias, 1 drivers
L_000001c4bc7fff30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c4bc7ee590_0 .net "id", 2 0, L_000001c4bc7fff30;  1 drivers
v000001c4bc7efcb0_0 .var "q", 31 0;
v000001c4bc7ee6d0_0 .net "resetn", 0 0, L_000001c4bc7fe2f0;  alias, 1 drivers
S_000001c4bc5fdb30 .scope module, "Data_RD1" "flopr" 6 134, 7 4 0, S_000001c4bc6182c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000001c4bc7808f0 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v000001c4bc7ee270_0 .net "clk", 0 0, v000001c4bc7ff3d0_0;  alias, 1 drivers
v000001c4bc7ee950_0 .net "d", 31 0, L_000001c4bc7fe9d0;  alias, 1 drivers
L_000001c4bc8001b8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001c4bc7ee9f0_0 .net "id", 2 0, L_000001c4bc8001b8;  1 drivers
v000001c4bc7ede10_0 .var "q", 31 0;
v000001c4bc7edeb0_0 .net "resetn", 0 0, L_000001c4bc7fe2f0;  alias, 1 drivers
S_000001c4bc5fdcc0 .scope module, "Data_RD2" "flopr" 6 135, 7 4 0, S_000001c4bc6182c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000001c4bc781370 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v000001c4bc7efc10_0 .net "clk", 0 0, v000001c4bc7ff3d0_0;  alias, 1 drivers
v000001c4bc7ee4f0_0 .net "d", 31 0, L_000001c4bc7ff510;  alias, 1 drivers
L_000001c4bc800200 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001c4bc7eeef0_0 .net "id", 2 0, L_000001c4bc800200;  1 drivers
v000001c4bc7eea90_0 .var "q", 31 0;
v000001c4bc7eedb0_0 .net "resetn", 0 0, L_000001c4bc7fe2f0;  alias, 1 drivers
S_000001c4bc5fb620 .scope module, "InstrFF" "flopenr" 6 94, 8 2 0, S_000001c4bc6182c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_000001c4bc7807f0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c4bc7eec70_0 .net "clk", 0 0, v000001c4bc7ff3d0_0;  alias, 1 drivers
v000001c4bc7ef8f0_0 .net "d", 31 0, v000001c4bc7f0e30_0;  alias, 1 drivers
v000001c4bc7efad0_0 .net "en", 0 0, v000001c4bc774af0_0;  alias, 1 drivers
L_000001c4bc7ffee8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001c4bc7eebd0_0 .net "id", 2 0, L_000001c4bc7ffee8;  1 drivers
v000001c4bc7ef210_0 .var "q", 31 0;
v000001c4bc7eed10_0 .net "resetn", 0 0, L_000001c4bc7fe2f0;  alias, 1 drivers
S_000001c4bc5fb7b0 .scope module, "OldPCFF" "flopenr" 6 79, 8 2 0, S_000001c4bc6182c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_000001c4bc7808b0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c4bc7ef2b0_0 .net "clk", 0 0, v000001c4bc7ff3d0_0;  alias, 1 drivers
v000001c4bc7eee50_0 .net "d", 31 0, v000001c4bc7f2050_0;  alias, 1 drivers
v000001c4bc7edff0_0 .net "en", 0 0, v000001c4bc774af0_0;  alias, 1 drivers
L_000001c4bc7ffe58 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001c4bc7ee310_0 .net "id", 2 0, L_000001c4bc7ffe58;  1 drivers
v000001c4bc7ef0d0_0 .var "q", 31 0;
v000001c4bc7ef3f0_0 .net "resetn", 0 0, L_000001c4bc7fe2f0;  alias, 1 drivers
S_000001c4bc5fb0f0 .scope module, "addrmux" "mux2" 6 87, 9 1 0, S_000001c4bc6182c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001c4bc780db0 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v000001c4bc7ee3b0_0 .net "d0", 31 0, v000001c4bc7f2050_0;  alias, 1 drivers
v000001c4bc7ee770_0 .net "d1", 31 0, v000001c4bc7f1a10_0;  alias, 1 drivers
v000001c4bc7ef170_0 .net "s", 0 0, v000001c4bc773a10_0;  alias, 1 drivers
v000001c4bc7ef350_0 .net "y", 31 0, L_000001c4bc7ff010;  alias, 1 drivers
L_000001c4bc7ff010 .functor MUXZ 32, v000001c4bc7f2050_0, v000001c4bc7f1a10_0, v000001c4bc773a10_0, C4<>;
S_000001c4bc5fb280 .scope module, "alu" "alu" 6 153, 10 3 0, S_000001c4bc6182c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Z";
P_000001c4bc780e30 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
v000001c4bc7efb70_0 .net "ALUControl", 2 0, v000001c4bc774b90_0;  alias, 1 drivers
v000001c4bc7ef490_0 .var "ALUResult", 31 0;
v000001c4bc7ef5d0_0 .var "Z", 0 0;
v000001c4bc7ef990_0 .net "a_in", 31 0, v000001c4bc7f93b0_0;  alias, 1 drivers
v000001c4bc7ee090_0 .net "b_in", 31 0, v000001c4bc7f8ff0_0;  alias, 1 drivers
E_000001c4bc780af0 .event anyedge, v000001c4bc774b90_0, v000001c4bc7ee090_0, v000001c4bc7ef990_0;
S_000001c4bc5a7b30 .scope module, "aluResult" "flopr" 6 155, 7 4 0, S_000001c4bc6182c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000001c4bc780df0 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v000001c4bc7ef530_0 .net "clk", 0 0, v000001c4bc7ff3d0_0;  alias, 1 drivers
v000001c4bc7ef670_0 .net "d", 31 0, v000001c4bc7ef490_0;  alias, 1 drivers
L_000001c4bc8002d8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001c4bc7ef710_0 .net "id", 2 0, L_000001c4bc8002d8;  1 drivers
v000001c4bc7edf50_0 .var "q", 31 0;
v000001c4bc7ee630_0 .net "resetn", 0 0, L_000001c4bc7fe2f0;  alias, 1 drivers
S_000001c4bc7f0910 .scope module, "ext" "extend" 6 141, 11 1 0, S_000001c4bc6182c0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v000001c4bc7f1e70_0 .var "immext", 31 0;
v000001c4bc7f2370_0 .net "immsrc", 2 0, v000001c4bc775270_0;  alias, 1 drivers
v000001c4bc7f29b0_0 .net "instr", 31 7, L_000001c4bc7fef70;  1 drivers
E_000001c4bc780e70 .event anyedge, v000001c4bc7f1e70_0, v000001c4bc775270_0, v000001c4bc7f29b0_0;
S_000001c4bc7effb0 .scope module, "pcreg" "flopenr" 6 84, 8 2 0, S_000001c4bc6182c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_000001c4bc7814f0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v000001c4bc7f1f10_0 .net "clk", 0 0, v000001c4bc7ff3d0_0;  alias, 1 drivers
v000001c4bc7f1dd0_0 .net "d", 31 0, v000001c4bc7f1a10_0;  alias, 1 drivers
v000001c4bc7f1fb0_0 .net "en", 0 0, v000001c4bc76d410_0;  alias, 1 drivers
L_000001c4bc7ffea0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c4bc7f1470_0 .net "id", 2 0, L_000001c4bc7ffea0;  1 drivers
v000001c4bc7f2050_0 .var "q", 31 0;
v000001c4bc7f20f0_0 .net "resetn", 0 0, L_000001c4bc7fe2f0;  alias, 1 drivers
S_000001c4bc7f0140 .scope module, "ram" "ram" 6 73, 12 1 0, S_000001c4bc6182c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 32 "rd";
    .port_info 6 /OUTPUT 32 "toggle_value";
v000001c4bc7f1d30 .array "RAM", 0 127, 31 0;
v000001c4bc7f2a50_0 .net "a", 31 0, L_000001c4bc7ff010;  alias, 1 drivers
v000001c4bc7f1b50_0 .net "clk", 0 0, v000001c4bc7ff3d0_0;  alias, 1 drivers
v000001c4bc7f0e30_0 .var "rd", 31 0;
v000001c4bc7f2b90_0 .net "resetn", 0 0, L_000001c4bc7fe2f0;  alias, 1 drivers
v000001c4bc7f22d0_0 .net "toggle_value", 31 0, o000001c4bc79b4b8;  alias, 0 drivers
v000001c4bc7f2190_0 .net "wd", 31 0, v000001c4bc7eea90_0;  alias, 1 drivers
v000001c4bc7f13d0_0 .net "we", 0 0, v000001c4bc774c30_0;  alias, 1 drivers
E_000001c4bc781530 .event posedge, v000001c4bc7efa30_0;
S_000001c4bc7f0aa0 .scope module, "resultmux" "mux3" 6 159, 13 1 0, S_000001c4bc6182c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001c4bc780b30 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v000001c4bc7f2230_0 .net "d0", 31 0, v000001c4bc7edf50_0;  alias, 1 drivers
v000001c4bc7f1970_0 .net "d1", 31 0, v000001c4bc7efcb0_0;  alias, 1 drivers
v000001c4bc7f1510_0 .net "d2", 31 0, v000001c4bc7ef490_0;  alias, 1 drivers
v000001c4bc7f2c30_0 .net "s", 1 0, v000001c4bc76d690_0;  alias, 1 drivers
v000001c4bc7f1a10_0 .var "y", 31 0;
E_000001c4bc7821f0 .event anyedge, v000001c4bc76d690_0, v000001c4bc7ef490_0, v000001c4bc7efcb0_0, v000001c4bc7edf50_0;
S_000001c4bc7f02d0 .scope module, "rf" "regfile" 6 117, 14 3 0, S_000001c4bc6182c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001c4bc7f0ed0_0 .net *"_ivl_0", 31 0, L_000001c4bc7fe4d0;  1 drivers
v000001c4bc7f2410_0 .net *"_ivl_10", 6 0, L_000001c4bc7fe570;  1 drivers
L_000001c4bc800008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c4bc7f0f70_0 .net *"_ivl_13", 1 0, L_000001c4bc800008;  1 drivers
L_000001c4bc800050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4bc7f15b0_0 .net/2u *"_ivl_14", 31 0, L_000001c4bc800050;  1 drivers
v000001c4bc7f18d0_0 .net *"_ivl_18", 31 0, L_000001c4bc7fe6b0;  1 drivers
L_000001c4bc800098 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4bc7f1330_0 .net *"_ivl_21", 26 0, L_000001c4bc800098;  1 drivers
L_000001c4bc8000e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4bc7f2af0_0 .net/2u *"_ivl_22", 31 0, L_000001c4bc8000e0;  1 drivers
v000001c4bc7f1650_0 .net *"_ivl_24", 0 0, L_000001c4bc7fe750;  1 drivers
v000001c4bc7f2cd0_0 .net *"_ivl_26", 31 0, L_000001c4bc7fed90;  1 drivers
v000001c4bc7f1790_0 .net *"_ivl_28", 6 0, L_000001c4bc7ffb50;  1 drivers
L_000001c4bc7fff78 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4bc7f2730_0 .net *"_ivl_3", 26 0, L_000001c4bc7fff78;  1 drivers
L_000001c4bc800128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c4bc7f1ab0_0 .net *"_ivl_31", 1 0, L_000001c4bc800128;  1 drivers
L_000001c4bc800170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4bc7f24b0_0 .net/2u *"_ivl_32", 31 0, L_000001c4bc800170;  1 drivers
L_000001c4bc7fffc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4bc7f1bf0_0 .net/2u *"_ivl_4", 31 0, L_000001c4bc7fffc0;  1 drivers
v000001c4bc7f1c90_0 .net *"_ivl_6", 0 0, L_000001c4bc7ff6f0;  1 drivers
v000001c4bc7f2550_0 .net *"_ivl_8", 31 0, L_000001c4bc7fde90;  1 drivers
v000001c4bc7f1010_0 .net "a1", 4 0, L_000001c4bc7ffab0;  1 drivers
v000001c4bc7f25f0_0 .net "a2", 4 0, L_000001c4bc7fe930;  1 drivers
v000001c4bc7f10b0_0 .net "a3", 4 0, L_000001c4bc7feed0;  1 drivers
v000001c4bc7f2690_0 .net "clk", 0 0, v000001c4bc7ff3d0_0;  alias, 1 drivers
v000001c4bc7f1150_0 .net "rd1", 31 0, L_000001c4bc7fe9d0;  alias, 1 drivers
v000001c4bc7f27d0_0 .net "rd2", 31 0, L_000001c4bc7ff510;  alias, 1 drivers
v000001c4bc7f2870 .array "rf", 0 31, 31 0;
v000001c4bc7f2910_0 .net "wd3", 31 0, v000001c4bc7f1a10_0;  alias, 1 drivers
v000001c4bc7f11f0_0 .net "we3", 0 0, v000001c4bc76d550_0;  alias, 1 drivers
L_000001c4bc7fe4d0 .concat [ 5 27 0 0], L_000001c4bc7ffab0, L_000001c4bc7fff78;
L_000001c4bc7ff6f0 .cmp/ne 32, L_000001c4bc7fe4d0, L_000001c4bc7fffc0;
L_000001c4bc7fde90 .array/port v000001c4bc7f2870, L_000001c4bc7fe570;
L_000001c4bc7fe570 .concat [ 5 2 0 0], L_000001c4bc7ffab0, L_000001c4bc800008;
L_000001c4bc7fe9d0 .functor MUXZ 32, L_000001c4bc800050, L_000001c4bc7fde90, L_000001c4bc7ff6f0, C4<>;
L_000001c4bc7fe6b0 .concat [ 5 27 0 0], L_000001c4bc7fe930, L_000001c4bc800098;
L_000001c4bc7fe750 .cmp/ne 32, L_000001c4bc7fe6b0, L_000001c4bc8000e0;
L_000001c4bc7fed90 .array/port v000001c4bc7f2870, L_000001c4bc7ffb50;
L_000001c4bc7ffb50 .concat [ 5 2 0 0], L_000001c4bc7fe930, L_000001c4bc800128;
L_000001c4bc7ff510 .functor MUXZ 32, L_000001c4bc800170, L_000001c4bc7fed90, L_000001c4bc7fe750, C4<>;
S_000001c4bc7f0460 .scope module, "srcamux" "mux4" 6 147, 15 1 0, S_000001c4bc6182c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 32 "y";
P_000001c4bc782630 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v000001c4bc7f1290_0 .net "d0", 31 0, v000001c4bc7f2050_0;  alias, 1 drivers
v000001c4bc7f16f0_0 .net "d1", 31 0, v000001c4bc7ef0d0_0;  alias, 1 drivers
v000001c4bc7f1830_0 .net "d2", 31 0, v000001c4bc7ede10_0;  alias, 1 drivers
L_000001c4bc800248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4bc7f8230_0 .net "d3", 31 0, L_000001c4bc800248;  1 drivers
v000001c4bc7f8e10_0 .net "s", 1 0, v000001c4bc774a50_0;  alias, 1 drivers
v000001c4bc7f93b0_0 .var "y", 31 0;
E_000001c4bc781e70/0 .event anyedge, v000001c4bc774a50_0, v000001c4bc7f8230_0, v000001c4bc7ede10_0, v000001c4bc7ef0d0_0;
E_000001c4bc781e70/1 .event anyedge, v000001c4bc76d2d0_0;
E_000001c4bc781e70 .event/or E_000001c4bc781e70/0, E_000001c4bc781e70/1;
S_000001c4bc7f05f0 .scope module, "srcbmux" "mux3" 6 149, 13 1 0, S_000001c4bc6182c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001c4bc781f30 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v000001c4bc7f9770_0 .net "d0", 31 0, v000001c4bc7eea90_0;  alias, 1 drivers
v000001c4bc7f98b0_0 .net "d1", 31 0, v000001c4bc7f1e70_0;  alias, 1 drivers
L_000001c4bc800290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c4bc7f9630_0 .net "d2", 31 0, L_000001c4bc800290;  1 drivers
v000001c4bc7f85f0_0 .net "s", 1 0, v000001c4bc7751d0_0;  alias, 1 drivers
v000001c4bc7f8ff0_0 .var "y", 31 0;
E_000001c4bc782230 .event anyedge, v000001c4bc7751d0_0, v000001c4bc7f9630_0, v000001c4bc7f1e70_0, v000001c4bc7eea90_0;
    .scope S_000001c4bc5863f0;
T_3 ;
    %wait E_000001c4bc7814b0;
    %load/vec4 v000001c4bc7ee8b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 5 488 "$display", "[controller] resetn" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c4bc7ef7b0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc773a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4bc774af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d550_0, 0, 1;
    %pushi/vec4 3, 3, 3;
    %store/vec4 v000001c4bc775270_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c4bc774a50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c4bc7751d0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c4bc774b90_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c4bc76d690_0, 0, 2;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 5 508 "$display", "[controller] next state" {0 0 0};
    %load/vec4 v000001c4bc7eef90_0;
    %store/vec4 v000001c4bc7ef7b0_0, 0, 5;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c4bc5863f0;
T_4 ;
    %wait E_000001c4bc7816f0;
    %load/vec4 v000001c4bc7ef7b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %vpi_call 5 827 "$display", "[CTRL.OUTPUT.?] No case in always @(current_state) current_state = %d", v000001c4bc7ef7b0_0 {0 0 0};
    %jmp T_4.15;
T_4.0 ;
    %vpi_call 5 529 "$display", "\000" {0 0 0};
    %vpi_call 5 530 "$display", "\000" {0 0 0};
    %vpi_call 5 531 "$display", "[CTRL.OUTPUT.FETCH_STATE_1] op: %b, oldOp: %b, funct3: %b, funct7: %b", v000001c4bc7ee810_0, v000001c4bc7eeb30_0, v000001c4bc7ee130_0, v000001c4bc7ee1d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4bc76d410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc773a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4bc774af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d550_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c4bc774a50_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c4bc7751d0_0, 0, 2;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001c4bc775270_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c4bc774b90_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c4bc76d690_0, 0, 2;
    %jmp T_4.15;
T_4.1 ;
    %vpi_call 5 552 "$display", "\000" {0 0 0};
    %vpi_call 5 553 "$display", "\000" {0 0 0};
    %vpi_call 5 554 "$display", "[CTRL.OUTPUT.DECODE_STATE] op: %b, funct3: %b, funct7: %b", v000001c4bc7ee810_0, v000001c4bc7ee130_0, v000001c4bc7ee1d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d410_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c4bc774a50_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c4bc7751d0_0, 0, 2;
    %load/vec4 v000001c4bc7ee810_0;
    %load/vec4 v000001c4bc7ee130_0;
    %load/vec4 v000001c4bc7ee1d0_0;
    %store/vec4 v000001c4bc775630_0, 0, 7;
    %store/vec4 v000001c4bc774870_0, 0, 3;
    %store/vec4 v000001c4bc775590_0, 0, 7;
    %callf/vec4 TD_top_testbench.dut.rvmulti.ctr.decodeAluOp, S_000001c4bc586580;
    %store/vec4 v000001c4bc774b90_0, 0, 3;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001c4bc76d690_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c4bc773a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774c30_0, 0, 1;
    %load/vec4 v000001c4bc7ee810_0;
    %load/vec4 v000001c4bc7ee130_0;
    %load/vec4 v000001c4bc7ee1d0_0;
    %store/vec4 v000001c4bc774ff0_0, 0, 7;
    %store/vec4 v000001c4bc7740f0_0, 0, 3;
    %store/vec4 v000001c4bc775130_0, 0, 7;
    %callf/vec4 TD_top_testbench.dut.rvmulti.ctr.decodeImmSrc, S_000001c4bc5aad30;
    %store/vec4 v000001c4bc775270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774af0_0, 0, 1;
    %jmp T_4.15;
T_4.2 ;
    %vpi_call 5 576 "$display", "\000" {0 0 0};
    %vpi_call 5 577 "$display", "\000" {0 0 0};
    %vpi_call 5 578 "$display", "[CTRL.OUTPUT.MemAddrState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v000001c4bc7ee810_0, v000001c4bc7eeb30_0, v000001c4bc7ee130_0, v000001c4bc7ee1d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d410_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c4bc774a50_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c4bc7751d0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c4bc774b90_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c4bc76d690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc773a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774c30_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c4bc775270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774af0_0, 0, 1;
    %jmp T_4.15;
T_4.3 ;
    %vpi_call 5 597 "$display", "\000" {0 0 0};
    %vpi_call 5 598 "$display", "\000" {0 0 0};
    %vpi_call 5 599 "$display", "[CTRL.OUTPUT.MemReadState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v000001c4bc7ee810_0, v000001c4bc7eeb30_0, v000001c4bc7ee130_0, v000001c4bc7ee1d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d410_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c4bc76d690_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4bc773a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774c30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c4bc775270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774af0_0, 0, 1;
    %jmp T_4.15;
T_4.4 ;
    %vpi_call 5 616 "$display", "\000" {0 0 0};
    %vpi_call 5 617 "$display", "\000" {0 0 0};
    %vpi_call 5 618 "$display", "[CTRL.OUTPUT.MemWBState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v000001c4bc7ee810_0, v000001c4bc7eeb30_0, v000001c4bc7ee130_0, v000001c4bc7ee1d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c4bc774a50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c4bc7751d0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c4bc774b90_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c4bc76d690_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c4bc773a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4bc76d550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774c30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c4bc775270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774af0_0, 0, 1;
    %jmp T_4.15;
T_4.5 ;
    %vpi_call 5 637 "$display", "\000" {0 0 0};
    %vpi_call 5 638 "$display", "\000" {0 0 0};
    %vpi_call 5 639 "$display", "[CTRL.OUTPUT.MemWriteState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v000001c4bc7ee810_0, v000001c4bc7eeb30_0, v000001c4bc7ee130_0, v000001c4bc7ee1d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d410_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c4bc76d690_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4bc773a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4bc774c30_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c4bc775270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774af0_0, 0, 1;
    %jmp T_4.15;
T_4.6 ;
    %vpi_call 5 657 "$display", "\000" {0 0 0};
    %vpi_call 5 658 "$display", "\000" {0 0 0};
    %vpi_call 5 659 "$display", "[CTRL.OUTPUT.ExecuteRState] op: %b, funct3: %b, funct7: %b", v000001c4bc7ee810_0, v000001c4bc7ee130_0, v000001c4bc7ee1d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d410_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c4bc774a50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c4bc7751d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c4bc76d690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc773a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774c30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c4bc775270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774af0_0, 0, 1;
    %jmp T_4.15;
T_4.7 ;
    %vpi_call 5 675 "$display", "\000" {0 0 0};
    %vpi_call 5 676 "$display", "\000" {0 0 0};
    %vpi_call 5 677 "$display", "[CTRL.OUTPUT.ALUWB_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c4bc774a50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c4bc7751d0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c4bc774b90_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c4bc76d690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc773a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4bc76d550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774c30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c4bc775270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774af0_0, 0, 1;
    %jmp T_4.15;
T_4.8 ;
    %vpi_call 5 694 "$display", "\000" {0 0 0};
    %vpi_call 5 695 "$display", "\000" {0 0 0};
    %vpi_call 5 697 "$display", "[CTRL.OUTPUT.EXECUTEI_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d410_0, 0, 1;
    %load/vec4 v000001c4bc774a50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c4bc774a50_0, 0, 2;
    %jmp T_4.17;
T_4.16 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c4bc774a50_0, 0, 2;
T_4.17 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001c4bc7751d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c4bc76d690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc773a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774af0_0, 0, 1;
    %jmp T_4.15;
T_4.9 ;
    %vpi_call 5 738 "$display", "\000" {0 0 0};
    %vpi_call 5 739 "$display", "\000" {0 0 0};
    %vpi_call 5 740 "$display", "[CTRL.OUTPUT.JALState]" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4bc76d410_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c4bc773a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d550_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c4bc774a50_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c4bc7751d0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001c4bc775270_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c4bc774b90_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c4bc76d690_0, 0, 2;
    %jmp T_4.15;
T_4.10 ;
    %vpi_call 5 757 "$display", "\000" {0 0 0};
    %vpi_call 5 758 "$display", "\000" {0 0 0};
    %vpi_call 5 759 "$display", "[CTRL.OUTPUT.BEQ_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d410_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c4bc774a50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c4bc7751d0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c4bc774b90_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c4bc76d690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc773a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774c30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c4bc775270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774af0_0, 0, 1;
    %jmp T_4.15;
T_4.11 ;
    %vpi_call 5 776 "$display", "\000" {0 0 0};
    %vpi_call 5 777 "$display", "\000" {0 0 0};
    %vpi_call 5 778 "$display", "[CTRL.OUTPUT.BRANCH_TAKEN_CHECK]" {0 0 0};
    %load/vec4 v000001c4bc76c830_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %vpi_call 5 782 "$display", "[CTRL.OUTPUT.BEQ_STATE] Branch taken. Zero: %d", v000001c4bc76c830_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4bc76d410_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c4bc774a50_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c4bc7751d0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c4bc774b90_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c4bc76d690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc773a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774c30_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001c4bc775270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774af0_0, 0, 1;
    %jmp T_4.19;
T_4.18 ;
    %vpi_call 5 797 "$display", "[CTRL.OUTPUT.BEQ_STATE] Branch NOT taken" {0 0 0};
T_4.19 ;
    %jmp T_4.15;
T_4.12 ;
    %vpi_call 5 804 "$display", "\000" {0 0 0};
    %vpi_call 5 805 "$display", "\000" {0 0 0};
    %vpi_call 5 806 "$display", "[CTRL.OUTPUT.LUI_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d410_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c4bc774a50_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c4bc7751d0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c4bc774b90_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c4bc76d690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc773a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc76d550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774c30_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001c4bc775270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774af0_0, 0, 1;
    %jmp T_4.15;
T_4.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4bc774af0_0, 0, 1;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c4bc5863f0;
T_5 ;
    %wait E_000001c4bc7812b0;
    %load/vec4 v000001c4bc7ef7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %vpi_call 5 1001 "$display", "[controller] default goto default -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.15;
T_5.0 ;
    %vpi_call 5 847 "$display", "resetn: %d", v000001c4bc7ee8b0_0 {0 0 0};
    %load/vec4 v000001c4bc7ee8b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.16, 4;
    %vpi_call 5 850 "$display", "[controller] goto ResetState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
T_5.16 ;
    %jmp T_5.15;
T_5.1 ;
    %vpi_call 5 858 "$display", "[controller] goto FetchState_1 -> DecodeState" {0 0 0};
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.15;
T_5.2 ;
    %vpi_call 5 866 "$display", "[controller DecodeState] op: %b", v000001c4bc7ee810_0 {0 0 0};
    %load/vec4 v000001c4bc7ee810_0;
    %cmpi/e 3, 0, 7;
    %jmp/1 T_5.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c4bc7ee810_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
T_5.20;
    %jmp/0xz  T_5.18, 4;
    %vpi_call 5 869 "$display", "[controller] goto DecodeState -> MemAddrState" {0 0 0};
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v000001c4bc7ee810_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_5.21, 4;
    %vpi_call 5 874 "$display", "[controller] goto DecodeState -> ExecuteRState" {0 0 0};
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.22;
T_5.21 ;
    %load/vec4 v000001c4bc7ee810_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_5.23, 4;
    %vpi_call 5 879 "$display", "[controller] goto DecodeState -> ExecuteIState" {0 0 0};
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v000001c4bc7ee810_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_5.25, 4;
    %vpi_call 5 884 "$display", "[controller] goto DecodeState -> JALState" {0 0 0};
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.26;
T_5.25 ;
    %load/vec4 v000001c4bc7ee810_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.27, 4;
    %vpi_call 5 889 "$display", "[controller] goto DecodeState -> BEQState" {0 0 0};
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.28;
T_5.27 ;
    %load/vec4 v000001c4bc7ee810_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.29, 4;
    %vpi_call 5 894 "$display", "[controller] goto DecodeState -> FetchState_1 for nop" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.30;
T_5.29 ;
    %load/vec4 v000001c4bc7ee810_0;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_5.31, 4;
    %vpi_call 5 899 "$display", "[controller] goto DecodeState -> LuiState for lui" {0 0 0};
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.32;
T_5.31 ;
    %vpi_call 5 904 "$display", "[controller] goto DecodeState -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
T_5.32 ;
T_5.30 ;
T_5.28 ;
T_5.26 ;
T_5.24 ;
T_5.22 ;
T_5.19 ;
    %jmp T_5.15;
T_5.3 ;
    %load/vec4 v000001c4bc7eeb30_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_5.33, 4;
    %vpi_call 5 914 "$display", "[controller] goto MemAddrState -> MemReadState" {0 0 0};
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.34;
T_5.33 ;
    %load/vec4 v000001c4bc7eeb30_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_5.35, 4;
    %vpi_call 5 919 "$display", "[controller] goto MemAddrState -> MemWriteState" {0 0 0};
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.36;
T_5.35 ;
    %vpi_call 5 924 "$display", "[controller] goto MemAddrState -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
T_5.36 ;
T_5.34 ;
    %jmp T_5.15;
T_5.4 ;
    %vpi_call 5 932 "$display", "[controller] goto MemReadState -> MemWBState" {0 0 0};
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.15;
T_5.5 ;
    %vpi_call 5 939 "$display", "[controller] goto MemWBState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.15;
T_5.6 ;
    %vpi_call 5 946 "$display", "[controller] goto MemWriteState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.15;
T_5.7 ;
    %vpi_call 5 953 "$display", "[controller] goto ExecuteRState -> ALUWriteBackState" {0 0 0};
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.15;
T_5.8 ;
    %vpi_call 5 960 "$display", "[controller] goto ALUWriteBackState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.15;
T_5.9 ;
    %vpi_call 5 967 "$display", "[controller] goto ExecuteIState -> ALUWriteBackState" {0 0 0};
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.15;
T_5.10 ;
    %vpi_call 5 974 "$display", "[controller] goto JALState -> ALUWriteBackState" {0 0 0};
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.15;
T_5.11 ;
    %vpi_call 5 981 "$display", "[controller] goto BEQState -> BRANCH_TAKEN_CHECK." {0 0 0};
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.15;
T_5.12 ;
    %vpi_call 5 988 "$display", "[controller] goto BRANCH_TAKEN_CHECK -> FetchState_1." {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.15;
T_5.13 ;
    %vpi_call 5 995 "$display", "[controller] goto LUI_STATE -> ExecuteIState." {0 0 0};
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001c4bc7eef90_0, 0, 5;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c4bc7f0140;
T_6 ;
    %wait E_000001c4bc7814b0;
    %load/vec4 v000001c4bc7f2b90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 659, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 787, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 1000375, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 603161491, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 7505507, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 1213075, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 4288671855, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 62923523, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 1262355, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 39857699, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 4255117423, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 116, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 124, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c4bc7f1d30, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c4bc7f0140;
T_7 ;
    %wait E_000001c4bc781530;
    %load/vec4 v000001c4bc7f13d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 12 146 "$display", "[RAM] Writing wd: 0x%0h, address: 0x%0h", v000001c4bc7f2190_0, v000001c4bc7f2a50_0 {0 0 0};
    %load/vec4 v000001c4bc7f2190_0;
    %ix/getv 3, v000001c4bc7f2a50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c4bc7f1d30, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c4bc7f0140;
T_8 ;
    %wait E_000001c4bc781530;
    %ix/getv 4, v000001c4bc7f2a50_0;
    %load/vec4a v000001c4bc7f1d30, 4;
    %store/vec4 v000001c4bc7f0e30_0, 0, 32;
    %vpi_call 12 157 "$display", "[RAM] WriteEnable: %d, Address: 0x%08h, WriteData: 0x%08h, ReadData: 0x%08h", v000001c4bc7f13d0_0, v000001c4bc7f2a50_0, v000001c4bc7f2190_0, v000001c4bc7f0e30_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_000001c4bc5fb7b0;
T_9 ;
    %wait E_000001c4bc7814b0;
    %load/vec4 v000001c4bc7ef3f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call 8 20 "$display", "[flopenr %d] reset", v000001c4bc7ee310_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4bc7ef0d0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001c4bc7edff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001c4bc7ee310_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.4, 4;
    %vpi_call 8 28 "$display", "[flopenr CurrPC] q:0x%08h <- d:0x%08h", v000001c4bc7ef0d0_0, v000001c4bc7eee50_0 {0 0 0};
T_9.4 ;
    %load/vec4 v000001c4bc7ee310_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %vpi_call 8 33 "$display", "[flopenr OldPC] q:0x%08h <- d:0x%08h", v000001c4bc7ef0d0_0, v000001c4bc7eee50_0 {0 0 0};
T_9.6 ;
    %load/vec4 v000001c4bc7ee310_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_9.8, 4;
    %vpi_call 8 38 "$display", "[flopenr Instr] q:0x%08h <- d:0x%08h", v000001c4bc7ef0d0_0, v000001c4bc7eee50_0 {0 0 0};
T_9.8 ;
    %load/vec4 v000001c4bc7eee50_0;
    %assign/vec4 v000001c4bc7ef0d0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c4bc7effb0;
T_10 ;
    %wait E_000001c4bc7814b0;
    %load/vec4 v000001c4bc7f20f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 8 20 "$display", "[flopenr %d] reset", v000001c4bc7f1470_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4bc7f2050_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c4bc7f1fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001c4bc7f1470_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_10.4, 4;
    %vpi_call 8 28 "$display", "[flopenr CurrPC] q:0x%08h <- d:0x%08h", v000001c4bc7f2050_0, v000001c4bc7f1dd0_0 {0 0 0};
T_10.4 ;
    %load/vec4 v000001c4bc7f1470_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_10.6, 4;
    %vpi_call 8 33 "$display", "[flopenr OldPC] q:0x%08h <- d:0x%08h", v000001c4bc7f2050_0, v000001c4bc7f1dd0_0 {0 0 0};
T_10.6 ;
    %load/vec4 v000001c4bc7f1470_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_10.8, 4;
    %vpi_call 8 38 "$display", "[flopenr Instr] q:0x%08h <- d:0x%08h", v000001c4bc7f2050_0, v000001c4bc7f1dd0_0 {0 0 0};
T_10.8 ;
    %load/vec4 v000001c4bc7f1dd0_0;
    %assign/vec4 v000001c4bc7f2050_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c4bc5fb620;
T_11 ;
    %wait E_000001c4bc7814b0;
    %load/vec4 v000001c4bc7eed10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 8 20 "$display", "[flopenr %d] reset", v000001c4bc7eebd0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4bc7ef210_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001c4bc7efad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001c4bc7eebd0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.4, 4;
    %vpi_call 8 28 "$display", "[flopenr CurrPC] q:0x%08h <- d:0x%08h", v000001c4bc7ef210_0, v000001c4bc7ef8f0_0 {0 0 0};
T_11.4 ;
    %load/vec4 v000001c4bc7eebd0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_11.6, 4;
    %vpi_call 8 33 "$display", "[flopenr OldPC] q:0x%08h <- d:0x%08h", v000001c4bc7ef210_0, v000001c4bc7ef8f0_0 {0 0 0};
T_11.6 ;
    %load/vec4 v000001c4bc7eebd0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_11.8, 4;
    %vpi_call 8 38 "$display", "[flopenr Instr] q:0x%08h <- d:0x%08h", v000001c4bc7ef210_0, v000001c4bc7ef8f0_0 {0 0 0};
T_11.8 ;
    %load/vec4 v000001c4bc7ef8f0_0;
    %assign/vec4 v000001c4bc7ef210_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c4bc618450;
T_12 ;
    %wait E_000001c4bc7814b0;
    %load/vec4 v000001c4bc7ee6d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %vpi_call 7 16 "$display", "[FLOPR]" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c4bc7efcb0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call 7 22 "$display", "[FLOPR]" {0 0 0};
    %load/vec4 v000001c4bc7ee590_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_12.2, 4;
    %vpi_call 7 26 "$display", "[FLOPR data] q:0x%08h <- d:0x%08h", v000001c4bc7efcb0_0, v000001c4bc7ee450_0 {0 0 0};
T_12.2 ;
    %load/vec4 v000001c4bc7ee590_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_12.4, 4;
    %vpi_call 7 31 "$display", "[FLOPR RD1] q:0x%08h <- d:0x%08h", v000001c4bc7efcb0_0, v000001c4bc7ee450_0 {0 0 0};
T_12.4 ;
    %load/vec4 v000001c4bc7ee590_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_12.6, 4;
    %vpi_call 7 36 "$display", "[FLOPR RD2] q:0x%08h <- d:0x%08h", v000001c4bc7efcb0_0, v000001c4bc7ee450_0 {0 0 0};
T_12.6 ;
    %load/vec4 v000001c4bc7ee590_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_12.8, 4;
    %vpi_call 7 41 "$display", "[FLOPR ALUOut] q:0x%08h <- d:0x%08h", v000001c4bc7efcb0_0, v000001c4bc7ee450_0 {0 0 0};
T_12.8 ;
    %load/vec4 v000001c4bc7ee450_0;
    %assign/vec4 v000001c4bc7efcb0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c4bc7f02d0;
T_13 ;
    %wait E_000001c4bc781530;
    %load/vec4 v000001c4bc7f11f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %vpi_call 14 66 "$display", "[regfile] WriteBack. a3=%d, wd3=%h", v000001c4bc7f10b0_0, v000001c4bc7f2910_0 {0 0 0};
    %load/vec4 v000001c4bc7f2910_0;
    %load/vec4 v000001c4bc7f10b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c4bc7f2870, 4, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001c4bc5fdb30;
T_14 ;
    %wait E_000001c4bc7814b0;
    %load/vec4 v000001c4bc7edeb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %vpi_call 7 16 "$display", "[FLOPR]" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c4bc7ede10_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %vpi_call 7 22 "$display", "[FLOPR]" {0 0 0};
    %load/vec4 v000001c4bc7ee9f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_14.2, 4;
    %vpi_call 7 26 "$display", "[FLOPR data] q:0x%08h <- d:0x%08h", v000001c4bc7ede10_0, v000001c4bc7ee950_0 {0 0 0};
T_14.2 ;
    %load/vec4 v000001c4bc7ee9f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_14.4, 4;
    %vpi_call 7 31 "$display", "[FLOPR RD1] q:0x%08h <- d:0x%08h", v000001c4bc7ede10_0, v000001c4bc7ee950_0 {0 0 0};
T_14.4 ;
    %load/vec4 v000001c4bc7ee9f0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_14.6, 4;
    %vpi_call 7 36 "$display", "[FLOPR RD2] q:0x%08h <- d:0x%08h", v000001c4bc7ede10_0, v000001c4bc7ee950_0 {0 0 0};
T_14.6 ;
    %load/vec4 v000001c4bc7ee9f0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_14.8, 4;
    %vpi_call 7 41 "$display", "[FLOPR ALUOut] q:0x%08h <- d:0x%08h", v000001c4bc7ede10_0, v000001c4bc7ee950_0 {0 0 0};
T_14.8 ;
    %load/vec4 v000001c4bc7ee950_0;
    %assign/vec4 v000001c4bc7ede10_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001c4bc5fdcc0;
T_15 ;
    %wait E_000001c4bc7814b0;
    %load/vec4 v000001c4bc7eedb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %vpi_call 7 16 "$display", "[FLOPR]" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c4bc7eea90_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %vpi_call 7 22 "$display", "[FLOPR]" {0 0 0};
    %load/vec4 v000001c4bc7eeef0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_15.2, 4;
    %vpi_call 7 26 "$display", "[FLOPR data] q:0x%08h <- d:0x%08h", v000001c4bc7eea90_0, v000001c4bc7ee4f0_0 {0 0 0};
T_15.2 ;
    %load/vec4 v000001c4bc7eeef0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_15.4, 4;
    %vpi_call 7 31 "$display", "[FLOPR RD1] q:0x%08h <- d:0x%08h", v000001c4bc7eea90_0, v000001c4bc7ee4f0_0 {0 0 0};
T_15.4 ;
    %load/vec4 v000001c4bc7eeef0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_15.6, 4;
    %vpi_call 7 36 "$display", "[FLOPR RD2] q:0x%08h <- d:0x%08h", v000001c4bc7eea90_0, v000001c4bc7ee4f0_0 {0 0 0};
T_15.6 ;
    %load/vec4 v000001c4bc7eeef0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_15.8, 4;
    %vpi_call 7 41 "$display", "[FLOPR ALUOut] q:0x%08h <- d:0x%08h", v000001c4bc7eea90_0, v000001c4bc7ee4f0_0 {0 0 0};
T_15.8 ;
    %load/vec4 v000001c4bc7ee4f0_0;
    %assign/vec4 v000001c4bc7eea90_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001c4bc7f0910;
T_16 ;
    %wait E_000001c4bc780e70;
    %load/vec4 v000001c4bc7f2370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %vpi_call 11 50 "$display", "[extend] default" {0 0 0};
    %vpi_call 11 51 "$display", "[extend] instr: %h, immsrc: %d", v000001c4bc7f29b0_0, v000001c4bc7f2370_0 {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001c4bc7f1e70_0, 0, 32;
    %jmp T_16.6;
T_16.0 ;
    %vpi_call 11 15 "$display", "[extend] I Type" {0 0 0};
    %load/vec4 v000001c4bc7f29b0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001c4bc7f29b0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c4bc7f1e70_0, 0, 32;
    %jmp T_16.6;
T_16.1 ;
    %vpi_call 11 22 "$display", "[extend] S Type" {0 0 0};
    %load/vec4 v000001c4bc7f29b0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001c4bc7f29b0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c4bc7f29b0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c4bc7f1e70_0, 0, 32;
    %jmp T_16.6;
T_16.2 ;
    %vpi_call 11 29 "$display", "[extend] B Type" {0 0 0};
    %load/vec4 v000001c4bc7f29b0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001c4bc7f29b0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c4bc7f29b0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c4bc7f29b0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c4bc7f1e70_0, 0, 32;
    %jmp T_16.6;
T_16.3 ;
    %vpi_call 11 37 "$display", "[extend] U Type" {0 0 0};
    %load/vec4 v000001c4bc7f29b0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v000001c4bc7f29b0_0;
    %parti/s 20, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c4bc7f1e70_0, 0, 32;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v000001c4bc7f29b0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v000001c4bc7f29b0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c4bc7f29b0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c4bc7f29b0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c4bc7f1e70_0, 0, 32;
    %vpi_call 11 45 "$display", "[extend] J Type. immext = 0x%08h", v000001c4bc7f1e70_0 {0 0 0};
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001c4bc7f0460;
T_17 ;
    %wait E_000001c4bc781e70;
    %vpi_call 15 18 "$display", "[MUX4] d0: %b, d1: %b, d2: %b, d3: %b, s: %b", v000001c4bc7f1290_0, v000001c4bc7f16f0_0, v000001c4bc7f1830_0, v000001c4bc7f8230_0, v000001c4bc7f8e10_0 {0 0 0};
    %load/vec4 v000001c4bc7f8e10_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v000001c4bc7f1290_0;
    %store/vec4 v000001c4bc7f93b0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001c4bc7f8e10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v000001c4bc7f16f0_0;
    %store/vec4 v000001c4bc7f93b0_0, 0, 32;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v000001c4bc7f8e10_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v000001c4bc7f1830_0;
    %store/vec4 v000001c4bc7f93b0_0, 0, 32;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v000001c4bc7f8e10_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_17.6, 4;
    %load/vec4 v000001c4bc7f8230_0;
    %store/vec4 v000001c4bc7f93b0_0, 0, 32;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v000001c4bc7f1290_0;
    %store/vec4 v000001c4bc7f93b0_0, 0, 32;
T_17.7 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001c4bc7f05f0;
T_18 ;
    %wait E_000001c4bc782230;
    %load/vec4 v000001c4bc7f85f0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v000001c4bc7f9770_0;
    %store/vec4 v000001c4bc7f8ff0_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001c4bc7f85f0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v000001c4bc7f98b0_0;
    %store/vec4 v000001c4bc7f8ff0_0, 0, 32;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v000001c4bc7f85f0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v000001c4bc7f9630_0;
    %store/vec4 v000001c4bc7f8ff0_0, 0, 32;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v000001c4bc7f9630_0;
    %store/vec4 v000001c4bc7f8ff0_0, 0, 32;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001c4bc5fb280;
T_19 ;
    %wait E_000001c4bc780af0;
    %load/vec4 v000001c4bc7efb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %vpi_call 10 89 "$display", "[ALU] default" {0 0 0};
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v000001c4bc7ef490_0, 0, 32;
    %load/vec4 v000001c4bc7ef490_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c4bc7ef5d0_0, 0, 1;
    %jmp T_19.7;
T_19.0 ;
    %load/vec4 v000001c4bc7ef990_0;
    %load/vec4 v000001c4bc7ee090_0;
    %add;
    %store/vec4 v000001c4bc7ef490_0, 0, 32;
    %vpi_call 10 26 "$display", "[ALU] add. a_in=%0d, b_in=%0d, ALUResult=%0d", v000001c4bc7ef990_0, v000001c4bc7ee090_0, v000001c4bc7ef490_0 {0 0 0};
    %load/vec4 v000001c4bc7ef490_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c4bc7ef5d0_0, 0, 1;
    %jmp T_19.7;
T_19.1 ;
    %vpi_call 10 35 "$display", "[ALU] sub. a_in=%0d, b_in=%0d", v000001c4bc7ef990_0, v000001c4bc7ee090_0 {0 0 0};
    %load/vec4 v000001c4bc7ef990_0;
    %load/vec4 v000001c4bc7ee090_0;
    %inv;
    %addi 1, 0, 32;
    %add;
    %store/vec4 v000001c4bc7ef490_0, 0, 32;
    %load/vec4 v000001c4bc7ef490_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c4bc7ef5d0_0, 0, 1;
    %vpi_call 10 41 "$display", "[ALU] sub. Z=%0d", v000001c4bc7ef5d0_0 {0 0 0};
    %jmp T_19.7;
T_19.2 ;
    %vpi_call 10 47 "$display", "[ALU] and, andi" {0 0 0};
    %load/vec4 v000001c4bc7ef990_0;
    %load/vec4 v000001c4bc7ee090_0;
    %and;
    %store/vec4 v000001c4bc7ef490_0, 0, 32;
    %load/vec4 v000001c4bc7ef490_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c4bc7ef5d0_0, 0, 1;
    %jmp T_19.7;
T_19.3 ;
    %load/vec4 v000001c4bc7ef990_0;
    %load/vec4 v000001c4bc7ee090_0;
    %xor;
    %store/vec4 v000001c4bc7ef490_0, 0, 32;
    %vpi_call 10 58 "$display", "[ALU] xor. a_in=%0d, b_in=%0d, ALUResult=%0d", v000001c4bc7ef990_0, v000001c4bc7ee090_0, v000001c4bc7ef490_0 {0 0 0};
    %load/vec4 v000001c4bc7ef490_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c4bc7ef5d0_0, 0, 1;
    %jmp T_19.7;
T_19.4 ;
    %vpi_call 10 70 "$display", "[ALU] slt, slti" {0 0 0};
    %load/vec4 v000001c4bc7ef990_0;
    %load/vec4 v000001c4bc7ee090_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_19.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_19.9, 8;
T_19.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_19.9, 8;
 ; End of false expr.
    %blend;
T_19.9;
    %store/vec4 v000001c4bc7ef490_0, 0, 32;
    %load/vec4 v000001c4bc7ef490_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c4bc7ef5d0_0, 0, 1;
    %jmp T_19.7;
T_19.5 ;
    %vpi_call 10 80 "$display", "[ALU] or, ori" {0 0 0};
    %load/vec4 v000001c4bc7ef990_0;
    %load/vec4 v000001c4bc7ee090_0;
    %or;
    %store/vec4 v000001c4bc7ef490_0, 0, 32;
    %load/vec4 v000001c4bc7ef490_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001c4bc7ef5d0_0, 0, 1;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001c4bc5a7b30;
T_20 ;
    %wait E_000001c4bc7814b0;
    %load/vec4 v000001c4bc7ee630_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %vpi_call 7 16 "$display", "[FLOPR]" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c4bc7edf50_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %vpi_call 7 22 "$display", "[FLOPR]" {0 0 0};
    %load/vec4 v000001c4bc7ef710_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_20.2, 4;
    %vpi_call 7 26 "$display", "[FLOPR data] q:0x%08h <- d:0x%08h", v000001c4bc7edf50_0, v000001c4bc7ef670_0 {0 0 0};
T_20.2 ;
    %load/vec4 v000001c4bc7ef710_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_20.4, 4;
    %vpi_call 7 31 "$display", "[FLOPR RD1] q:0x%08h <- d:0x%08h", v000001c4bc7edf50_0, v000001c4bc7ef670_0 {0 0 0};
T_20.4 ;
    %load/vec4 v000001c4bc7ef710_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_20.6, 4;
    %vpi_call 7 36 "$display", "[FLOPR RD2] q:0x%08h <- d:0x%08h", v000001c4bc7edf50_0, v000001c4bc7ef670_0 {0 0 0};
T_20.6 ;
    %load/vec4 v000001c4bc7ef710_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_20.8, 4;
    %vpi_call 7 41 "$display", "[FLOPR ALUOut] q:0x%08h <- d:0x%08h", v000001c4bc7edf50_0, v000001c4bc7ef670_0 {0 0 0};
T_20.8 ;
    %load/vec4 v000001c4bc7ef670_0;
    %assign/vec4 v000001c4bc7edf50_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001c4bc7f0aa0;
T_21 ;
    %wait E_000001c4bc7821f0;
    %load/vec4 v000001c4bc7f2c30_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v000001c4bc7f2230_0;
    %store/vec4 v000001c4bc7f1a10_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001c4bc7f2c30_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v000001c4bc7f1970_0;
    %store/vec4 v000001c4bc7f1a10_0, 0, 32;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v000001c4bc7f2c30_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v000001c4bc7f1510_0;
    %store/vec4 v000001c4bc7f1a10_0, 0, 32;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v000001c4bc7f1510_0;
    %store/vec4 v000001c4bc7f1a10_0, 0, 32;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001c4bc6182c0;
T_22 ;
    %wait E_000001c4bc780870;
    %vpi_call 6 69 "$display", "[datapath] MemWrite! ALUResult: 0x%h, Result: 0x%h, WriteData: 0x%h", v000001c4bc7f9810_0, v000001c4bc7f84b0_0, v000001c4bc7f8f50_0 {0 0 0};
    %jmp T_22;
    .thread T_22;
    .scope S_000001c4bc796370;
T_23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c4bc7ff150_0, 0, 4;
    %end;
    .thread T_23;
    .scope S_000001c4bc796370;
T_24 ;
    %wait E_000001c4bc781530;
    %load/vec4 v000001c4bc7fe110_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001c4bc7ffa10_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_000001c4bc796370;
T_25 ;
    %wait E_000001c4bc781530;
    %load/vec4 v000001c4bc7ff150_0;
    %load/vec4 v000001c4bc7ffd30_0;
    %nor/r;
    %pad/u 4;
    %add;
    %assign/vec4 v000001c4bc7ff150_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_000001c4bc578770;
T_26 ;
    %vpi_call 2 17 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, v000001c4bc7ff3d0_0 {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c4bc796370 {0 0 0};
    %delay 500, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_000001c4bc578770;
T_27 ;
    %vpi_call 2 59 "$display", "tick %d", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c4bc7ff3d0_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c4bc7ff3d0_0, 0;
    %delay 1, 0;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "top_testbench.v";
    "top.v";
    "riscv_multi.v";
    "controller.v";
    "datapath.v";
    "flopr.v";
    "flopenr.v";
    "mux2.v";
    "alu.v";
    "extend.v";
    "ram.v";
    "mux3.v";
    "regfile.v";
    "mux4.v";
