<pragmas>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp" line="197" pragmaType="unroll" parentfunction="drive_group_head_phase" factor="-1" skip_exit_check="0"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp" line="22" pragmaType="inline" parentfunction="run_single_head" off="1" region="0" recursive="0"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp" line="24" pragmaType="reset" parentfunction="run_single_head" off="0" variable="_ZZ15run_single_headR7HeadCtxibE9Q_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp" line="26" pragmaType="reset" parentfunction="run_single_head" off="0" variable="_ZZ15run_single_headR7HeadCtxibE9K_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp" line="28" pragmaType="reset" parentfunction="run_single_head" off="0" variable="_ZZ15run_single_headR7HeadCtxibE9V_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp" line="30" pragmaType="reset" parentfunction="run_single_head" off="0" variable="_ZZ15run_single_headR7HeadCtxibE18att_scores_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp" line="32" pragmaType="reset" parentfunction="run_single_head" off="0" variable="_ZZ15run_single_headR7HeadCtxibE17val_scale_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp" line="34" pragmaType="reset" parentfunction="run_single_head" off="0" variable="_ZZ15run_single_headR7HeadCtxibE15softmax_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp" line="36" pragmaType="reset" parentfunction="run_single_head" off="0" variable="_ZZ15run_single_headR7HeadCtxibE17att_value_started"/>
</pragmas>
