<p align="center">
  <img src="./doc/puch-logo-1.png">
</p>

<br>
<br>
<br>


***puch*** is the glue logic between Analog Devices ADALM-Pluto SDR Evaluation board and the PYNQ Z1 FPGA development board with support from GNU Radio to provide a FPGA IP core development platform in wireless communications utilizing Xilinx HLS </> VHDL </> Verilog register transfer language (RTL).

<br>
<br>

<img align="center" src="./doc/puch-detailed-level-diagram.png">

