<!doctype html><html lang=en-us><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=generator content="Wowchemy 4.8.0 for Hugo"><meta name=author content="Genetic Logic Lab"><meta name=description content="Abstract models of analog/mixed-signal (AMS) circuits can be used for formal verification and system-level simulation. The difficulty of creating these models precludes their widespread use. This paper presents an automated method to generate abstract models appropriate for system-level simulation and formal verification. This method uses simulation traces and thresholds on the design variables to generate a piecewise-linear representation of the system. This piecewise-linear representation can be converted to a Verilog-AMS model or a Labeled Hybrid Petri Net formal model. Results are presented for the model generation, simulation, and verification of a PLL phase detector circuit."><link rel=alternate hreflang=en-us href=/publication/little-application-2007/><link rel=preconnect href=https://fonts.gstatic.com crossorigin><meta name=theme-color content="#2962ff"><link rel=stylesheet href=https://cdnjs.cloudflare.com/ajax/libs/academicons/1.9.0/css/academicons.min.css integrity="sha512-W4yqoT1+8NLkinBLBZko+dFB2ZbHsYLDdr50VElllRcNt2Q4/GSs6u71UHKxB7S6JEMCp5Ve4xjh3eGQl/HRvg==" crossorigin=anonymous><link rel=stylesheet href=https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.14.0/css/all.min.css integrity="sha256-FMvZuGapsJLjouA6k7Eo2lusoAX9i0ShlWFG6qt7SLc=" crossorigin=anonymous><link rel=stylesheet href=https://cdnjs.cloudflare.com/ajax/libs/fancybox/3.5.7/jquery.fancybox.min.css integrity="sha256-Vzbj7sDDS/woiFS3uNKo8eIuni59rjyNGtXfstRzStA=" crossorigin=anonymous><link rel=stylesheet href=https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.2.0/styles/github.min.css crossorigin=anonymous title=hl-light><link rel=stylesheet href=https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.2.0/styles/dracula.min.css crossorigin=anonymous title=hl-dark disabled><link rel=stylesheet href=https://cdnjs.cloudflare.com/ajax/libs/leaflet/1.7.1/leaflet.min.css integrity="sha512-1xoFisiGdy9nvho8EgXuXvnpR5GAMSjFwp40gSRE3NwdUdIMIKuPa7bqoUhLD0O/5tPNhteAsE5XyyMi5reQVA==" crossorigin=anonymous><script src=https://cdnjs.cloudflare.com/ajax/libs/lazysizes/5.2.2/lazysizes.min.js integrity="sha512-TmDwFLhg3UA4ZG0Eb4MIyT1O1Mb+Oww5kFG0uHqXsdbyZz9DcvYQhKpGgNkamAI6h2lGGZq2X8ftOJvF/XjTUg==" crossorigin=anonymous async></script><link rel=stylesheet href="https://fonts.googleapis.com/css?family=Montserrat:400,700%7CRoboto:400,400italic,700%7CRoboto+Mono&display=swap"><link rel=stylesheet href=/css/wowchemy.css><link rel=manifest href=/index.webmanifest><link rel=icon type=image/png href=/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_32x32_fill_lanczos_center_2.png><link rel=apple-touch-icon type=image/png href=/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_192x192_fill_lanczos_center_2.png><link rel=canonical href=/publication/little-application-2007/><meta property="twitter:card" content="summary"><meta property="og:site_name" content="Genetic Logic Lab"><meta property="og:url" content="/publication/little-application-2007/"><meta property="og:title" content="Application of Automated Model Generation Techniques to Analog/Mixed-Signal Circuits | Genetic Logic Lab"><meta property="og:description" content="Abstract models of analog/mixed-signal (AMS) circuits can be used for formal verification and system-level simulation. The difficulty of creating these models precludes their widespread use. This paper presents an automated method to generate abstract models appropriate for system-level simulation and formal verification. This method uses simulation traces and thresholds on the design variables to generate a piecewise-linear representation of the system. This piecewise-linear representation can be converted to a Verilog-AMS model or a Labeled Hybrid Petri Net formal model. Results are presented for the model generation, simulation, and verification of a PLL phase detector circuit."><meta property="og:image" content="/images/logo.svg"><meta property="twitter:image" content="/images/logo.svg"><meta property="og:locale" content="en-us"><meta property="article:published_time" content="2021-01-15T21:34:41+00:00"><meta property="article:modified_time" content="2021-01-15T21:34:41+00:00"><script type=application/ld+json>{"@context":"https://schema.org","@type":"Article","mainEntityOfPage":{"@type":"WebPage","@id":"/publication/little-application-2007/"},"headline":"Application of Automated Model Generation Techniques to Analog/Mixed-Signal Circuits","datePublished":"2021-01-15T21:34:41Z","dateModified":"2021-01-15T21:34:41Z","author":{"@type":"Person","name":"Scott Little"},"publisher":{"@type":"Organization","name":"Genetic Logic Lab","logo":{"@type":"ImageObject","url":"/images/logo.svg"}},"description":"Abstract models of analog/mixed-signal (AMS) circuits can be used for formal verification and system-level simulation. The difficulty of creating these models precludes their widespread use. This paper presents an automated method to generate abstract models appropriate for system-level simulation and formal verification. This method uses simulation traces and thresholds on the design variables to generate a piecewise-linear representation of the system. This piecewise-linear representation can be converted to a Verilog-AMS model or a Labeled Hybrid Petri Net formal model. Results are presented for the model generation, simulation, and verification of a PLL phase detector circuit."}</script><title>Application of Automated Model Generation Techniques to Analog/Mixed-Signal Circuits | Genetic Logic Lab</title></head><body id=top data-spy=scroll data-offset=70 data-target=#TableOfContents><script>window.wcDarkLightEnabled=true;</script><script>const isSiteThemeDark=false;</script><script src=/js/load-theme.js></script><aside class=search-results id=search><div class=container><section class=search-header><div class="row no-gutters justify-content-between mb-3"><div class=col-6><h1>Search</h1></div><div class="col-6 col-search-close"><a class=js-search href=#><i class="fas fa-times-circle text-muted" aria-hidden=true></i></a></div></div><div id=search-box><input name=q id=search-query placeholder=Search... autocapitalize=off autocomplete=off autocorrect=off spellcheck=false type=search class=form-control></div></section><section class=section-search-results><div id=search-hits></div></section></div></aside><nav class="navbar navbar-expand-lg navbar-light compensate-for-scrollbar" id=navbar-main><div class=container><div class="d-none d-lg-inline-flex"><a class=navbar-brand href=/><img src=/images/logo.svg alt="Genetic Logic Lab"></a></div><button type=button class=navbar-toggler data-toggle=collapse data-target=#navbar-content aria-controls=navbar aria-expanded=false aria-label="Toggle navigation">
<span><i class="fas fa-bars"></i></span></button><div class="navbar-brand-mobile-wrapper d-inline-flex d-lg-none"><a class=navbar-brand href=/><img src=/images/logo.svg alt="Genetic Logic Lab"></a></div><div class="navbar-collapse main-menu-item collapse justify-content-end" id=navbar-content><ul class="navbar-nav d-md-inline-flex"><li class=nav-item><a class=nav-link href=/#about><span>Home</span></a></li><li class=nav-item><a class=nav-link href=/people-genetic-logic-lab><span>People</span></a></li><li class=nav-item><a class=nav-link href=/research><span>Research</span></a></li><li class=nav-item><a class="nav-link active" href=/publication><span>Publications</span></a></li><li class=nav-item><a class=nav-link href=/tools><span>Tools</span></a></li><li class=nav-item><a class=nav-link href=/courses><span>Teaching</span></a></li><li class=nav-item><a class=nav-link href=/#contact><span>Contact</span></a></li></ul></div><ul class="nav-icons navbar-nav flex-row ml-auto d-flex pl-md-2"><li class=nav-item><a class="nav-link js-search" href=# aria-label=Search><i class="fas fa-search" aria-hidden=true></i></a></li><li class="nav-item dropdown theme-dropdown"><a href=# class=nav-link data-toggle=dropdown aria-haspopup=true><i class="fas fa-moon" aria-hidden=true></i></a><div class=dropdown-menu><a href=# class="dropdown-item js-set-theme-light"><span>Light</span></a>
<a href=# class="dropdown-item js-set-theme-dark"><span>Dark</span></a>
<a href=# class="dropdown-item js-set-theme-auto"><span>Automatic</span></a></div></li></ul></div></nav><div class=pub><div class="article-container pt-3"><h1>Application of Automated Model Generation Techniques to Analog/Mixed-Signal Circuits</h1><div class=article-metadata><div><span><a href=/author/scott-little/>Scott Little</a></span>, <span><a href=/author/alper-sen/>Alper Sen</a></span>, <span><a href=/author/chris-myers/>Chris Myers</a></span></div><span class=article-date>December 2007</span></div><div class="btn-links mb-3"><button type=button class="btn btn-outline-primary my-1 mr-1 js-cite-modal" data-filename=/publication/little-application-2007/cite.bib>
Cite</button>
<a class="btn btn-outline-primary my-1 mr-1" href=https://doi.org/10.1109/MTV.2007.17 target=_blank rel=noopener>DOI</a></div></div><div class=article-container><h3>Abstract</h3><p class=pub-abstract>Abstract models of analog/mixed-signal (AMS) circuits can be used for formal verification and system-level simulation. The difficulty of creating these models precludes their widespread use. This paper presents an automated method to generate abstract models appropriate for system-level simulation and formal verification. This method uses simulation traces and thresholds on the design variables to generate a piecewise-linear representation of the system. This piecewise-linear representation can be converted to a Verilog-AMS model or a Labeled Hybrid Petri Net formal model. Results are presented for the model generation, simulation, and verification of a PLL phase detector circuit.</p><div class=row><div class=col-md-1></div><div class=col-md-10><div class=row><div class="col-12 col-md-3 pub-row-heading">Type</div><div class="col-12 col-md-9"><a href=/publication/#1>Conference paper</a></div></div></div><div class=col-md-1></div></div><div class="d-md-none space-below"></div><div class=row><div class=col-md-1></div><div class=col-md-10><div class=row><div class="col-12 col-md-3 pub-row-heading">Publication</div><div class="col-12 col-md-9"><em>2007 Eighth International Workshop on Microprocessor Test and Verification</em></div></div></div><div class=col-md-1></div></div><div class="d-md-none space-below"></div><div class=space-below></div><div class=article-style></div><div class=article-tags><a class="badge badge-light" href=/tag/hardware-description-language/>hardware description language</a>
<a class="badge badge-light" href=/tag/mixed-analogue-digital-integrated-circuits/>mixed analogue-digital integrated circuits</a>
<a class="badge badge-light" href=/tag/verification/>verification</a>
<a class="badge badge-light" href=/tag/formal-verification/>formal verification</a>
<a class="badge badge-light" href=/tag/integrated-circuit-modeling/>Integrated circuit modeling</a>
<a class="badge badge-light" href=/tag/mixed-signal-circuit/>mixed-signal circuit</a>
<a class="badge badge-light" href=/tag/digital-simulation/>digital simulation</a>
<a class="badge badge-light" href=/tag/analog/mixed-signal-circuit/>analog/mixed-signal circuit</a>
<a class="badge badge-light" href=/tag/analogue-circuits/>analogue circuits</a>
<a class="badge badge-light" href=/tag/automated-model-generation-technique/>automated model generation technique</a>
<a class="badge badge-light" href=/tag/circuit-simulation/>circuit simulation</a>
<a class="badge badge-light" href=/tag/detectors/>Detectors</a>
<a class="badge badge-light" href=/tag/labeled-hybrid-petri-net-formal-model/>labeled hybrid Petri net formal model</a>
<a class="badge badge-light" href=/tag/modeling/>modeling</a>
<a class="badge badge-light" href=/tag/phase-locked-loops/>phase locked loops</a>
<a class="badge badge-light" href=/tag/piecewise-linear-techniques/>piecewise linear techniques</a>
<a class="badge badge-light" href=/tag/pll-phase-detector-circuit/>PLL phase detector circuit</a>
<a class="badge badge-light" href=/tag/system-level-simulation/>system-level simulation</a>
<a class="badge badge-light" href=/tag/verilog-ams-model/>Verilog-AMS model</a>
<a class="badge badge-light" href=/tag/reactive-power/>reactive power</a>
<a class="badge badge-light" href=/tag/switches/>switches</a>
<a class="badge badge-light" href=/tag/petri-nets/>petri nets</a>
<a class="badge badge-light" href=/tag/phase-detection/>phase detection</a>
<a class="badge badge-light" href=/tag/capacitor/>capacitor</a>
<a class="badge badge-light" href=/tag/circuit/>circuit</a>
<a class="badge badge-light" href=/tag/hardware-design-language/>hardware design language</a></div><div class=share-box aria-hidden=true><ul class=share><li><a href="https://twitter.com/intent/tweet?url=/publication/little-application-2007/&text=Application%20of%20Automated%20Model%20Generation%20Techniques%20to%20Analog/Mixed-Signal%20Circuits" target=_blank rel=noopener class=share-btn-twitter><i class="fab fa-twitter"></i></a></li><li><a href="https://www.facebook.com/sharer.php?u=/publication/little-application-2007/&t=Application%20of%20Automated%20Model%20Generation%20Techniques%20to%20Analog/Mixed-Signal%20Circuits" target=_blank rel=noopener class=share-btn-facebook><i class="fab fa-facebook"></i></a></li><li><a href="mailto:?subject=Application%20of%20Automated%20Model%20Generation%20Techniques%20to%20Analog/Mixed-Signal%20Circuits&body=/publication/little-application-2007/" target=_blank rel=noopener class=share-btn-email><i class="fas fa-envelope"></i></a></li><li><a href="https://www.linkedin.com/shareArticle?url=/publication/little-application-2007/&title=Application%20of%20Automated%20Model%20Generation%20Techniques%20to%20Analog/Mixed-Signal%20Circuits" target=_blank rel=noopener class=share-btn-linkedin><i class="fab fa-linkedin-in"></i></a></li><li><a href="whatsapp://send?text=Application%20of%20Automated%20Model%20Generation%20Techniques%20to%20Analog/Mixed-Signal%20Circuits%20/publication/little-application-2007/" target=_blank rel=noopener class=share-btn-whatsapp><i class="fab fa-whatsapp"></i></a></li><li><a href="https://service.weibo.com/share/share.php?url=/publication/little-application-2007/&title=Application%20of%20Automated%20Model%20Generation%20Techniques%20to%20Analog/Mixed-Signal%20Circuits" target=_blank rel=noopener class=share-btn-weibo><i class="fab fa-weibo"></i></a></li></ul></div><div class="media author-card content-widget-hr"><a href=/author/scott-little/><img class="avatar mr-3 avatar-circle" src=/author/scott-little/avatar_huc199f4f286b487e5452021a46bb1e981_6027_270x270_fill_q90_lanczos_center.jpg alt="Scott Little"></a><div class=media-body><h5 class=card-title><a href=/author/scott-little/>Scott Little</a></h5><h6 class=card-subtitle>Maxim Integrated, Principal Member of Technical Staff</h6><ul class=network-icon aria-hidden=true><li><a href=https://www.linkedin.com/in/scottrlittle target=_blank rel=noopener><i class="fas fa-user-graduate"></i></a></li><li><a href=https://www.cs.utah.edu/ target=_blank rel=noopener><i class="Custom_University Custom_University-university-logo"></i></a></li></ul></div></div><div class="media author-card content-widget-hr"><a href=/author/chris-myers/><img class="avatar mr-3 avatar-circle" src=/author/chris-myers/avatar_hu273bed23b16019d2ef9d2ad3658184f6_23018_270x270_fill_q90_lanczos_center.jpg alt="Chris Myers"></a><div class=media-body><h5 class=card-title><a href=/author/chris-myers/>Chris Myers</a></h5><h6 class=card-subtitle>Department Chair / Professor</h6><ul class=network-icon aria-hidden=true><li><a href=https://www.colorado.edu/ecee/chris-myers target=_blank rel=noopener><i class="fas fa-user-graduate"></i></a></li><li><a href=https://github.com/cjmyers target=_blank rel=noopener><i class="fab fa-github"></i></a></li><li><a href=https://orcid.org/0000-0002-8762-8444 target=_blank rel=noopener><i class="fab fa-orcid"></i></a></li><li><a href=https://www.colorado.edu/ecee target=_blank rel=noopener><i class="Custom_University Custom_University-university-logo"></i></a></li></ul></div></div><div class="article-widget content-widget-hr"><h3>Related</h3><ul><li><a href=/publication/walter-symbolic-2007/>Symbolic Model Checking of Analog/Mixed-Signal Circuits</a></li><li><a href=/publication/little-verification-2006/>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</a></li><li><a href=/publication/little-verification-2011/>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</a></li><li><a href=/publication/walter-verification-2008/>Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods</a></li><li><a href=/publication/myers-poset-1999/>POSET timing and its application to the synthesis and verification of gate-level timed circuits</a></li></ul></div></div></div><script src=https://cdnjs.cloudflare.com/ajax/libs/jquery/3.5.1/jquery.min.js integrity="sha256-9/aliU8dGd2tb6OSsuzixeV4y/faTqgFtohetphbbj0=" crossorigin=anonymous></script><script src=https://cdnjs.cloudflare.com/ajax/libs/jquery.imagesloaded/4.1.4/imagesloaded.pkgd.min.js integrity="sha256-lqvxZrPLtfffUl2G/e7szqSvPBILGbwmsGE1MKlOi0Q=" crossorigin=anonymous></script><script src=https://cdnjs.cloudflare.com/ajax/libs/jquery.isotope/3.0.6/isotope.pkgd.min.js integrity="sha256-CBrpuqrMhXwcLLUd5tvQ4euBHCdh7wGlDfNz8vbu/iI=" crossorigin=anonymous></script><script src=https://cdnjs.cloudflare.com/ajax/libs/fancybox/3.5.7/jquery.fancybox.min.js integrity="sha256-yt2kYMy0w8AbtF89WXb2P1rfjcP/HTHLT7097U8Y5b8=" crossorigin=anonymous></script><script src=https://cdnjs.cloudflare.com/ajax/libs/instant.page/5.1.0/instantpage.min.js integrity="sha512-1+qUtKoh9XZW7j+6LhRMAyOrgSQKenQ4mluTR+cvxXjP1Z54RxZuzstR/H9kgPXQsVB8IW7DMDFUJpzLjvhGSQ==" crossorigin=anonymous></script><script src=https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.2.0/highlight.min.js integrity="sha512-TDKKr+IvoqZnPzc3l35hdjpHD0m+b2EC2SrLEgKDRWpxf2rFCxemkgvJ5kfU48ip+Y+m2XVKyOCD85ybtlZDmw==" crossorigin=anonymous></script><script src=https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.2.0/languages/r.min.js></script><script src=https://cdnjs.cloudflare.com/ajax/libs/leaflet/1.7.1/leaflet.min.js integrity="sha512-SeiQaaDh73yrb56sTW/RgVdi/mMqNeM2oBwubFHagc5BkixSpP1fvqF47mKzPGWYSSy4RwbBunrJBQ4Co8fRWA==" crossorigin=anonymous></script><script>const code_highlighting=true;</script><script>const search_config={"indexURI":"/index.json","minLength":1,"threshold":0.3};const i18n={"no_results":"No results found","placeholder":"Search...","results":"results found"};const content_type={'post':"Posts",'project':"Projects",'publication':"Publications",'talk':"Talks",'slides':"Slides"};</script><script id=search-hit-fuse-template type=text/x-template>
      <div class="search-hit" id="summary-{{key}}">
      <div class="search-hit-content">
        <div class="search-hit-name">
          <a href="{{relpermalink}}">{{title}}</a>
          <div class="article-metadata search-hit-type">{{type}}</div>
          <p class="search-hit-description">{{snippet}}</p>
        </div>
      </div>
      </div>
    </script><script src=https://cdnjs.cloudflare.com/ajax/libs/fuse.js/3.2.1/fuse.min.js integrity="sha256-VzgmKYmhsGNNN4Ph1kMW+BjoYJM2jV5i4IlFoeZA9XI=" crossorigin=anonymous></script><script src=https://cdnjs.cloudflare.com/ajax/libs/mark.js/8.11.1/jquery.mark.min.js integrity="sha256-4HLtjeVgH0eIB3aZ9mLYF6E8oU5chNdjU6p6rrXpl9U=" crossorigin=anonymous></script><script src=/js/wowchemy.min.4c2bca31150ce93c5a5e43b8a50f22fd.js></script><div class=container><footer class=site-footer><p class=powered-by></p><p class=powered-by>Published with
<a href=https://wowchemy.com target=_blank rel=noopener>Wowchemy</a> —
the free, <a href=https://github.com/wowchemy/wowchemy-hugo-modules target=_blank rel=noopener>open source</a> website builder that empowers creators.
<span class=float-right aria-hidden=true><a href=# class=back-to-top><span class=button_icon><i class="fas fa-chevron-up fa-2x"></i></span></a></span></p></footer></div><div id=modal class="modal fade" role=dialog><div class=modal-dialog><div class=modal-content><div class=modal-header><h5 class=modal-title>Cite</h5><button type=button class=close data-dismiss=modal aria-label=Close>
<span aria-hidden=true>&#215;</span></button></div><div class=modal-body><pre><code class="tex hljs"></code></pre></div><div class=modal-footer><a class="btn btn-outline-primary my-1 js-copy-cite" href=# target=_blank><i class="fas fa-copy"></i>Copy</a>
<a class="btn btn-outline-primary my-1 js-download-cite" href=# target=_blank><i class="fas fa-download"></i>Download</a><div id=modal-error></div></div></div></div></div></body></html>