{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570755858117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570755858117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 22:04:17 2019 " "Processing started: Thu Oct 10 22:04:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570755858117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755858117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755858117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570755859027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570755859027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Arch " "Found design unit 1: ula-Arch" {  } { { "ula.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/ula.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871177 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/ula.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-Arch " "Found design unit 1: UC-Arch" {  } { { "UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/UC.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871192 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/UC.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-Arc " "Found design unit 1: somador-Arc" {  } { { "somador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/somador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871192 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-initFileROM " "Found design unit 1: rom-initFileROM" {  } { { "rom.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/rom.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871192 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio-estrutural " "Found design unit 1: Relogio-estrutural" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871208 ""} { "Info" "ISGN_ENTITY_NAME" "1 Relogio " "Found entity 1: Relogio" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-Arch " "Found design unit 1: pc-Arch" {  } { { "pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/pc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871208 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxULA-Arc " "Found design unit 1: muxULA-Arc" {  } { { "muxULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxULA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871208 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxULA " "Found entity 1: muxULA" {  } { { "muxULA.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871208 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1570755871223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Arc " "Found design unit 1: mux-Arc" {  } { { "mux.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/mux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871223 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io-Arc " "Found design unit 1: io-Arc" {  } { { "io.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/io.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871223 ""} { "Info" "ISGN_ENTITY_NAME" "1 io " "Found entity 1: io" {  } { { "io.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/io.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-Arc " "Found design unit 1: flipflop-Arc" {  } { { "flipflop.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/flipflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871239 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871239 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Arc " "Found design unit 1: decoder-Arc" {  } { { "decoder.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/decoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871239 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7segdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7segdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7SegDisplay-comportamento " "Found design unit 1: conversorHex7SegDisplay-comportamento" {  } { { "conversorHex7SegDisplay.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/conversorHex7SegDisplay.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871255 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7SegDisplay " "Found entity 1: conversorHex7SegDisplay" {  } { { "conversorHex7SegDisplay.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/conversorHex7SegDisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chaves.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chaves.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chaves-Arc " "Found design unit 1: chaves-Arc" {  } { { "chaves.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/chaves.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871255 ""} { "Info" "ISGN_ENTITY_NAME" "1 chaves " "Found entity 1: chaves" {  } { { "chaves.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/chaves.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoderegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancodeRegistradores-comportamento " "Found design unit 1: BancodeRegistradores-comportamento" {  } { { "BancodeRegistradores.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/BancodeRegistradores.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871255 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancodeRegistradores " "Found entity 1: BancodeRegistradores" {  } { { "BancodeRegistradores.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/BancodeRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico2-divInteiro " "Found design unit 1: divisorGenerico2-divInteiro" {  } { { "divisorGenerico2.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871270 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico2 " "Found entity 1: divisorGenerico2" {  } { { "divisorGenerico2.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxvel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxvel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxVel-Arc " "Found design unit 1: muxVel-Arc" {  } { { "muxVel.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxVel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871270 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxVel " "Found entity 1: muxVel" {  } { { "muxVel.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxVel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-Arch " "Found design unit 1: Processador-Arch" {  } { { "Processador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871270 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_compare-Arc " "Found design unit 1: reg_compare-Arc" {  } { { "reg_compare.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/reg_compare.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871286 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_compare " "Found entity 1: reg_compare" {  } { { "reg_compare.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/reg_compare.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopreset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopreset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fliflopRESET-arc_fliflopRESET " "Found design unit 1: fliflopRESET-arc_fliflopRESET" {  } { { "flipflopRESET.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/flipflopRESET.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871286 ""} { "Info" "ISGN_ENTITY_NAME" "1 fliflopRESET " "Found entity 1: fliflopRESET" {  } { { "flipflopRESET.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/flipflopRESET.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxIO-Arc " "Found design unit 1: muxIO-Arc" {  } { { "muxIO.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxIO.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871302 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxIO " "Found entity 1: muxIO" {  } { { "muxIO.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxIO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico3-divInteiro " "Found design unit 1: divisorGenerico3-divInteiro" {  } { { "divisorGenerico3.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871302 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico3 " "Found entity 1: divisorGenerico3" {  } { { "divisorGenerico3.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico4-divInteiro " "Found design unit 1: divisorGenerico4-divInteiro" {  } { { "divisorGenerico4.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871302 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico4 " "Found entity 1: divisorGenerico4" {  } { { "divisorGenerico4.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570755871302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Relogio " "Elaborating entity \"Relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570755871427 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR Relogio.vhd(23) " "VHDL Signal Declaration warning at Relogio.vhd(23): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570755871427 "|Relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "habChaves Relogio.vhd(54) " "Verilog HDL or VHDL warning at Relogio.vhd(54): object \"habChaves\" assigned a value but never read" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570755871427 "|Relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "habilitaBaseTempo Relogio.vhd(55) " "Verilog HDL or VHDL warning at Relogio.vhd(55): object \"habilitaBaseTempo\" assigned a value but never read" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570755871427 "|Relogio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:DE " "Elaborating entity \"decoder\" for hierarchy \"decoder:DE\"" {  } { { "Relogio.vhd" "DE" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755871458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:ROM " "Elaborating entity \"rom\" for hierarchy \"rom:ROM\"" {  } { { "Relogio.vhd" "ROM" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755871458 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "content rom.vhd(22) " "VHDL Signal Declaration warning at rom.vhd(22): used implicit default value for signal \"content\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rom.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/rom.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570755871458 "|Relogio|rom:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador Processador:PR " "Elaborating entity \"Processador\" for hierarchy \"Processador:PR\"" {  } { { "Relogio.vhd" "PR" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755871473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador Processador:PR\|somador:Somador " "Elaborating entity \"somador\" for hierarchy \"Processador:PR\|somador:Somador\"" {  } { { "Processador.vhd" "Somador" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755871473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux Processador:PR\|mux:Mux2_Jump " "Elaborating entity \"mux\" for hierarchy \"Processador:PR\|mux:Mux2_Jump\"" {  } { { "Processador.vhd" "Mux2_Jump" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755871473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc Processador:PR\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"Processador:PR\|pc:PC\"" {  } { { "Processador.vhd" "PC" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755871473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC Processador:PR\|UC:UC " "Elaborating entity \"UC\" for hierarchy \"Processador:PR\|UC:UC\"" {  } { { "Processador.vhd" "UC" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755871473 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HabCmp UC.vhd(51) " "Inferred latch for \"HabCmp\" at UC.vhd(51)" {  } { { "UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/UC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871489 "|Relogio|Processador:PR|UC:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxULA Processador:PR\|muxULA:Mux_entrada_ULA " "Elaborating entity \"muxULA\" for hierarchy \"Processador:PR\|muxULA:Mux_entrada_ULA\"" {  } { { "Processador.vhd" "Mux_entrada_ULA" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755871489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancodeRegistradores Processador:PR\|BancodeRegistradores:BR " "Elaborating entity \"BancodeRegistradores\" for hierarchy \"Processador:PR\|BancodeRegistradores:BR\"" {  } { { "Processador.vhd" "BR" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755871489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula Processador:PR\|ula:ULA " "Elaborating entity \"ula\" for hierarchy \"Processador:PR\|ula:ULA\"" {  } { { "Processador.vhd" "ULA" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755871489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_compare Processador:PR\|reg_compare:REG_IG " "Elaborating entity \"reg_compare\" for hierarchy \"Processador:PR\|reg_compare:REG_IG\"" {  } { { "Processador.vhd" "REG_IG" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755871489 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita reg_compare.vhd(20) " "VHDL Process Statement warning at reg_compare.vhd(20): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_compare.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/reg_compare.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570755871489 "|Relogio|Processador:PR|reg_compare:REG_IG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico:BASE_TEMPO2 " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico:BASE_TEMPO2\"" {  } { { "Relogio.vhd" "BASE_TEMPO2" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755871505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico2 divisorGenerico2:BASE_TEMPO3 " "Elaborating entity \"divisorGenerico2\" for hierarchy \"divisorGenerico2:BASE_TEMPO3\"" {  } { { "Relogio.vhd" "BASE_TEMPO3" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755871505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico3 divisorGenerico3:BASE_TEMPO4 " "Elaborating entity \"divisorGenerico3\" for hierarchy \"divisorGenerico3:BASE_TEMPO4\"" {  } { { "Relogio.vhd" "BASE_TEMPO4" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755871520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico4 divisorGenerico4:BASE_TEMPO5 " "Elaborating entity \"divisorGenerico4\" for hierarchy \"divisorGenerico4:BASE_TEMPO5\"" {  } { { "Relogio.vhd" "BASE_TEMPO5" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755871520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxVel muxVel:Mux_Vel " "Elaborating entity \"muxVel\" for hierarchy \"muxVel:Mux_Vel\"" {  } { { "Relogio.vhd" "Mux_Vel" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755871536 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X muxVel.vhd(27) " "Inferred latch for \"X\" at muxVel.vhd(27)" {  } { { "muxVel.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxVel.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755871536 "|Relogio|muxVel:Mux_Vel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fliflopRESET fliflopRESET:tf " "Elaborating entity \"fliflopRESET\" for hierarchy \"fliflopRESET:tf\"" {  } { { "Relogio.vhd" "tf" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755871536 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset flipflopRESET.vhd(23) " "VHDL Process Statement warning at flipflopRESET.vhd(23): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flipflopRESET.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/flipflopRESET.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570755871536 "|Relogio|fliflopRESET:tf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ampm flipflopRESET.vhd(24) " "VHDL Process Statement warning at flipflopRESET.vhd(24): signal \"ampm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flipflopRESET.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/flipflopRESET.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570755871536 "|Relogio|fliflopRESET:tf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7SegDisplay conversorHex7SegDisplay:DISPLAY0 " "Elaborating entity \"conversorHex7SegDisplay\" for hierarchy \"conversorHex7SegDisplay:DISPLAY0\"" {  } { { "Relogio.vhd" "DISPLAY0" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755871536 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxVel:Mux_Vel\|X " "LATCH primitive \"muxVel:Mux_Vel\|X\" is permanently enabled" {  } { { "muxVel.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxVel.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570755871864 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "muxVel:Mux_Vel\|X~0 " "Found clock multiplexer muxVel:Mux_Vel\|X~0" {  } { { "muxVel.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxVel.vhd" 16 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1570755872039 "|Relogio|muxVel:Mux_Vel|X~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1570755872039 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Processador:PR\|BancodeRegistradores:BR\|registrador " "RAM logic \"Processador:PR\|BancodeRegistradores:BR\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "BancodeRegistradores.vhd" "registrador" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/BancodeRegistradores.vhd" 33 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1570755872055 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1570755872055 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fliflopRESET:tf\|saida_clk\[3\] fliflopRESET:tf\|saida_clk\[3\]~_emulated fliflopRESET:tf\|saida_clk\[3\]~1 " "Register \"fliflopRESET:tf\|saida_clk\[3\]\" is converted into an equivalent circuit using register \"fliflopRESET:tf\|saida_clk\[3\]~_emulated\" and latch \"fliflopRESET:tf\|saida_clk\[3\]~1\"" {  } { { "flipflopRESET.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/flipflopRESET.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1570755872640 "|Relogio|fliflopRESET:tf|saida_clk[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1570755872640 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570755872921 "|Relogio|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570755872921 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570755873015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570755875437 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570755875437 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570755875516 "|Relogio|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570755875516 "|Relogio|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570755875516 "|Relogio|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570755875516 "|Relogio|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570755875516 "|Relogio|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570755875516 "|Relogio|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570755875516 "|Relogio|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570755875516 "|Relogio|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570755875516 "|Relogio|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570755875516 "|Relogio|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570755875516 "|Relogio|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570755875516 "|Relogio|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570755875516 "|Relogio|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570755875516 "|Relogio|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570755875516 "|Relogio|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570755875516 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "668 " "Implemented 668 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570755875516 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570755875516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "567 " "Implemented 567 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570755875516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570755875516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570755875547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 22:04:35 2019 " "Processing ended: Thu Oct 10 22:04:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570755875547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570755875547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570755875547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570755875547 ""}
