<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="UART_INTERFACE_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="UART_INTERFACE_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="418,596.200 ns"></ZoomStartTime>
      <ZoomEndTime time="418,934.401 ns"></ZoomEndTime>
      <Cursor1Time time="418,665.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="340"></NameColumnWidth>
      <ValueColumnWidth column_width="145"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="26" />
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_clk" type="logic">
      <obj_property name="ElementShortName">i_clk</obj_property>
      <obj_property name="ObjectShortName">i_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_rst" type="logic">
      <obj_property name="ElementShortName">i_rst</obj_property>
      <obj_property name="ObjectShortName">i_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_clk_per_bit" type="array">
      <obj_property name="ElementShortName">i_clk_per_bit[23:0]</obj_property>
      <obj_property name="ObjectShortName">i_clk_per_bit[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_rx_idle_timer" type="array">
      <obj_property name="ElementShortName">i_rx_idle_timer[15:0]</obj_property>
      <obj_property name="ObjectShortName">i_rx_idle_timer[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_data_width" type="array">
      <obj_property name="ElementShortName">i_data_width[1:0]</obj_property>
      <obj_property name="ObjectShortName">i_data_width[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_parity_en" type="logic">
      <obj_property name="ElementShortName">i_parity_en</obj_property>
      <obj_property name="ObjectShortName">i_parity_en</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_parity" type="logic">
      <obj_property name="ElementShortName">i_parity</obj_property>
      <obj_property name="ObjectShortName">i_parity</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_stop_bit" type="logic">
      <obj_property name="ElementShortName">i_stop_bit</obj_property>
      <obj_property name="ObjectShortName">i_stop_bit</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_rd_en" type="logic">
      <obj_property name="ElementShortName">i_rd_en</obj_property>
      <obj_property name="ObjectShortName">i_rd_en</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/o_data_out" type="array">
      <obj_property name="ElementShortName">o_data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">o_data_out[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/o_valid" type="logic">
      <obj_property name="ElementShortName">o_valid</obj_property>
      <obj_property name="ObjectShortName">o_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/o_full" type="logic">
      <obj_property name="ElementShortName">o_full</obj_property>
      <obj_property name="ObjectShortName">o_full</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/o_empty" type="logic">
      <obj_property name="ElementShortName">o_empty</obj_property>
      <obj_property name="ObjectShortName">o_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/o_data_cnt" type="array">
      <obj_property name="ElementShortName">o_data_cnt[7:0]</obj_property>
      <obj_property name="ObjectShortName">o_data_cnt[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/o_rd_err" type="logic">
      <obj_property name="ElementShortName">o_rd_err</obj_property>
      <obj_property name="ObjectShortName">o_rd_err</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/o_rx_idle" type="logic">
      <obj_property name="ElementShortName">o_rx_idle</obj_property>
      <obj_property name="ObjectShortName">o_rx_idle</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/i_rx" type="logic">
      <obj_property name="ElementShortName">i_rx</obj_property>
      <obj_property name="ObjectShortName">i_rx</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/s_uart_rx_data" type="array">
      <obj_property name="ElementShortName">s_uart_rx_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">s_uart_rx_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/s_uart_valid" type="logic">
      <obj_property name="ElementShortName">s_uart_valid</obj_property>
      <obj_property name="ObjectShortName">s_uart_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/s_rx_busy" type="logic">
      <obj_property name="ElementShortName">s_rx_busy</obj_property>
      <obj_property name="ObjectShortName">s_rx_busy</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/s_rx_busy_reg" type="logic">
      <obj_property name="ElementShortName">s_rx_busy_reg</obj_property>
      <obj_property name="ObjectShortName">s_rx_busy_reg</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/s_rx_busy_f_edge" type="logic">
      <obj_property name="ElementShortName">s_rx_busy_f_edge</obj_property>
      <obj_property name="ObjectShortName">s_rx_busy_f_edge</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/s_rx_idle_timer" type="array">
      <obj_property name="ElementShortName">s_rx_idle_timer[15:0]</obj_property>
      <obj_property name="ObjectShortName">s_rx_idle_timer[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/s_timer_en" type="logic">
      <obj_property name="ElementShortName">s_timer_en</obj_property>
      <obj_property name="ObjectShortName">s_timer_en</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/s_rx_idle" type="logic">
      <obj_property name="ElementShortName">s_rx_idle</obj_property>
      <obj_property name="ObjectShortName">s_rx_idle</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_INTERFACE_tb/DUT/UART_RX_INTERFACE_inst/g_fifo_depth" type="other">
      <obj_property name="ElementShortName">g_fifo_depth</obj_property>
      <obj_property name="ObjectShortName">g_fifo_depth</obj_property>
   </wvobject>
</wave_config>
