#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Sep 26 18:16:24 2020
# Process ID: 24468
# Current directory: C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/Hello_Zynq.runs/synth_1
# Command line: vivado.exe -log design_2_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_wrapper.tcl
# Log file: C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/Hello_Zynq.runs/synth_1/design_2_wrapper.vds
# Journal file: C:/GitHub/ReconHardware/FPGA_Files/Projects/Hello_Zynq/Hello_Zynq.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
