Coverage Report by instance with details

=================================================================================
=== Instance: /control_test
=== Design Unit: work.control_test
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%

================================Branch Details================================

Branch Coverage for instance /control_test

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File control_test.sv
------------------------------------IF Branch------------------------------------
    120                                      519     Count coming in to IF
    120             1                    ***0***     
                                             519     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    128                                      519     Count coming in to IF
    128             1                         65     
                                             454     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         2         1    66.66%

================================Condition Details================================

Condition Coverage for instance /control_test --

  File control_test.sv
----------------Focused Condition View-------------------
Line       120 Item    1  (response_net !== response_mem[response_num])
Condition totals: 0 of 1 input term covered = 0.00%

                                     Input Term   Covered  Reason for no coverage   Hint
                                    -----------  --------  -----------------------  --------------
  (response_net !== response_mem[response_num])         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                       Non-masking condition(s)      
 ---------  ---------  --------------------                             -------------------------     
  Row   1:          1  (response_net !== response_mem[response_num])_0  -                             
  Row   2:    ***0***  (response_net !== response_mem[response_num])_1  -                             

----------------Focused Condition View-------------------
Line       128 Item    1  (response_num[2:0] == 7)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       133 Item    1  (stimulus_num <= 64)
Condition totals: 1 of 1 input term covered = 100.00%



Covergroup Coverage:
    Covergroups                      2        na        na   100.00%
        Coverpoints/Crosses          4        na        na        na
            Covergroup Bins         96        96         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /control_test/cg_opcode                         100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_opcode                              100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/control_test/opcode_cov        100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_opcode                              100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin HLT                                            72          1          -    Covered              
        bin LDA                                            64          1          -    Covered              
        bin ADD                                            64          1          -    Covered              
        bin AND                                            64          1          -    Covered              
        bin XOR                                            64          1          -    Covered              
        bin SKZ                                            64          1          -    Covered              
        bin STO                                            64          1          -    Covered              
        bin JMP                                            64          1          -    Covered              
        bin ALU_ops[ADD]                                   64          1          -    Covered              
        bin ALU_ops[AND]                                   64          1          -    Covered              
        bin ALU_ops[XOR]                                   64          1          -    Covered              
        bin ALU_ops[LDA]                                   64          1          -    Covered              
        bin nonALU[HLT]                                    72          1          -    Covered              
        bin nonALU[SKZ]                                    64          1          -    Covered              
        bin nonALU[STO]                                    64          1          -    Covered              
        bin nonALU[JMP]                                    64          1          -    Covered              
 TYPE /control_test/cg_state_opcode                   100.00%        100          -    Covered              
    covered/total bins:                                    80         80          -                      
    missing/total bins:                                     0         80          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_state                               100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_opcode                              100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cx_state_opcode                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/control_test/state_cov         100.00%        100          -    Covered              
    covered/total bins:                                    80         80          -                      
    missing/total bins:                                     0         80          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_state                               100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[INST_ADDR]                                66          1          -    Covered              
        bin auto[INST_FETCH]                               65          1          -    Covered              
        bin auto[INST_LOAD]                                65          1          -    Covered              
        bin auto[IDLE]                                     65          1          -    Covered              
        bin auto[OP_ADDR]                                  65          1          -    Covered              
        bin auto[OP_FETCH]                                 65          1          -    Covered              
        bin auto[ALU_OP]                                   65          1          -    Covered              
        bin auto[STORE]                                    64          1          -    Covered              
    Coverpoint cp_opcode                              100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[HLT]                                      72          1          -    Covered              
        bin auto[SKZ]                                      64          1          -    Covered              
        bin auto[ADD]                                      64          1          -    Covered              
        bin auto[AND]                                      64          1          -    Covered              
        bin auto[XOR]                                      64          1          -    Covered              
        bin auto[LDA]                                      64          1          -    Covered              
        bin auto[STO]                                      64          1          -    Covered              
        bin auto[JMP]                                      64          1          -    Covered              
    Cross cx_state_opcode                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[STORE],auto[JMP]>                     8          1          -    Covered              
            bin <auto[ALU_OP],auto[JMP]>                    8          1          -    Covered              
            bin <auto[OP_FETCH],auto[JMP]>                  8          1          -    Covered              
            bin <auto[OP_ADDR],auto[JMP]>                   8          1          -    Covered              
            bin <auto[IDLE],auto[JMP]>                      8          1          -    Covered              
            bin <auto[INST_LOAD],auto[JMP]>                 8          1          -    Covered              
            bin <auto[INST_FETCH],auto[JMP]>                8          1          -    Covered              
            bin <auto[INST_ADDR],auto[JMP]>                 8          1          -    Covered              
            bin <auto[STORE],auto[STO]>                     8          1          -    Covered              
            bin <auto[ALU_OP],auto[STO]>                    8          1          -    Covered              
            bin <auto[OP_FETCH],auto[STO]>                  8          1          -    Covered              
            bin <auto[OP_ADDR],auto[STO]>                   8          1          -    Covered              
            bin <auto[IDLE],auto[STO]>                      8          1          -    Covered              
            bin <auto[INST_LOAD],auto[STO]>                 8          1          -    Covered              
            bin <auto[INST_FETCH],auto[STO]>                8          1          -    Covered              
            bin <auto[INST_ADDR],auto[STO]>                 8          1          -    Covered              
            bin <auto[STORE],auto[LDA]>                     8          1          -    Covered              
            bin <auto[ALU_OP],auto[LDA]>                    8          1          -    Covered              
            bin <auto[OP_FETCH],auto[LDA]>                  8          1          -    Covered              
            bin <auto[OP_ADDR],auto[LDA]>                   8          1          -    Covered              
            bin <auto[IDLE],auto[LDA]>                      8          1          -    Covered              
            bin <auto[INST_LOAD],auto[LDA]>                 8          1          -    Covered              
            bin <auto[INST_FETCH],auto[LDA]>                8          1          -    Covered              
            bin <auto[INST_ADDR],auto[LDA]>                 8          1          -    Covered              
            bin <auto[STORE],auto[XOR]>                     8          1          -    Covered              
            bin <auto[ALU_OP],auto[XOR]>                    8          1          -    Covered              
            bin <auto[OP_FETCH],auto[XOR]>                  8          1          -    Covered              
            bin <auto[OP_ADDR],auto[XOR]>                   8          1          -    Covered              
            bin <auto[IDLE],auto[XOR]>                      8          1          -    Covered              
            bin <auto[INST_LOAD],auto[XOR]>                 8          1          -    Covered              
            bin <auto[INST_FETCH],auto[XOR]>                8          1          -    Covered              
            bin <auto[INST_ADDR],auto[XOR]>                 8          1          -    Covered              
            bin <auto[STORE],auto[AND]>                     8          1          -    Covered              
            bin <auto[ALU_OP],auto[AND]>                    8          1          -    Covered              
            bin <auto[OP_FETCH],auto[AND]>                  8          1          -    Covered              
            bin <auto[OP_ADDR],auto[AND]>                   8          1          -    Covered              
            bin <auto[IDLE],auto[AND]>                      8          1          -    Covered              
            bin <auto[INST_LOAD],auto[AND]>                 8          1          -    Covered              
            bin <auto[INST_FETCH],auto[AND]>                8          1          -    Covered              
            bin <auto[INST_ADDR],auto[AND]>                 8          1          -    Covered              
            bin <auto[STORE],auto[ADD]>                     8          1          -    Covered              
            bin <auto[ALU_OP],auto[ADD]>                    8          1          -    Covered              
            bin <auto[OP_FETCH],auto[ADD]>                  8          1          -    Covered              
            bin <auto[OP_ADDR],auto[ADD]>                   8          1          -    Covered              
            bin <auto[IDLE],auto[ADD]>                      8          1          -    Covered              
            bin <auto[INST_LOAD],auto[ADD]>                 8          1          -    Covered              
            bin <auto[INST_FETCH],auto[ADD]>                8          1          -    Covered              
            bin <auto[INST_ADDR],auto[ADD]>                 8          1          -    Covered              
            bin <auto[STORE],auto[SKZ]>                     8          1          -    Covered              
            bin <auto[ALU_OP],auto[SKZ]>                    8          1          -    Covered              
            bin <auto[OP_FETCH],auto[SKZ]>                  8          1          -    Covered              
            bin <auto[OP_ADDR],auto[SKZ]>                   8          1          -    Covered              
            bin <auto[IDLE],auto[SKZ]>                      8          1          -    Covered              
            bin <auto[INST_LOAD],auto[SKZ]>                 8          1          -    Covered              
            bin <auto[INST_FETCH],auto[SKZ]>                8          1          -    Covered              
            bin <auto[INST_ADDR],auto[SKZ]>                 8          1          -    Covered              
            bin <auto[STORE],auto[HLT]>                     8          1          -    Covered              
            bin <auto[ALU_OP],auto[HLT]>                    9          1          -    Covered              
            bin <auto[OP_FETCH],auto[HLT]>                  9          1          -    Covered              
            bin <auto[OP_ADDR],auto[HLT]>                   9          1          -    Covered              
            bin <auto[IDLE],auto[HLT]>                      9          1          -    Covered              
            bin <auto[INST_LOAD],auto[HLT]>                 9          1          -    Covered              
            bin <auto[INST_FETCH],auto[HLT]>                9          1          -    Covered              
            bin <auto[INST_ADDR],auto[HLT]>                10          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      33        26         7    78.78%

================================Statement Details================================

Statement Coverage for instance /control_test --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File control_test.sv
    34              1                       1042     
    34              2                       1041     
    54              1                        405     
    55              1                          9     
    56              1                         65     
    83              1                          1     
    84              1                          1     
    91              1                          1     
    92              1                          1     
    96              1                          1     
    97              1                    ***0***     
    98              1                    ***0***     
    105             1                          1     
    106             1                          1     
    108             1                          1     
    109             1                          1     
    110             1                          1     
    112             1                          1     
    112             2                          1     
    113             1                          1     
    113             2                          1     
    115             1                        519     
    116             1                        519     
    118             1                        519     
    121             1                    ***0***     
    122             1                    ***0***     
    123             1                    ***0***     
    124             1                    ***0***     
    125             1                    ***0***     
    129             1                         65     
    130             1                         65     
    135             1                          1     
    136             1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        186        90        96    48.38%

================================Toggle Details================================

Toggle Coverage for instance /control_test --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                   response_num[9]           0           1                               50.00 
                               response_num[10-31]           0           0                                0.00 
                                   stimulus_num[6]           0           1                               50.00 
                                stimulus_num[7-31]           0           0                                0.00 

Total Node Count     =        101 
Toggled Node Count   =         52 
Untoggled Node Count =         49 

Toggle Coverage      =      48.38% (90 of 186 bins)

COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /control_test/cg_opcode                         100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_opcode                              100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/control_test/opcode_cov        100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_opcode                              100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin HLT                                            72          1          -    Covered              
        bin LDA                                            64          1          -    Covered              
        bin ADD                                            64          1          -    Covered              
        bin AND                                            64          1          -    Covered              
        bin XOR                                            64          1          -    Covered              
        bin SKZ                                            64          1          -    Covered              
        bin STO                                            64          1          -    Covered              
        bin JMP                                            64          1          -    Covered              
        bin ALU_ops[ADD]                                   64          1          -    Covered              
        bin ALU_ops[AND]                                   64          1          -    Covered              
        bin ALU_ops[XOR]                                   64          1          -    Covered              
        bin ALU_ops[LDA]                                   64          1          -    Covered              
        bin nonALU[HLT]                                    72          1          -    Covered              
        bin nonALU[SKZ]                                    64          1          -    Covered              
        bin nonALU[STO]                                    64          1          -    Covered              
        bin nonALU[JMP]                                    64          1          -    Covered              
 TYPE /control_test/cg_state_opcode                   100.00%        100          -    Covered              
    covered/total bins:                                    80         80          -                      
    missing/total bins:                                     0         80          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_state                               100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_opcode                              100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cx_state_opcode                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/control_test/state_cov         100.00%        100          -    Covered              
    covered/total bins:                                    80         80          -                      
    missing/total bins:                                     0         80          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_state                               100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[INST_ADDR]                                66          1          -    Covered              
        bin auto[INST_FETCH]                               65          1          -    Covered              
        bin auto[INST_LOAD]                                65          1          -    Covered              
        bin auto[IDLE]                                     65          1          -    Covered              
        bin auto[OP_ADDR]                                  65          1          -    Covered              
        bin auto[OP_FETCH]                                 65          1          -    Covered              
        bin auto[ALU_OP]                                   65          1          -    Covered              
        bin auto[STORE]                                    64          1          -    Covered              
    Coverpoint cp_opcode                              100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[HLT]                                      72          1          -    Covered              
        bin auto[SKZ]                                      64          1          -    Covered              
        bin auto[ADD]                                      64          1          -    Covered              
        bin auto[AND]                                      64          1          -    Covered              
        bin auto[XOR]                                      64          1          -    Covered              
        bin auto[LDA]                                      64          1          -    Covered              
        bin auto[STO]                                      64          1          -    Covered              
        bin auto[JMP]                                      64          1          -    Covered              
    Cross cx_state_opcode                             100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[STORE],auto[JMP]>                     8          1          -    Covered              
            bin <auto[ALU_OP],auto[JMP]>                    8          1          -    Covered              
            bin <auto[OP_FETCH],auto[JMP]>                  8          1          -    Covered              
            bin <auto[OP_ADDR],auto[JMP]>                   8          1          -    Covered              
            bin <auto[IDLE],auto[JMP]>                      8          1          -    Covered              
            bin <auto[INST_LOAD],auto[JMP]>                 8          1          -    Covered              
            bin <auto[INST_FETCH],auto[JMP]>                8          1          -    Covered              
            bin <auto[INST_ADDR],auto[JMP]>                 8          1          -    Covered              
            bin <auto[STORE],auto[STO]>                     8          1          -    Covered              
            bin <auto[ALU_OP],auto[STO]>                    8          1          -    Covered              
            bin <auto[OP_FETCH],auto[STO]>                  8          1          -    Covered              
            bin <auto[OP_ADDR],auto[STO]>                   8          1          -    Covered              
            bin <auto[IDLE],auto[STO]>                      8          1          -    Covered              
            bin <auto[INST_LOAD],auto[STO]>                 8          1          -    Covered              
            bin <auto[INST_FETCH],auto[STO]>                8          1          -    Covered              
            bin <auto[INST_ADDR],auto[STO]>                 8          1          -    Covered              
            bin <auto[STORE],auto[LDA]>                     8          1          -    Covered              
            bin <auto[ALU_OP],auto[LDA]>                    8          1          -    Covered              
            bin <auto[OP_FETCH],auto[LDA]>                  8          1          -    Covered              
            bin <auto[OP_ADDR],auto[LDA]>                   8          1          -    Covered              
            bin <auto[IDLE],auto[LDA]>                      8          1          -    Covered              
            bin <auto[INST_LOAD],auto[LDA]>                 8          1          -    Covered              
            bin <auto[INST_FETCH],auto[LDA]>                8          1          -    Covered              
            bin <auto[INST_ADDR],auto[LDA]>                 8          1          -    Covered              
            bin <auto[STORE],auto[XOR]>                     8          1          -    Covered              
            bin <auto[ALU_OP],auto[XOR]>                    8          1          -    Covered              
            bin <auto[OP_FETCH],auto[XOR]>                  8          1          -    Covered              
            bin <auto[OP_ADDR],auto[XOR]>                   8          1          -    Covered              
            bin <auto[IDLE],auto[XOR]>                      8          1          -    Covered              
            bin <auto[INST_LOAD],auto[XOR]>                 8          1          -    Covered              
            bin <auto[INST_FETCH],auto[XOR]>                8          1          -    Covered              
            bin <auto[INST_ADDR],auto[XOR]>                 8          1          -    Covered              
            bin <auto[STORE],auto[AND]>                     8          1          -    Covered              
            bin <auto[ALU_OP],auto[AND]>                    8          1          -    Covered              
            bin <auto[OP_FETCH],auto[AND]>                  8          1          -    Covered              
            bin <auto[OP_ADDR],auto[AND]>                   8          1          -    Covered              
            bin <auto[IDLE],auto[AND]>                      8          1          -    Covered              
            bin <auto[INST_LOAD],auto[AND]>                 8          1          -    Covered              
            bin <auto[INST_FETCH],auto[AND]>                8          1          -    Covered              
            bin <auto[INST_ADDR],auto[AND]>                 8          1          -    Covered              
            bin <auto[STORE],auto[ADD]>                     8          1          -    Covered              
            bin <auto[ALU_OP],auto[ADD]>                    8          1          -    Covered              
            bin <auto[OP_FETCH],auto[ADD]>                  8          1          -    Covered              
            bin <auto[OP_ADDR],auto[ADD]>                   8          1          -    Covered              
            bin <auto[IDLE],auto[ADD]>                      8          1          -    Covered              
            bin <auto[INST_LOAD],auto[ADD]>                 8          1          -    Covered              
            bin <auto[INST_FETCH],auto[ADD]>                8          1          -    Covered              
            bin <auto[INST_ADDR],auto[ADD]>                 8          1          -    Covered              
            bin <auto[STORE],auto[SKZ]>                     8          1          -    Covered              
            bin <auto[ALU_OP],auto[SKZ]>                    8          1          -    Covered              
            bin <auto[OP_FETCH],auto[SKZ]>                  8          1          -    Covered              
            bin <auto[OP_ADDR],auto[SKZ]>                   8          1          -    Covered              
            bin <auto[IDLE],auto[SKZ]>                      8          1          -    Covered              
            bin <auto[INST_LOAD],auto[SKZ]>                 8          1          -    Covered              
            bin <auto[INST_FETCH],auto[SKZ]>                8          1          -    Covered              
            bin <auto[INST_ADDR],auto[SKZ]>                 8          1          -    Covered              
            bin <auto[STORE],auto[HLT]>                     8          1          -    Covered              
            bin <auto[ALU_OP],auto[HLT]>                    9          1          -    Covered              
            bin <auto[OP_FETCH],auto[HLT]>                  9          1          -    Covered              
            bin <auto[OP_ADDR],auto[HLT]>                   9          1          -    Covered              
            bin <auto[IDLE],auto[HLT]>                      9          1          -    Covered              
            bin <auto[INST_LOAD],auto[HLT]>                 9          1          -    Covered              
            bin <auto[INST_FETCH],auto[HLT]>                9          1          -    Covered              
            bin <auto[INST_ADDR],auto[HLT]>                10          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 2

Total Coverage By Instance (filtered view): 73.76%

