{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "20", "@timestamp": "2021-09-20T16:08:57.000057-04:00", "@year": "2021", "@month": "09"}, "ait:date-sort": {"@day": "18", "@year": "2015", "@month": "06"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-matched-string": "FCT", "xocs:funding-agency-acronym": "FCT", "xocs:funding-agency": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia", "xocs:funding-id": [{"$": "FCOMP-01-0124-FEDER-022682"}, {"$": "Incentivo/EEI/UI0127/2013"}, {"$": "PEst-C/EEI/UI0127/2011"}], "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100001871", "xocs:funding-agency-country": "http://sws.geonames.org/2264397/"}, "xocs:funding-addon-generated-timestamp": "2021-06-30T14:21:50.984Z", "xocs:funding-text": "The authors would like to thank Ivor Horton for his very useful comments and suggestions. This research was supported by FEDER through the Operational Program Competitiveness Factors\u2014COMPETE and by National Funds through FCT\u2014Foundation for Science and Technology in the context of projects FCOMP-01-0124-FEDER-022682 (FCT reference PEst-C/EEI/UI0127/2011) and Incentivo/EEI/UI0127/2013.", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "postal-code": "3830-193", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": {"$": "Department of Electronics, Telecommunications and Informatics/IEETA, University of Aveiro"}, "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Design and implementation of counting networks", "abstracts": "\u00a9 2013, Springer-Verlag Wien.The paper describes Hamming weight counters/comparators built on counting networks that incorporate two distinctive and important features. The counting networks are composed of simple logic (core) elements with incrementally reducing numbers of elements from the inputs to the outputs. This feature provides the same performance as the best known sorting networks with radically reduced complexity. Compared to a competitive design based on parallel counters, the propagation delays of signals passing through data independent segments within the circuit are shortened, which allows faster pipelined implementations. Several types of counting networks are elaborated, namely pure combinational, partially sequential with reusable fragments, and pipelined. The correctness of the proposed concept and scalability of the networks are proven. Formal expressions to estimate the complexity and throughput of the network are given. Finally, the results of extensive experiments, evaluations and comparisons are reported that demonstrate that the solutions proposed offer better characteristics than the best known alternatives.", "correspondence": {"affiliation": {"country": "Portugal", "postal-code": "3830-193", "@country": "prt", "city": "Aveiro", "organization": {"$": "Department of Electronics, Telecommunications and Informatics/IEETA, University of Aveiro"}}, "person": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "FPGA", "@xml:lang": "eng"}, {"$": "Hamming weight counter/comparator", "@xml:lang": "eng"}, {"$": "Parallel circuits", "@xml:lang": "eng"}, {"$": "Performance analysis and design", "@xml:lang": "eng"}, {"$": "Pipeline", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"website": {"ce:e-address": {"$": "http://www.springerlink.com/content/0010-485X", "@type": "email"}}, "translated-sourcetitle": {"$": "Computing (Vienna/New York)", "@xml:lang": "eng"}, "volisspag": {"voliss": {"@volume": "97", "@issue": "6"}, "pagerange": {"@first": "557", "@last": "577"}}, "@type": "j", "sourcetitle": "Computing", "publicationdate": {"month": "06", "year": "2015", "date-text": {"@xfab-added": "true", "$": "18 June 2015"}, "day": "18"}, "codencode": "CMPTA", "sourcetitle-abbrev": "Comput.", "@country": "aut", "issn": {"$": "0010485X", "@type": "print"}, "publicationyear": {"@first": "2015"}, "publisher": {"publishername": "Springer-Verlag Wien", "ce:e-address": {"$": "michaela.bolli@springer.at", "@type": "email"}}, "@srcid": "24407"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "619.1", "classification-description": "Pipe, Piping and Pipelines"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "723.1", "classification-description": "Computer Programming"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": [{"$": "2614"}, {"$": "1712"}, {"$": "2612"}, {"$": "1706"}, {"$": "1703"}, {"$": "2605"}]}, {"@type": "SUBJABBR", "classification": [{"$": "MATH"}, {"$": "COMP"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2015 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "22", "@year": "2015", "@month": "05"}}, "itemidlist": {"itemid": [{"$": "604390306", "@idtype": "PUI"}, {"$": "636047277", "@idtype": "CAR-ID"}, {"$": "20152100864091", "@idtype": "CPX"}, {"$": "84929321472", "@idtype": "SCP"}, {"$": "84929321472", "@idtype": "SGR"}], "ce:doi": "10.1007/s00607-013-0360-y"}}, "tail": {"bibliography": {"@refcount": "20", "reference": [{"ref-fulltext": "Bailey DG (2011) Design for embedded image processing on FPGAs. Wiley, New York", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84891583373", "@idtype": "SGR"}}, "ref-text": "Wiley, New York", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.G.", "@_fa": "true", "ce:surname": "Bailey", "ce:indexed-name": "Bailey D.G."}]}, "ref-sourcetitle": "Design for embedded image processing on FPGAs"}}, {"ref-fulltext": "Knuth DE (1973) The art of computer programming. Sorting and searching, vol 3. Addison-Wesley, USA", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "1973"}, "ref-title": {"ref-titletext": "The art of computer programming. Sorting and searching"}, "refd-itemidlist": {"itemid": {"$": "0003657590", "@idtype": "SGR"}}, "ref-text": "Addison-Wesley, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "vol 3"}}, {"ref-fulltext": "Zakrevskij A, Pottoson Yu, Cheremisiniva L (2008) Combinatorial algorithms of discrete mathematics. TUT Press, Tallinn, Estonia", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Combinatorial algorithms of discrete mathematics"}, "refd-itemidlist": {"itemid": {"$": "74349097269", "@idtype": "SGR"}}, "ref-text": "Tallinn, Estonia", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}, {"ce:given-name": "Yu", "@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Pottoson", "ce:indexed-name": "Pottoson Y."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Cheremisiniva", "ce:indexed-name": "Cheremisiniva L."}]}, "ref-sourcetitle": "TUT Press"}}, {"ref-fulltext": "Parhami B (2009) Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters. IEEE Trans Circuits Syst II Express Briefs 56(2):167\u2013171", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters"}, "refd-itemidlist": {"itemid": {"$": "62749097256", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "56", "@issue": "2"}, "pagerange": {"@first": "167", "@last": "171"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "IEEE Trans Circuits Syst II Express Briefs"}}, {"ref-fulltext": "Piestrak SJ (May 2007) Efficient hamming weight comparators of binary vectors. Electron Lett 43(11):611\u2013612", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Efficient hamming weight comparators of binary vectors"}, "refd-itemidlist": {"itemid": {"$": "34249059105", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "43", "@issue": "11"}, "pagerange": {"@first": "611", "@last": "612"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.J.", "@_fa": "true", "ce:surname": "Piestrak", "ce:indexed-name": "Piestrak S.J."}]}, "ref-sourcetitle": "Electron Lett"}}, {"ref-fulltext": "Sklyarov V, Skliarova I, Mihhailov D, Sudnitson A (2011) Implementation in FPGA of Address-based Data Sorting. In: Proceedings of 21st International Conference on Field-Programmable Logic and Applications\u2014FPL\u201911, pp 405\u2013410", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Implementation in FPGA of Address-based Data Sorting. In: Proceedings of 21st International Conference on Field-Programmable Logic and Applications\u2014FPL\u201911"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "pp 405\u2013410"}}, {"ref-fulltext": "Barral C, Coron JS, Naccache D (2004) Externalized fingerprint matching. Lect Notes Comput Sci 3072:309\u2013315", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Externalized fingerprint matching"}, "refd-itemidlist": {"itemid": {"$": "34249093015", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3072"}, "pagerange": {"@first": "309", "@last": "315"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Barral", "ce:indexed-name": "Barral C."}, {"@seq": "2", "ce:initials": "J.S.", "@_fa": "true", "ce:surname": "Coron", "ce:indexed-name": "Coron J.S."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Naccache", "ce:indexed-name": "Naccache D."}]}, "ref-sourcetitle": "Lect Notes Comput Sci"}}, {"ref-fulltext": "Asada K, Komatsu S, Ikeda M (1999) Associative memory with minimum Hamming distance detector and its application to bus data encoding. In: Proceedings of the IEEE Asia-Pacific ASIC Conference\u2014 AP-ASIC\u201999, p 282", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Associative memory with minimum Hamming distance detector and its application to bus data encoding. In: Proceedings of the IEEE Asia-Pacific ASIC Conference\u2014 AP-ASIC\u201999"}, "refd-itemidlist": {"itemid": {"$": "84929371786", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Asada", "ce:indexed-name": "Asada K."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Komatsu", "ce:indexed-name": "Komatsu S."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Ikeda", "ce:indexed-name": "Ikeda M."}]}, "ref-sourcetitle": "p 282"}}, {"ref-fulltext": "Nambiar VP, Balakrishnan S, Khalil-Hani M, Marsono MN (2013) HW/SW co-design of reconfigurable hardware-based genetic algorithm in FPGAs applicable to a variety of problems. Computing 1\u201324", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "HW/SW co-design of reconfigurable hardware-based genetic algorithm in FPGAs applicable to a variety of problems"}, "refd-itemidlist": {"itemid": {"$": "84883487128", "@idtype": "SGR"}}, "ref-volisspag": {"pagecount": {"$": "24", "@type": "arabic"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.P.", "@_fa": "true", "ce:surname": "Nambiar", "ce:indexed-name": "Nambiar V.P."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Balakrishnan", "ce:indexed-name": "Balakrishnan S."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Khalil-Hani", "ce:indexed-name": "Khalil-Hani M."}, {"@seq": "4", "ce:initials": "M.N.", "@_fa": "true", "ce:surname": "Marsono", "ce:indexed-name": "Marsono M.N."}]}, "ref-sourcetitle": "Computing"}}, {"ref-fulltext": "Skliarova I, Ferrari AB (2003) The design and implementation of a reconfigurable processor for problems of combinatorial computation. J Syst Archit (Special Issue on Reconfigurable Systems) 49(4\u20136): 211\u2013226", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "The design and implementation of a reconfigurable processor for problems of combinatorial computation"}, "refd-itemidlist": {"itemid": {"$": "0141963420", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "49", "@issue": "4-6"}, "pagerange": {"@first": "211", "@last": "226"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "J Syst Archit (Special Issue on Reconfigurable Systems)"}}, {"ref-fulltext": "Mueller R, Teubner J, Alonso G (2012) Sorting networks on FPGAs. Int J Very Large Data Bases 21(1):1\u201323", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting networks on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"pagecount": {"$": "23", "@type": "arabic"}, "voliss": {"@volume": "21", "@issue": "1"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "Int J Very Large Data Bases"}}, {"ref-fulltext": "Zuluada M, Milder P, Puschel M (2012) Computer generation of streaming sorting networks. Proceedings of the 49th design automation conference, 2012, pp 1245\u20131253", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Computer generation of streaming sorting networks"}, "refd-itemidlist": {"itemid": {"$": "84863541922", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2012"}, "pagerange": {"@first": "1245", "@last": "1253"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Zuluada", "ce:indexed-name": "Zuluada M."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Milder", "ce:indexed-name": "Milder P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Puschel", "ce:indexed-name": "Puschel M."}]}, "ref-sourcetitle": "Proceedings of the 49th design automation conference"}}, {"ref-fulltext": "Pedroni VA (Nov. 2003) Compact fixed-threshold and two-vector hamming comparators. Electron Lett 39(24):1705\u20131706", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Compact fixed-threshold and two-vector hamming comparators"}, "refd-itemidlist": {"itemid": {"$": "0345134654", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "39", "@issue": "24"}, "pagerange": {"@first": "1705", "@last": "1706"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.A.", "@_fa": "true", "ce:surname": "Pedroni", "ce:indexed-name": "Pedroni V.A."}]}, "ref-sourcetitle": "Electron Lett"}}, {"ref-fulltext": "Pedroni V (2004) Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations. Proceedings of the IEEE International Symposium on Circuits and Systems\u2014ISCAS\u20192004, pp 585\u2013588", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations"}, "refd-itemidlist": {"itemid": {"$": "4344641523", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "585", "@last": "588"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Pedroni", "ce:indexed-name": "Pedroni V."}]}, "ref-sourcetitle": "Proceedings of the IEEE International Symposium on Circuits and Systems\u2014ISCAS\u20192004"}}, {"ref-fulltext": "Wendt PD, Coyle EJ, Gallagher NC (Aug. 1986) Stack filters. IEEE Trans Acoust Speech Signal Process 34(4):898\u2013908", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "1986"}, "refd-itemidlist": {"itemid": {"$": "84939706148", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "34", "@issue": "4"}, "pagerange": {"@first": "898", "@last": "908"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.D.", "@_fa": "true", "ce:surname": "Wendt", "ce:indexed-name": "Wendt P.D."}, {"@seq": "2", "ce:initials": "E.J.", "@_fa": "true", "ce:surname": "Coyle", "ce:indexed-name": "Coyle E.J."}, {"@seq": "3", "ce:initials": "N.C.", "@_fa": "true", "ce:surname": "Gallagher", "ce:indexed-name": "Gallagher N.C."}]}, "ref-sourcetitle": "Stack filters. IEEE Trans Acoust Speech Signal Process"}}, {"ref-fulltext": "Storace M, Poggi T (2011) Digital architectures realizing piecewise-linear multivariate functions: two FPGA implementations. Int J Circ Theor Appl 39:1\u201315", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Digital architectures realizing piecewise-linear multivariate functions: two FPGA implementations"}, "refd-itemidlist": {"itemid": {"$": "78651499977", "@idtype": "SGR"}}, "ref-volisspag": {"pagecount": {"$": "15", "@type": "arabic"}, "voliss": {"@volume": "39"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Storace", "ce:indexed-name": "Storace M."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Poggi", "ce:indexed-name": "Poggi T."}]}, "ref-sourcetitle": "Int J Circ Theor Appl"}}, {"ref-fulltext": "Sklyarov V, Skliarova I (2012) Data processing in FPGA-based systems. Tutorial, Proceedings 6th international conference on application of information and communication technologies\u2014AICT, Oct 2012, pp 291\u2013295", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Data processing in FPGA-based systems. Tutorial, Proceedings 6th international conference on application of information and communication technologies\u2014AICT"}, "refd-itemidlist": {"itemid": {"$": "84872863078", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2012"}, "pagerange": {"@first": "291", "@last": "295"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Oct"}}, {"ref-fulltext": "Xilinx, 7 Series DSP48E1 Slice User Guide, available at: http://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf", "@id": "18", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84929371787", "@idtype": "SGR"}}, "ref-text": "Xilinx, 7 Series DSP48E1 Slice User Guide"}}, {"ref-fulltext": "Digilent boards, drivers, and VHDL modules, available at http://www.digilentinc.com/", "@id": "19", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.digilentinc.com/", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84929371788", "@idtype": "SGR"}}, "ref-text": "Digilent boards, drivers, and VHDL modules"}}, {"ref-fulltext": "Xillybus Lite for Zynq-7000: Easy FPGA registers with Linux. Available at http://xillybus.com/xillybus-lite", "@id": "20", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://xillybus.com/xillybus-lite", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84929371789", "@idtype": "SGR"}}, "ref-text": "Xillybus Lite for Zynq-7000: Easy FPGA registers with Linux"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "j", "eid": "2-s2.0-84929321472", "dc:description": "\u00a9 2013, Springer-Verlag Wien.The paper describes Hamming weight counters/comparators built on counting networks that incorporate two distinctive and important features. The counting networks are composed of simple logic (core) elements with incrementally reducing numbers of elements from the inputs to the outputs. This feature provides the same performance as the best known sorting networks with radically reduced complexity. Compared to a competitive design based on parallel counters, the propagation delays of signals passing through data independent segments within the circuit are shortened, which allows faster pipelined implementations. Several types of counting networks are elaborated, namely pure combinational, partially sequential with reusable fragments, and pipelined. The correctness of the proposed concept and scalability of the networks are proven. Formal expressions to estimate the complexity and throughput of the network are given. Finally, the results of extensive experiments, evaluations and comparisons are reported that demonstrate that the solutions proposed offer better characteristics than the best known alternatives.", "prism:coverDate": "2015-06-18", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84929321472", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84929321472"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84929321472&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84929321472&origin=inward"}], "source-id": "24407", "citedby-count": "21", "prism:volume": "97", "subtype": "ar", "dc:title": "Design and implementation of counting networks", "openaccess": "0", "prism:issn": "0010485X", "prism:issueIdentifier": "6", "subtypeDescription": "Article", "prism:publicationName": "Computing", "prism:pageRange": "557-577", "prism:endingPage": "577", "openaccessFlag": "false", "prism:doi": "10.1007/s00607-013-0360-y", "prism:startingPage": "557", "dc:identifier": "SCOPUS_ID:84929321472", "dc:publisher": "Springer-Verlag Wienmichaela.bolli@springer.at"}, "idxterms": {"mainterm": [{"$": "Design and implementations", "@weight": "b", "@candidate": "n"}, {"$": "Hamming weights", "@weight": "b", "@candidate": "n"}, {"$": "Important features", "@weight": "b", "@candidate": "n"}, {"$": "Parallel circuits", "@weight": "b", "@candidate": "n"}, {"$": "Performance analysis", "@weight": "b", "@candidate": "n"}, {"$": "Pipelined implementation", "@weight": "b", "@candidate": "n"}, {"$": "Propagation delays", "@weight": "b", "@candidate": "n"}, {"$": "Reduced complexity", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "FPGA"}, {"@_fa": "true", "$": "Hamming weight counter/comparator"}, {"@_fa": "true", "$": "Parallel circuits"}, {"@_fa": "true", "$": "Performance analysis and design"}, {"@_fa": "true", "$": "Pipeline"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Theoretical Computer Science", "@code": "2614", "@abbrev": "MATH"}, {"@_fa": "true", "$": "Software", "@code": "1712", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Numerical Analysis", "@code": "2612", "@abbrev": "MATH"}, {"@_fa": "true", "$": "Computer Science Applications", "@code": "1706", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computational Theory and Mathematics", "@code": "1703", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computational Mathematics", "@code": "2605", "@abbrev": "MATH"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}