

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
9af34adaa069a26b2508a110dc1bd49e  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_Vkmr3q"
Parsing file _cuobjdump_complete_output_Vkmr3q
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401600, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_OariR8"
Running: cat _ptx_OariR8 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_OKxeFQ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_OKxeFQ --output-file  /dev/null 2> _ptx_OariR8info"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_OariR8 _ptx2_OKxeFQ _ptx_OariR8info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401610, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x403fe0, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_3.ptx:349) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc70 (_3.ptx:323) @%p2 bra $Lt_3_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_3.ptx:349) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xd08 (_3.ptx:345) @%p3 bra $Lt_3_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_3.ptx:349) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd58 (_3.ptx:374) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe30 (_3.ptx:406) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe28 (_3.ptx:403) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe30 (_3.ptx:406) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_zJ5TOy"
Running: cat _ptx_zJ5TOy | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_kNE7Zg
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_kNE7Zg --output-file  /dev/null 2> _ptx_zJ5TOyinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=10, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_zJ5TOy _ptx2_kNE7Zg _ptx_zJ5TOyinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x403fd0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402c10, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402d00, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402df0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x4047b0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe78 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf28 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1100 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1020 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1040 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1050 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1060 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1098 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x10c8 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10f8 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1100 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1110 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1160 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1400 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1210 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e8 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1308 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1328 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1338 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1348 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1380 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x13b0 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x13e0 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e8 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13f8 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1400 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_OjOVrZ"
Running: cat _ptx_OjOVrZ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_W9NXUH
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_W9NXUH --output-file  /dev/null 2> _ptx_OjOVrZinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_OjOVrZ _ptx2_W9NXUH _ptx_OjOVrZinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x4047c0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405760, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1448 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1750 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14f0 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1510 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1538 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1570 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1560 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1570 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1598 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1728 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1658 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1700 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x16c0 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16f8 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1700 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1710 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1718 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1718 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1728 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1748 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1750 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1798 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a38 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1870 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1940 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d0 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1998 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b0 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x19c8 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d0 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x19e0 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e8 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19e8 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1a30 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a38 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_LHaJGq"
Running: cat _ptx_LHaJGq | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_9e2Ot9
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_9e2Ot9 --output-file  /dev/null 2> _ptx_LHaJGqinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_LHaJGq _ptx2_9e2Ot9 _ptx_LHaJGqinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405750, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406100, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a80 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1ae0 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b00 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1b40 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b90 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c30 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c28 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c30 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c78 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1d08 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1e38 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed0 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e58 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed0 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e70 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e98 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e88 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e98 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f50 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2080 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_DE7BES"
Running: cat _ptx_DE7BES | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_7h4rPB
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_7h4rPB --output-file  /dev/null 2> _ptx_DE7BESinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_DE7BES _ptx2_7h4rPB _ptx_DE7BESinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406080, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x405ff0, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x4047c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 6144 (ipc=12.3) sim_rate=6144 (inst/sec) elapsed = 0:0:00:01 / Sun Jul 22 14:35:50 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 244832 (ipc=37.7) sim_rate=122416 (inst/sec) elapsed = 0:0:00:02 / Sun Jul 22 14:35:51 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7044,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9069,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 9070
gpu_sim_insn = 314944
gpu_ipc =      34.7237
gpu_tot_sim_cycle = 9070
gpu_tot_sim_insn = 314944
gpu_tot_ipc =      34.7237
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=157472

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6687
	L1I_total_cache_misses = 141
	L1I_total_cache_miss_rate = 0.0211
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1377
	L1D_total_cache_misses = 480
	L1D_total_cache_miss_rate = 0.3486
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.055
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 194
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1649
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 141
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 377728
gpgpu_n_tot_w_icount = 11804
gpgpu_n_stall_shd_mem = 477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30
gpgpu_n_mem_write_global = 450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 14400
gpgpu_n_store_insn = 14400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:296	W0_Idle:8578	W0_Scoreboard:11578	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11804
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61200 {136:450,}
traffic_breakdown_coretomem[INST_ACC_R] = 112 {8:14,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4080 {136:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3600 {8:450,}
traffic_breakdown_memtocore[INST_ACC_R] = 1904 {136:14,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 351 
averagemflatency = 256 
max_icnt2mem_latency = 28 
max_icnt2sh_latency = 9069 
mrq_lat_table:433 	359 	33 	78 	27 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	319 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	402 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13 	7 	4 	8 	0 	0 	0 	0 	102 	335 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      3065      3232      2784      2756         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      3141      3184      2788      2762         0         0         0         0         0         0         0         0 
dram[2]:       232         0         0         0      3147      3071      2751      2768         0         0         0         0         0         0         0         0 
dram[3]:      1468         0         0         0      3099      3090      2750      2769         0         0         0         0         0         0         0         0 
dram[4]:      2129         0         0         0      3035      3053      3994      2776         0         0         0         0         0         0         0         0 
dram[5]:       837         0         0         0      3201      3116      2757      2779         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000      -nan      -nan      -nan 20.000000 24.000000 55.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 933/28 = 33.321430
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[5]:         1         0         0         0        10        12        29        28         0         0         0         0         0         0         0         0 
total reads: 483
min_bank_accesses = 0!
chip skew: 82/78 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:        530    none      none      none         127       128       133       132    none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         134       127       134       134    none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none         129       127       139       133    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none         128       129       137       134    none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         128       128       134       134    none      none      none      none      none      none      none      none  
dram[5]:          0    none      none      none         126       128       136       133    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       263       266       345       320         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       321       269       349       329         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       286       272       277       325         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       275       280       274       333         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       273       270       274       334         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       259       280       351       343         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11972 n_nop=11661 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.05112
n_activity=2212 dram_eff=0.2767
bk0: 2a 11956i bk1: 0a 11973i bk2: 0a 11974i bk3: 0a 11975i bk4: 20a 11760i bk5: 20a 11760i bk6: 60a 11432i bk7: 56a 11394i bk8: 0a 11968i bk9: 0a 11970i bk10: 0a 11971i bk11: 0a 11971i bk12: 0a 11971i bk13: 0a 11971i bk14: 0a 11972i bk15: 0a 11972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0283996
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11972 n_nop=11664 n_act=4 n_pre=0 n_req=152 n_rd=156 n_write=148 bw_util=0.05079
n_activity=2169 dram_eff=0.2803
bk0: 0a 11972i bk1: 0a 11974i bk2: 0a 11975i bk3: 0a 11975i bk4: 20a 11721i bk5: 20a 11756i bk6: 60a 11336i bk7: 56a 11396i bk8: 0a 11968i bk9: 0a 11969i bk10: 0a 11971i bk11: 0a 11971i bk12: 0a 11971i bk13: 0a 11971i bk14: 0a 11971i bk15: 0a 11972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0716672
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11972 n_nop=11651 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05279
n_activity=2287 dram_eff=0.2763
bk0: 4a 11953i bk1: 0a 11973i bk2: 0a 11974i bk3: 0a 11975i bk4: 20a 11770i bk5: 24a 11731i bk6: 60a 11399i bk7: 56a 11431i bk8: 0a 11968i bk9: 0a 11969i bk10: 0a 11971i bk11: 0a 11972i bk12: 0a 11972i bk13: 0a 11972i bk14: 0a 11972i bk15: 0a 11972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0330772
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x8000df80, atomic=0 1 entries : 0x7f42506c21f0 :  mf: uid=  8708, sid01:w15, part=3, addr=0x8000df80, load , size=128, unknown  status = IN_PARTITION_DRAM (9066), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11972 n_nop=11651 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05279
n_activity=2240 dram_eff=0.2821
bk0: 4a 11952i bk1: 0a 11972i bk2: 0a 11974i bk3: 0a 11975i bk4: 20a 11757i bk5: 24a 11670i bk6: 60a 11350i bk7: 56a 11410i bk8: 0a 11970i bk9: 0a 11970i bk10: 0a 11971i bk11: 0a 11972i bk12: 0a 11972i bk13: 0a 11972i bk14: 0a 11972i bk15: 0a 11972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0450217
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11972 n_nop=11651 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05279
n_activity=2244 dram_eff=0.2816
bk0: 4a 11953i bk1: 0a 11973i bk2: 0a 11973i bk3: 0a 11974i bk4: 20a 11740i bk5: 24a 11691i bk6: 60a 11395i bk7: 56a 11406i bk8: 0a 11969i bk9: 0a 11970i bk10: 0a 11971i bk11: 0a 11971i bk12: 0a 11971i bk13: 0a 11972i bk14: 0a 11972i bk15: 0a 11972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0454394
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11972 n_nop=11659 n_act=5 n_pre=0 n_req=154 n_rd=160 n_write=148 bw_util=0.05145
n_activity=2183 dram_eff=0.2822
bk0: 2a 11957i bk1: 0a 11973i bk2: 0a 11975i bk3: 0a 11975i bk4: 20a 11778i bk5: 24a 11699i bk6: 58a 11416i bk7: 56a 11404i bk8: 0a 11968i bk9: 0a 11969i bk10: 0a 11971i bk11: 0a 11971i bk12: 0a 11972i bk13: 0a 11972i bk14: 0a 11972i bk15: 0a 11972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0345807

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 41, Miss = 40, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 496
L2_total_cache_misses = 483
L2_total_cache_miss_rate = 0.9738
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=676
icnt_total_pkts_simt_to_mem=2296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.41532
	minimum = 6
	maximum = 94
Network latency average = 9.06552
	minimum = 6
	maximum = 93
Slowest packet = 60
Flit latency average = 7.571
	minimum = 6
	maximum = 89
Slowest flit = 148
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0040508
	minimum = 0 (at node 0)
	maximum = 0.0475193 (at node 1)
Accepted packet rate average = 0.0040508
	minimum = 0 (at node 0)
	maximum = 0.0475193 (at node 1)
Injected flit rate average = 0.0121361
	minimum = 0 (at node 0)
	maximum = 0.223925 (at node 1)
Accepted flit rate average= 0.0121361
	minimum = 0 (at node 0)
	maximum = 0.0609702 (at node 1)
Injected packet length average = 2.99597
Accepted packet length average = 2.99597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.41532 (1 samples)
	minimum = 6 (1 samples)
	maximum = 94 (1 samples)
Network latency average = 9.06552 (1 samples)
	minimum = 6 (1 samples)
	maximum = 93 (1 samples)
Flit latency average = 7.571 (1 samples)
	minimum = 6 (1 samples)
	maximum = 89 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0040508 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0475193 (1 samples)
Accepted packet rate average = 0.0040508 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0475193 (1 samples)
Injected flit rate average = 0.0121361 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.223925 (1 samples)
Accepted flit rate average = 0.0121361 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0609702 (1 samples)
Injected packet size average = 2.99597 (1 samples)
Accepted packet size average = 2.99597 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 157472 (inst/sec)
gpgpu_simulation_rate = 4535 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402d00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,1,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9070)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,0,0) tid=(15,29,0)
GPGPU-Sim uArch: cycles simulated: 16570  inst.: 393788 (ipc=10.5) sim_rate=131262 (inst/sec) elapsed = 0:0:00:03 / Sun Jul 22 14:35:52 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,0,0) tid=(7,9,0)
GPGPU-Sim uArch: cycles simulated: 29570  inst.: 494868 (ipc= 8.8) sim_rate=123717 (inst/sec) elapsed = 0:0:00:04 / Sun Jul 22 14:35:53 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,0,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 43070  inst.: 603868 (ipc= 8.5) sim_rate=120773 (inst/sec) elapsed = 0:0:00:05 / Sun Jul 22 14:35:54 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,0,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 56070  inst.: 708728 (ipc= 8.4) sim_rate=118121 (inst/sec) elapsed = 0:0:00:06 / Sun Jul 22 14:35:55 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 69070  inst.: 813368 (ipc= 8.3) sim_rate=116195 (inst/sec) elapsed = 0:0:00:07 / Sun Jul 22 14:35:56 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 82570  inst.: 921808 (ipc= 8.3) sim_rate=115226 (inst/sec) elapsed = 0:0:00:08 / Sun Jul 22 14:35:57 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 95070  inst.: 1020668 (ipc= 8.2) sim_rate=113407 (inst/sec) elapsed = 0:0:00:09 / Sun Jul 22 14:35:58 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 108070  inst.: 1123828 (ipc= 8.2) sim_rate=112382 (inst/sec) elapsed = 0:0:00:10 / Sun Jul 22 14:35:59 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,0,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 120570  inst.: 1225408 (ipc= 8.2) sim_rate=111400 (inst/sec) elapsed = 0:0:00:11 / Sun Jul 22 14:36:00 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,0,0) tid=(7,9,0)
GPGPU-Sim uArch: cycles simulated: 133070  inst.: 1325208 (ipc= 8.1) sim_rate=110434 (inst/sec) elapsed = 0:0:00:12 / Sun Jul 22 14:36:01 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,0,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 145570  inst.: 1424908 (ipc= 8.1) sim_rate=109608 (inst/sec) elapsed = 0:0:00:13 / Sun Jul 22 14:36:02 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 158070  inst.: 1526188 (ipc= 8.1) sim_rate=109013 (inst/sec) elapsed = 0:0:00:14 / Sun Jul 22 14:36:03 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 170570  inst.: 1625148 (ipc= 8.1) sim_rate=108343 (inst/sec) elapsed = 0:0:00:15 / Sun Jul 22 14:36:04 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,0,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 183070  inst.: 1725568 (ipc= 8.1) sim_rate=107848 (inst/sec) elapsed = 0:0:00:16 / Sun Jul 22 14:36:05 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 195570  inst.: 1825268 (ipc= 8.1) sim_rate=107368 (inst/sec) elapsed = 0:0:00:17 / Sun Jul 22 14:36:06 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 208070  inst.: 1923988 (ipc= 8.1) sim_rate=106888 (inst/sec) elapsed = 0:0:00:18 / Sun Jul 22 14:36:07 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,0,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 220570  inst.: 2023928 (ipc= 8.1) sim_rate=106522 (inst/sec) elapsed = 0:0:00:19 / Sun Jul 22 14:36:08 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,0,0) tid=(7,11,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,0,0) tid=(3,19,0)
GPGPU-Sim uArch: cycles simulated: 232570  inst.: 2169252 (ipc= 8.3) sim_rate=108462 (inst/sec) elapsed = 0:0:00:20 / Sun Jul 22 14:36:09 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,0,0) tid=(3,15,0)
GPGPU-Sim uArch: cycles simulated: 244570  inst.: 2312512 (ipc= 8.5) sim_rate=110119 (inst/sec) elapsed = 0:0:00:21 / Sun Jul 22 14:36:10 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,0,0) tid=(3,18,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,0,0) tid=(19,20,0)
GPGPU-Sim uArch: cycles simulated: 256070  inst.: 2442416 (ipc= 8.6) sim_rate=111018 (inst/sec) elapsed = 0:0:00:22 / Sun Jul 22 14:36:11 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,0,0) tid=(19,19,0)
GPGPU-Sim uArch: cycles simulated: 268570  inst.: 2570436 (ipc= 8.7) sim_rate=111758 (inst/sec) elapsed = 0:0:00:23 / Sun Jul 22 14:36:12 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,0,0) tid=(7,23,0)
GPGPU-Sim uArch: cycles simulated: 281070  inst.: 2691040 (ipc= 8.7) sim_rate=112126 (inst/sec) elapsed = 0:0:00:24 / Sun Jul 22 14:36:13 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,0,0) tid=(3,19,0)
GPGPU-Sim uArch: cycles simulated: 295070  inst.: 2795864 (ipc= 8.7) sim_rate=111834 (inst/sec) elapsed = 0:0:00:25 / Sun Jul 22 14:36:14 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,0,0) tid=(11,23,0)
GPGPU-Sim uArch: cycles simulated: 309570  inst.: 2874240 (ipc= 8.5) sim_rate=110547 (inst/sec) elapsed = 0:0:00:26 / Sun Jul 22 14:36:15 2018
GPGPU-Sim uArch: cycles simulated: 326070  inst.: 2931392 (ipc= 8.3) sim_rate=108570 (inst/sec) elapsed = 0:0:00:27 / Sun Jul 22 14:36:16 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,0,0) tid=(3,19,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (319060,9070), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 3.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 319061
gpu_sim_insn = 2625004
gpu_ipc =       8.2273
gpu_tot_sim_cycle = 328131
gpu_tot_sim_insn = 2939948
gpu_tot_ipc =       8.9597
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 128
gpu_total_sim_rate=108886

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79442
	L1I_total_cache_misses = 237
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 57349, Miss = 30292, Miss_rate = 0.528, Pending_hits = 9250, Reservation_fails = 168458
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 58726
	L1D_total_cache_misses = 30772
	L1D_total_cache_miss_rate = 0.5240
	L1D_total_cache_pending_hits = 9265
	L1D_total_cache_reservation_fails = 168458
	L1D_cache_data_port_util = 0.056
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 358
	L1C_total_cache_misses = 64
	L1C_total_cache_miss_rate = 0.1788
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 93
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 163937
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 294
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 64
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4521
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 79205
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 237
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 4567232
gpgpu_n_tot_w_icount = 142726
gpgpu_n_stall_shd_mem = 183152
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9037
gpgpu_n_mem_write_global = 21762
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 3
gpgpu_n_load_insn  = 590900
gpgpu_n_store_insn = 302400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 93
gpgpu_stall_shd_mem[c_mem][bk_conf] = 93
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 183059
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:338349	W0_Idle:29879	W0_Scoreboard:159452	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:130250	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12476
traffic_breakdown_coretomem[CONST_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 72296 {8:9037,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1853712 {40:6912,72:6912,136:7938,}
traffic_breakdown_coretomem[INST_ACC_R] = 144 {8:18,}
traffic_breakdown_memtocore[CONST_ACC_R] = 216 {72:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1229032 {136:9037,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 174096 {8:21762,}
traffic_breakdown_memtocore[INST_ACC_R] = 2448 {136:18,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 351 
averagemflatency = 165 
max_icnt2mem_latency = 69 
max_icnt2sh_latency = 328130 
mrq_lat_table:1360 	362 	33 	82 	29 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29701 	1101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11875 	7925 	10905 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5115 	3566 	342 	17 	0 	0 	0 	0 	102 	335 	381 	1075 	2198 	4359 	9821 	3491 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	648 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        14        14         6         6        20        20        58        54         5         6         6         5         6         6         5         6 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        13         6         6        20        24        58        54         6         5         6         6         5         6         6         5 
dram[4]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     64931     62810     63010     63395     63475     63494     63511     63517     63261     63402     63382     63344     63350     63511     63419     63538 
dram[1]:      5925     13181    189769    196775      3141      3184      2788      2762         0      1632         0         0         0         0         0         0 
dram[2]:      7109     14030    190869    197909      3147      3071      2751      2768      1582      3418         0         0         0         0         0         0 
dram[3]:     62835     68563     63408     63048     63496     63459     63172     63503     63388     63262     63369     63369     63518     63364     63560     63393 
dram[4]:      7406      2675    193065    200121      3035      3053      3994      2776      1596         0         0         0         0         0         0         0 
dram[5]:      9804      3744    194174    201585      3201      3116      2757      2779      1618         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.500000  5.375000  4.800000  3.571429  7.600000  7.400000 18.500000 17.500000  5.333333  4.500000  5.333333  5.333333  5.333333  5.333333  5.000000  5.000000 
dram[1]: 26.000000 26.000000  4.000000  4.000000 20.000000 20.000000 58.000000 54.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 14.000000 14.000000  4.000000  4.000000 20.000000 24.000000 58.000000 54.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  5.000000  4.181818  3.571429  4.600000  7.400000  8.200000 18.500000 17.500000  4.500000  4.500000  5.333333  5.333333  5.333333  5.333333  5.000000  5.250000 
dram[4]: 14.000000 28.000000  4.000000  2.000000 20.000000 24.000000 58.000000 54.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 13.500000 28.000000  4.000000  2.000000 20.000000 24.000000 55.000000 54.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1869/192 = 9.734375
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        43        24        25        28        27        46        44        16        18        16        16        16        16        20        20 
dram[1]:        26        26         4         4        10        10        30        28         0         2         0         0         0         0         0         0 
dram[2]:        28        28         4         4        10        12        30        28         2         2         0         0         0         0         0         0 
dram[3]:        45        46        25        23        27        29        46        44        18        18        16        16        16        16        20        21 
dram[4]:        28        28         4         2        10        12        30        28         2         0         0         0         0         0         0         0 
dram[5]:        27        28         4         2        10        12        29        28         2         0         0         0         0         0         0         0 
total reads: 1419
min_bank_accesses = 0!
chip skew: 426/140 = 3.04
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:       1714      1792      1685      1641       898       842       477       493      1719     28355      1730      1734      1737      1779      1595      1553
dram[1]:       1627      1695      1596      1470       134       127       134       134    none      218083    none      none      none      none      none      none  
dram[2]:       1529      1498      1437      1574       129       127       139       133    227767    214032    none      none      none      none      none      none  
dram[3]:       1647      1679      1731      1693       822       811       481       500     28375     15947      1710      1750      1744      1761      1554      1600
dram[4]:       1570      1591      1365      1480       128       128       134       134    199595    none      none      none      none      none      none      none  
dram[5]:       1552      1643      1545      1491       126       128       136       133    240265    none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        349       325       322       322       320       323       345       326       315       322       327       317       322       319       323       316
dram[1]:        315       307       315       316       321       269       349       329         0       287         0         0         0         0         0         0
dram[2]:        323       320       303       313       286       272       277       325       279       311         0         0         0         0         0         0
dram[3]:        326       349       327       326       321       324       323       333       322       320       320       321       319       318       317       324
dram[4]:        324       310       313       308       273       270       274       334       288         0         0         0         0         0         0         0
dram[5]:        319       311       315       305       259       280       351       343       272         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=433132 n_nop=432014 n_act=74 n_pre=58 n_req=493 n_rd=838 n_write=148 bw_util=0.004553
n_activity=9491 dram_eff=0.2078
bk0: 88a 432730i bk1: 86a 432768i bk2: 48a 432915i bk3: 50a 432862i bk4: 56a 432731i bk5: 54a 432744i bk6: 92a 432449i bk7: 88a 432410i bk8: 32a 432999i bk9: 36a 432972i bk10: 32a 433006i bk11: 32a 433013i bk12: 32a 433007i bk13: 32a 433014i bk14: 40a 432973i bk15: 40a 432971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000868096
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=433132 n_nop=432695 n_act=9 n_pre=0 n_req=214 n_rd=280 n_write=148 bw_util=0.001976
n_activity=3224 dram_eff=0.2655
bk0: 52a 433016i bk1: 52a 433017i bk2: 8a 433105i bk3: 8a 433105i bk4: 20a 432879i bk5: 20a 432916i bk6: 60a 432497i bk7: 56a 432557i bk8: 0a 433129i bk9: 4a 433109i bk10: 0a 433130i bk11: 0a 433130i bk12: 0a 433131i bk13: 0a 433131i bk14: 0a 433131i bk15: 0a 433133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00198092
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=433132 n_nop=432670 n_act=12 n_pre=2 n_req=224 n_rd=296 n_write=152 bw_util=0.002069
n_activity=3446 dram_eff=0.26
bk0: 56a 432986i bk1: 56a 432984i bk2: 8a 433103i bk3: 8a 433104i bk4: 20a 432928i bk5: 24a 432890i bk6: 60a 432559i bk7: 56a 432591i bk8: 4a 433105i bk9: 4a 433106i bk10: 0a 433129i bk11: 0a 433132i bk12: 0a 433133i bk13: 0a 433133i bk14: 0a 433134i bk15: 0a 433134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000976608
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=433132 n_nop=431988 n_act=78 n_pre=62 n_req=502 n_rd=852 n_write=152 bw_util=0.004636
n_activity=9480 dram_eff=0.2118
bk0: 90a 432742i bk1: 92a 432672i bk2: 50a 432858i bk3: 46a 432922i bk4: 54a 432743i bk5: 58a 432655i bk6: 92a 432359i bk7: 88a 432416i bk8: 36a 432962i bk9: 36a 432965i bk10: 32a 433003i bk11: 32a 433004i bk12: 32a 433007i bk13: 32a 433011i bk14: 40a 432975i bk15: 42a 432968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00134139
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=433132 n_nop=432681 n_act=10 n_pre=1 n_req=220 n_rd=288 n_write=152 bw_util=0.002032
n_activity=3311 dram_eff=0.2658
bk0: 56a 432986i bk1: 56a 433009i bk2: 8a 433103i bk3: 4a 433112i bk4: 20a 432898i bk5: 24a 432851i bk6: 60a 432555i bk7: 56a 432566i bk8: 4a 433108i bk9: 0a 433129i bk10: 0a 433130i bk11: 0a 433131i bk12: 0a 433131i bk13: 0a 433132i bk14: 0a 433133i bk15: 0a 433134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125597
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=433132 n_nop=432689 n_act=10 n_pre=1 n_req=216 n_rd=284 n_write=148 bw_util=0.001995
n_activity=3235 dram_eff=0.2671
bk0: 54a 432990i bk1: 56a 433009i bk2: 8a 433105i bk3: 4a 433112i bk4: 20a 432935i bk5: 24a 432858i bk6: 58a 432576i bk7: 56a 432564i bk8: 4a 433105i bk9: 0a 433128i bk10: 0a 433130i bk11: 0a 433131i bk12: 0a 433133i bk13: 0a 433133i bk14: 0a 433134i bk15: 0a 433134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000962755

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1726, Miss = 210, Miss_rate = 0.122, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 4603, Miss = 209, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 321, Miss = 70, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3212, Miss = 70, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3212, Miss = 74, Miss_rate = 0.023, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 3209, Miss = 74, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4605, Miss = 213, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 3449, Miss = 213, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2641, Miss = 74, Miss_rate = 0.028, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 315, Miss = 70, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3201, Miss = 72, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 326, Miss = 70, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 30820
L2_total_cache_misses = 1419
L2_total_cache_miss_rate = 0.0460
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 957
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=67046
icnt_total_pkts_simt_to_mem=83308
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.602
	minimum = 6
	maximum = 95
Network latency average = 10.3485
	minimum = 6
	maximum = 77
Slowest packet = 36484
Flit latency average = 9.40564
	minimum = 6
	maximum = 73
Slowest flit = 86031
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0070401
	minimum = 0 (at node 0)
	maximum = 0.0950414 (at node 3)
Accepted packet rate average = 0.0070401
	minimum = 0 (at node 0)
	maximum = 0.0950414 (at node 3)
Injected flit rate average = 0.0171083
	minimum = 0 (at node 0)
	maximum = 0.253908 (at node 3)
Accepted flit rate average= 0.0171083
	minimum = 0 (at node 0)
	maximum = 0.208017 (at node 3)
Injected packet length average = 2.43012
Accepted packet length average = 2.43012
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0087 (2 samples)
	minimum = 6 (2 samples)
	maximum = 94.5 (2 samples)
Network latency average = 9.70702 (2 samples)
	minimum = 6 (2 samples)
	maximum = 85 (2 samples)
Flit latency average = 8.48832 (2 samples)
	minimum = 6 (2 samples)
	maximum = 81 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00554545 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0712803 (2 samples)
Accepted packet rate average = 0.00554545 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0712803 (2 samples)
Injected flit rate average = 0.0146222 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.238916 (2 samples)
Accepted flit rate average = 0.0146222 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.134493 (2 samples)
Injected packet size average = 2.63679 (2 samples)
Accepted packet size average = 2.63679 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 108886 (inst/sec)
gpgpu_simulation_rate = 12153 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402c10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (18,1,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,328131)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,328131)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,328131)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,328131)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,328131)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,328131)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,328131)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,328131)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,328131)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,328131)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,328131)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,328131)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,328131)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,328131)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,328131)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(4,0,0) tid=(23,28,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(7,0,0) tid=(23,15,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,0,0) tid=(0,13,0)
GPGPU-Sim uArch: cycles simulated: 329131  inst.: 3252973 (ipc=313.0) sim_rate=116177 (inst/sec) elapsed = 0:0:00:28 / Sun Jul 22 14:36:17 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1134,328131), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1135,328131)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1140,328131), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1141,328131)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1146,328131), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1147,328131)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1152,328131), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1158,328131), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1164,328131), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1170,328131), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1176,328131), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1182,328131), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1188,328131), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1194,328131), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1200,328131), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1206,328131), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1212,328131), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(15,0,0) tid=(10,15,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1555,328131), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1557,328131), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1562,328131), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 336631  inst.: 3423412 (ipc=56.9) sim_rate=118048 (inst/sec) elapsed = 0:0:00:29 / Sun Jul 22 14:36:18 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,0,0) tid=(0,9,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14187,328131), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 4.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 14188
gpu_sim_insn = 548672
gpu_ipc =      38.6716
gpu_tot_sim_cycle = 342319
gpu_tot_sim_insn = 3488620
gpu_tot_ipc =      10.1911
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 194
gpu_stall_icnt2sh    = 331
gpu_total_sim_rate=120297

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 91360
	L1I_total_cache_misses = 1691
	L1I_total_cache_miss_rate = 0.0185
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 57349, Miss = 30292, Miss_rate = 0.528, Pending_hits = 9250, Reservation_fails = 168458
	L1D_cache_core[4]: Access = 12056, Miss = 1154, Miss_rate = 0.096, Pending_hits = 113, Reservation_fails = 349
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 70782
	L1D_total_cache_misses = 31926
	L1D_total_cache_miss_rate = 0.4510
	L1D_total_cache_pending_hits = 9378
	L1D_total_cache_reservation_fails = 168807
	L1D_cache_data_port_util = 0.080
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 1638
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.2735
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1185
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 164286
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1190
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4521
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 89669
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1691
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 5164224
gpgpu_n_tot_w_icount = 161382
gpgpu_n_stall_shd_mem = 194697
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9112
gpgpu_n_mem_write_global = 22882
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 623700
gpgpu_n_store_insn = 318400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 50320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1185
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1185
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 193512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:354712	W0_Idle:56153	W0_Scoreboard:161915	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:130250	W21:0	W22:0	W23:0	W24:0	W25:6560	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24572
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 72896 {8:9112,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1954832 {40:7232,72:7232,136:8418,}
traffic_breakdown_coretomem[INST_ACC_R] = 512 {8:64,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1239232 {136:9112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 183056 {8:22882,}
traffic_breakdown_memtocore[INST_ACC_R] = 8704 {136:64,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 413 
averagemflatency = 165 
max_icnt2mem_latency = 69 
max_icnt2sh_latency = 342318 
mrq_lat_table:1407 	362 	34 	91 	34 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30850 	1159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12619 	8369 	10970 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5158 	3586 	348 	33 	2 	0 	0 	0 	102 	335 	381 	1075 	2198 	4359 	9821 	4611 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	674 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        14        14         6         6        20        20        58        54         5         6         6         5         6         6         6         6 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        13         6         6        20        24        58        54         6         5         6         6         6         6         6         6 
dram[4]:         2        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     64931     62810     63010     63395     63475     63494     63511     63517     63261     63402     63382     63344     63350     63511     63419     63538 
dram[1]:      5925     13181    189769    196775      3141      3184      2788      2762         0      1632         0         0      1631      1910      1662         0 
dram[2]:      7109     14030    190869    197909      3147      3071      2751      2768      1582      3418         0         0      1615      2285      1657         0 
dram[3]:     62835     68563     63408     63048     63496     63459     63172     63503     63388     63262     63369     63369     63518     63364     63560     63393 
dram[4]:      7406      2675    193065    200121      3035      3053      3994      2776      1596         0         0         0      1621      1963      1650      1766 
dram[5]:      9804      3744    194174    201585      3201      3116      2757      2779      1618         0         0         0      1619      1604         0      1669 
average row accesses per activate:
dram[0]:  5.500000  5.375000  4.333333  3.250000  7.600000  7.400000 18.500000 17.500000  5.333333  4.500000  5.333333  5.333333  4.500000  4.500000  4.400000  5.000000 
dram[1]: 26.000000 26.000000  6.000000  6.000000 20.000000 20.000000 58.000000 54.000000      -nan  2.000000      -nan      -nan  2.000000  2.000000  2.000000      -nan 
dram[2]: 14.000000 14.000000  6.000000  6.000000 20.000000 24.000000 58.000000 54.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000  2.000000      -nan 
dram[3]:  5.000000  4.181818  3.250000  4.166667  7.400000  8.200000 18.500000 17.500000  4.500000  4.500000  5.333333  5.333333  4.500000  4.500000  4.400000  4.400000 
dram[4]: 14.000000 15.000000  4.000000  4.000000 20.000000 24.000000 58.000000 54.000000  2.000000      -nan      -nan      -nan  2.000000  2.000000  2.000000  2.000000 
dram[5]: 13.500000 15.000000  4.000000  4.000000 20.000000 24.000000 55.000000 54.000000  2.000000      -nan      -nan      -nan  2.000000  3.000000      -nan  2.000000 
average row locality = 1931/218 = 8.857799
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        43        26        26        28        27        46        44        16        18        16        16        18        18        22        20 
dram[1]:        26        26         6         6        10        10        30        28         0         2         0         0         2         2         2         0 
dram[2]:        28        28         6         6        10        12        30        28         2         2         0         0         2         2         2         0 
dram[3]:        45        46        26        25        27        29        46        44        18        18        16        16        18        18        22        22 
dram[4]:        28        30         4         4        10        12        30        28         2         0         0         0         2         2         2         2 
dram[5]:        27        30         4         4        10        12        29        28         2         0         0         0         2         3         0         2 
total reads: 1481
min_bank_accesses = 0!
chip skew: 436/150 = 2.91
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:       1753      1792      1576      1595       898       842       477       493      1719     28355      1730      1734      2412      2448      1484      1553
dram[1]:       1627      1695      1150      1075       134       127       134       134    none      218083    none      none        6315      7723       382    none  
dram[2]:       1529      1498      1047      1139       129       127       139       133    227767    214032    none      none        7792      6340       351    none  
dram[3]:       1647      1679      1681      1580       822       811       481       500     28375     15947      1710      1750      2258      2422      1449      1547
dram[4]:       1570      1485      1365       872       128       128       134       134    199595    none      none      none        7714      6307       370       269
dram[5]:       1552      1534      1545       877       126       128       136       133    240265    none      none      none        6227      6246    none         324
maximum mf latency per bank:
dram[0]:        349       325       322       322       320       323       345       326       315       322       327       317       359       341       395       316
dram[1]:        315       307       315       316       321       269       349       329         0       287         0         0       348       273       403         0
dram[2]:        323       320       303       313       286       272       277       325       279       311         0         0       328       278       369         0
dram[3]:        326       349       327       326       321       324       323       333       322       320       320       321       346       318       413       324
dram[4]:        324       310       313       308       273       270       274       334       288         0         0         0       312       269       391       279
dram[5]:        319       311       315       305       259       280       351       343       272         0         0         0       290       273         0       345

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=451859 n_nop=450713 n_act=79 n_pre=63 n_req=502 n_rd=856 n_write=148 bw_util=0.004444
n_activity=9692 dram_eff=0.2072
bk0: 88a 451456i bk1: 86a 451495i bk2: 52a 451608i bk3: 52a 451560i bk4: 56a 451454i bk5: 54a 451468i bk6: 92a 451175i bk7: 88a 451136i bk8: 32a 451727i bk9: 36a 451700i bk10: 32a 451736i bk11: 32a 451743i bk12: 36a 451702i bk13: 36a 451708i bk14: 44a 451665i bk15: 40a 451697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000942772
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=451859 n_nop=451399 n_act=12 n_pre=0 n_req=224 n_rd=300 n_write=148 bw_util=0.001983
n_activity=3395 dram_eff=0.2639
bk0: 52a 451742i bk1: 52a 451743i bk2: 12a 451824i bk3: 12a 451824i bk4: 20a 451606i bk5: 20a 451643i bk6: 60a 451224i bk7: 56a 451284i bk8: 0a 451856i bk9: 4a 451836i bk10: 0a 451858i bk11: 0a 451859i bk12: 4a 451837i bk13: 4a 451835i bk14: 4a 451834i bk15: 0a 451859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00198956
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=451859 n_nop=451374 n_act=15 n_pre=2 n_req=234 n_rd=316 n_write=152 bw_util=0.002071
n_activity=3601 dram_eff=0.2599
bk0: 56a 451712i bk1: 56a 451711i bk2: 12a 451822i bk3: 12a 451822i bk4: 20a 451655i bk5: 24a 451617i bk6: 60a 451286i bk7: 56a 451318i bk8: 4a 451832i bk9: 4a 451833i bk10: 0a 451857i bk11: 0a 451861i bk12: 4a 451836i bk13: 4a 451837i bk14: 4a 451837i bk15: 0a 451858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00102466
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=451859 n_nop=450683 n_act=84 n_pre=68 n_req=512 n_rd=872 n_write=152 bw_util=0.004532
n_activity=9756 dram_eff=0.2099
bk0: 90a 451467i bk1: 92a 451399i bk2: 52a 451556i bk3: 50a 451612i bk4: 54a 451467i bk5: 58a 451379i bk6: 92a 451087i bk7: 88a 451145i bk8: 36a 451691i bk9: 36a 451694i bk10: 32a 451732i bk11: 32a 451733i bk12: 36a 451701i bk13: 36a 451703i bk14: 44a 451666i bk15: 44a 451663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00145842
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=451859 n_nop=451378 n_act=15 n_pre=2 n_req=232 n_rd=312 n_write=152 bw_util=0.002054
n_activity=3581 dram_eff=0.2591
bk0: 56a 451711i bk1: 60a 451702i bk2: 8a 451828i bk3: 8a 451829i bk4: 20a 451624i bk5: 24a 451577i bk6: 60a 451282i bk7: 56a 451293i bk8: 4a 451836i bk9: 0a 451857i bk10: 0a 451859i bk11: 0a 451860i bk12: 4a 451840i bk13: 4a 451839i bk14: 4a 451837i bk15: 4a 451839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012349
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=451859 n_nop=451389 n_act=14 n_pre=2 n_req=227 n_rd=306 n_write=148 bw_util=0.002009
n_activity=3460 dram_eff=0.2624
bk0: 54a 451716i bk1: 60a 451703i bk2: 8a 451830i bk3: 8a 451829i bk4: 20a 451661i bk5: 24a 451584i bk6: 58a 451302i bk7: 56a 451290i bk8: 4a 451833i bk9: 0a 451856i bk10: 0a 451859i bk11: 0a 451860i bk12: 4a 451842i bk13: 6a 451835i bk14: 0a 451860i bk15: 4a 451838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000980394

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1844, Miss = 216, Miss_rate = 0.117, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 4709, Miss = 212, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 407, Miss = 76, Miss_rate = 0.187, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3317, Miss = 74, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3319, Miss = 80, Miss_rate = 0.024, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 3295, Miss = 78, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4693, Miss = 218, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 3557, Miss = 218, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2745, Miss = 78, Miss_rate = 0.028, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 433, Miss = 78, Miss_rate = 0.180, Pending_hits = 6, Reservation_fails = 165
L2_cache_bank[10]: Access = 3284, Miss = 74, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 470, Miss = 79, Miss_rate = 0.168, Pending_hits = 3, Reservation_fails = 102
L2_total_cache_accesses = 32073
L2_total_cache_misses = 1481
L2_total_cache_miss_rate = 0.0462
L2_total_cache_pending_hits = 17
L2_total_cache_reservation_fails = 267
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1015
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 267
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=68807
icnt_total_pkts_simt_to_mem=87441
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.435
	minimum = 6
	maximum = 128
Network latency average = 9.00359
	minimum = 6
	maximum = 90
Slowest packet = 61809
Flit latency average = 8.52732
	minimum = 6
	maximum = 86
Slowest flit = 150799
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00654178
	minimum = 0.000211446 (at node 1)
	maximum = 0.0845785 (at node 4)
Accepted packet rate average = 0.00654178
	minimum = 0.000211446 (at node 1)
	maximum = 0.0845785 (at node 4)
Injected flit rate average = 0.015386
	minimum = 0.000211446 (at node 1)
	maximum = 0.287567 (at node 4)
Accepted flit rate average= 0.015386
	minimum = 0.00105723 (at node 1)
	maximum = 0.106992 (at node 4)
Injected packet length average = 2.35196
Accepted packet length average = 2.35196
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8174 (3 samples)
	minimum = 6 (3 samples)
	maximum = 105.667 (3 samples)
Network latency average = 9.47254 (3 samples)
	minimum = 6 (3 samples)
	maximum = 86.6667 (3 samples)
Flit latency average = 8.50132 (3 samples)
	minimum = 6 (3 samples)
	maximum = 82.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00587756 (3 samples)
	minimum = 7.04821e-05 (3 samples)
	maximum = 0.0757131 (3 samples)
Accepted packet rate average = 0.00587756 (3 samples)
	minimum = 7.04821e-05 (3 samples)
	maximum = 0.0757131 (3 samples)
Injected flit rate average = 0.0148768 (3 samples)
	minimum = 7.04821e-05 (3 samples)
	maximum = 0.255133 (3 samples)
Accepted flit rate average = 0.0148768 (3 samples)
	minimum = 0.00035241 (3 samples)
	maximum = 0.125326 (3 samples)
Injected packet size average = 2.53111 (3 samples)
Accepted packet size average = 2.53111 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 120297 (inst/sec)
gpgpu_simulation_rate = 11804 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x403fe0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (23,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,342319)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,342319)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,342319)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,342319)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,342319)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,342319)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,342319)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,342319)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,342319)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,342319)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,342319)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,342319)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,342319)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,342319)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,342319)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,342319)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,342319)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,342319)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,342319)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,342319)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,342319)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,342319)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,342319)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(2,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (456,342319), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (462,342319), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (552,342319), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (558,342319), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (564,342319), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (570,342319), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (586,342319), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (592,342319), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (593,342319), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (595,342319), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (598,342319), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (599,342319), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (605,342319), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (610,342319), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (615,342319), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (617,342319), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (622,342319), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (623,342319), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (628,342319), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (629,342319), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (635,342319), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (677,342319), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 343319  inst.: 3606688 (ipc=118.1) sim_rate=120222 (inst/sec) elapsed = 0:0:00:30 / Sun Jul 22 14:36:19 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1451,342319), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 4.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 1452
gpu_sim_insn = 118240
gpu_ipc =      81.4325
gpu_tot_sim_cycle = 343771
gpu_tot_sim_insn = 3606860
gpu_tot_ipc =      10.4920
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 318
gpu_stall_icnt2sh    = 408
gpu_total_sim_rate=120228

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 94284
	L1I_total_cache_misses = 2395
	L1I_total_cache_miss_rate = 0.0254
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 57349, Miss = 30292, Miss_rate = 0.528, Pending_hits = 9250, Reservation_fails = 168458
	L1D_cache_core[4]: Access = 12097, Miss = 1174, Miss_rate = 0.097, Pending_hits = 113, Reservation_fails = 349
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 70823
	L1D_total_cache_misses = 31946
	L1D_total_cache_miss_rate = 0.4511
	L1D_total_cache_pending_hits = 9378
	L1D_total_cache_reservation_fails = 168807
	L1D_cache_data_port_util = 0.078
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 2009
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.2230
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1185
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 164286
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1561
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 82
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4521
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 91889
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2395
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 5282816
gpgpu_n_tot_w_icount = 165088
gpgpu_n_stall_shd_mem = 194735
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9132
gpgpu_n_mem_write_global = 22902
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 623740
gpgpu_n_store_insn = 318420
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 62156
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1185
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1185
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 193550
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:354893	W0_Idle:70431	W0_Scoreboard:162798	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:130276	W21:0	W22:0	W23:0	W24:0	W25:6560	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28252
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73056 {8:9132,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1955632 {40:7252,72:7232,136:8418,}
traffic_breakdown_coretomem[INST_ACC_R] = 744 {8:93,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1241952 {136:9132,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 183216 {8:22902,}
traffic_breakdown_memtocore[INST_ACC_R] = 12648 {136:93,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 413 
averagemflatency = 165 
max_icnt2mem_latency = 69 
max_icnt2sh_latency = 343770 
mrq_lat_table:1422 	363 	36 	95 	34 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30870 	1179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12647 	8398 	10982 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5159 	3591 	357 	38 	2 	0 	0 	0 	102 	335 	381 	1075 	2198 	4359 	9821 	4631 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	675 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        14        14         6         6        20        20        58        54         5         6         6         5         6         6         6         6 
dram[1]:        26         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        13         6         6        20        24        58        54         6         5         6         6         6         6         6         6 
dram[4]:         2        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     64931     62810     63010     63395     63475     63494     63511     63517     63261     63402     63382     63344     63350     63511     63419     63538 
dram[1]:      5925     13181    189769    196775      3141      3184      2788      2762         0      1632         0         0      1631      1910      1662         0 
dram[2]:      7109     14030    190869    197909      3147      3071      2751      2768      1582      3418         0         0      1615      2285      1657      1100 
dram[3]:     62835     68563     63408     63048     63496     63459     63172     63503     63388     63262     63369     63369     63518     63364     63560     63393 
dram[4]:      7406      2675    193065    200121      3035      3053      3994      2776      1596         0         0         0      1621      1963      1650      1766 
dram[5]:      9804      3744    194174    201585      3201      3116      2757      2779      1618         0         0         0      1619      1604      1106      1669 
average row accesses per activate:
dram[0]:  5.500000  5.375000  4.333333  3.250000  7.600000  7.400000 18.500000 17.500000  5.333333  4.500000  5.333333  5.333333  4.500000  4.500000  4.400000  5.000000 
dram[1]: 14.000000 26.000000  6.000000  6.000000 20.000000 20.000000 58.000000 54.000000      -nan  2.000000      -nan      -nan  2.000000  2.000000  2.000000      -nan 
dram[2]: 14.500000 14.000000  6.000000  6.000000 20.000000 24.000000 58.000000 54.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000  6.000000  5.000000 
dram[3]:  5.000000  4.181818  3.250000  4.166667  7.400000  8.200000 18.500000 17.500000  4.500000  4.500000  5.333333  5.333333  4.500000  4.500000  4.400000  4.400000 
dram[4]: 14.000000 15.000000  4.000000  4.000000 20.000000 24.000000 58.000000 54.000000  2.000000      -nan      -nan      -nan  2.000000  2.000000  2.000000  2.000000 
dram[5]: 14.000000 10.333333  4.000000  4.000000 20.000000 24.000000 55.000000 54.000000  2.000000      -nan      -nan      -nan  2.000000  3.000000  4.000000  6.000000 
average row locality = 1953/222 = 8.797297
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        43        26        26        28        27        46        44        16        18        16        16        18        18        22        20 
dram[1]:        28        26         6         6        10        10        30        28         0         2         0         0         2         2         2         0 
dram[2]:        29        28         6         6        10        12        30        28         2         2         0         0         2         2         6         5 
dram[3]:        45        46        26        25        27        29        46        44        18        18        16        16        18        18        22        22 
dram[4]:        28        30         4         4        10        12        30        28         2         0         0         0         2         2         2         2 
dram[5]:        28        31         4         4        10        12        29        28         2         0         0         0         2         3         4         6 
total reads: 1503
min_bank_accesses = 0!
chip skew: 436/152 = 2.87
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:       1753      1792      1576      1595       898       842       477       493      1719     28355      1730      1734      2412      2448      1484      1553
dram[1]:       1510      1695      1150      1075       134       127       134       134    none      218083    none      none        6315      7723       382    none  
dram[2]:       1490      1498      1047      1139       129       127       139       133    227767    214032    none      none        7792      6340       427       482
dram[3]:       1647      1679      1681      1580       822       811       481       500     28375     15947      1710      1750      2258      2422      1449      1547
dram[4]:       1570      1485      1365       872       128       128       134       134    199595    none      none      none        7714      6307       370       269
dram[5]:       1511      1499      1545       877       126       128       136       133    240265    none      none      none        6227      6246       479       422
maximum mf latency per bank:
dram[0]:        349       325       322       322       320       323       345       326       315       322       327       317       359       341       395       316
dram[1]:        315       307       315       316       321       269       349       329         0       287         0         0       348       273       403         0
dram[2]:        323       320       303       313       286       272       277       325       279       311         0         0       328       278       369       356
dram[3]:        326       349       327       326       321       324       323       333       322       320       320       321       346       318       413       324
dram[4]:        324       310       313       308       273       270       274       334       288         0         0         0       312       269       391       279
dram[5]:        319       321       315       305       259       280       351       343       272         0         0         0       290       273       345       353

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453775 n_nop=452629 n_act=79 n_pre=63 n_req=502 n_rd=856 n_write=148 bw_util=0.004425
n_activity=9692 dram_eff=0.2072
bk0: 88a 453372i bk1: 86a 453411i bk2: 52a 453524i bk3: 52a 453476i bk4: 56a 453370i bk5: 54a 453384i bk6: 92a 453091i bk7: 88a 453052i bk8: 32a 453643i bk9: 36a 453616i bk10: 32a 453652i bk11: 32a 453659i bk12: 36a 453618i bk13: 36a 453624i bk14: 44a 453581i bk15: 40a 453613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000938791
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453775 n_nop=453309 n_act=13 n_pre=1 n_req=226 n_rd=304 n_write=148 bw_util=0.001992
n_activity=3462 dram_eff=0.2611
bk0: 56a 453626i bk1: 52a 453658i bk2: 12a 453740i bk3: 12a 453740i bk4: 20a 453522i bk5: 20a 453559i bk6: 60a 453140i bk7: 56a 453200i bk8: 0a 453772i bk9: 4a 453752i bk10: 0a 453774i bk11: 0a 453775i bk12: 4a 453753i bk13: 4a 453751i bk14: 4a 453750i bk15: 0a 453775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00198116
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453775 n_nop=453269 n_act=16 n_pre=2 n_req=244 n_rd=336 n_write=152 bw_util=0.002151
n_activity=3675 dram_eff=0.2656
bk0: 58a 453623i bk1: 56a 453626i bk2: 12a 453737i bk3: 12a 453737i bk4: 20a 453571i bk5: 24a 453533i bk6: 60a 453202i bk7: 56a 453234i bk8: 4a 453748i bk9: 4a 453749i bk10: 0a 453773i bk11: 0a 453777i bk12: 4a 453753i bk13: 4a 453754i bk14: 12a 453733i bk15: 10a 453717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00111729
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453775 n_nop=452599 n_act=84 n_pre=68 n_req=512 n_rd=872 n_write=152 bw_util=0.004513
n_activity=9756 dram_eff=0.2099
bk0: 90a 453383i bk1: 92a 453315i bk2: 52a 453472i bk3: 50a 453528i bk4: 54a 453383i bk5: 58a 453295i bk6: 92a 453003i bk7: 88a 453061i bk8: 36a 453607i bk9: 36a 453610i bk10: 32a 453648i bk11: 32a 453649i bk12: 36a 453617i bk13: 36a 453619i bk14: 44a 453582i bk15: 44a 453579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00145226
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453775 n_nop=453294 n_act=15 n_pre=2 n_req=232 n_rd=312 n_write=152 bw_util=0.002045
n_activity=3581 dram_eff=0.2591
bk0: 56a 453627i bk1: 60a 453618i bk2: 8a 453744i bk3: 8a 453745i bk4: 20a 453540i bk5: 24a 453493i bk6: 60a 453198i bk7: 56a 453209i bk8: 4a 453752i bk9: 0a 453773i bk10: 0a 453775i bk11: 0a 453776i bk12: 4a 453756i bk13: 4a 453755i bk14: 4a 453753i bk15: 4a 453755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00122968
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453775 n_nop=453282 n_act=16 n_pre=3 n_req=237 n_rd=326 n_write=148 bw_util=0.002089
n_activity=3535 dram_eff=0.2682
bk0: 56a 453629i bk1: 62a 453590i bk2: 8a 453743i bk3: 8a 453743i bk4: 20a 453576i bk5: 24a 453500i bk6: 58a 453218i bk7: 56a 453206i bk8: 4a 453749i bk9: 0a 453772i bk10: 0a 453775i bk11: 0a 453777i bk12: 4a 453759i bk13: 6a 453752i bk14: 8a 453741i bk15: 12a 453712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00103576

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1844, Miss = 216, Miss_rate = 0.117, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 4709, Miss = 212, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 423, Miss = 78, Miss_rate = 0.184, Pending_hits = 3, Reservation_fails = 125
L2_cache_bank[3]: Access = 3317, Miss = 74, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3342, Miss = 85, Miss_rate = 0.025, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 3305, Miss = 83, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4693, Miss = 218, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 3557, Miss = 218, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2745, Miss = 78, Miss_rate = 0.028, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 433, Miss = 78, Miss_rate = 0.180, Pending_hits = 6, Reservation_fails = 165
L2_cache_bank[10]: Access = 3294, Miss = 79, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 480, Miss = 84, Miss_rate = 0.175, Pending_hits = 3, Reservation_fails = 102
L2_total_cache_accesses = 32142
L2_total_cache_misses = 1503
L2_total_cache_miss_rate = 0.0468
L2_total_cache_pending_hits = 20
L2_total_cache_reservation_fails = 392
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1035
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22452
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 58
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 392
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69072
icnt_total_pkts_simt_to_mem=87530
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.2464
	minimum = 6
	maximum = 74
Network latency average = 15.4638
	minimum = 6
	maximum = 51
Slowest packet = 64231
Flit latency average = 15.1808
	minimum = 6
	maximum = 47
Slowest flit = 156487
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00352005
	minimum = 0 (at node 15)
	maximum = 0.0296143 (at node 4)
Accepted packet rate average = 0.00352005
	minimum = 0 (at node 15)
	maximum = 0.0296143 (at node 4)
Injected flit rate average = 0.00902969
	minimum = 0 (at node 15)
	maximum = 0.065427 (at node 19)
Accepted flit rate average= 0.00902969
	minimum = 0 (at node 15)
	maximum = 0.0929752 (at node 4)
Injected packet length average = 2.56522
Accepted packet length average = 2.56522
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.6747 (4 samples)
	minimum = 6 (4 samples)
	maximum = 97.75 (4 samples)
Network latency average = 10.9704 (4 samples)
	minimum = 6 (4 samples)
	maximum = 77.75 (4 samples)
Flit latency average = 10.1712 (4 samples)
	minimum = 6 (4 samples)
	maximum = 73.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00528818 (4 samples)
	minimum = 5.28616e-05 (4 samples)
	maximum = 0.0641884 (4 samples)
Accepted packet rate average = 0.00528818 (4 samples)
	minimum = 5.28616e-05 (4 samples)
	maximum = 0.0641884 (4 samples)
Injected flit rate average = 0.013415 (4 samples)
	minimum = 5.28616e-05 (4 samples)
	maximum = 0.207707 (4 samples)
Accepted flit rate average = 0.013415 (4 samples)
	minimum = 0.000264308 (4 samples)
	maximum = 0.117238 (4 samples)
Injected packet size average = 2.53679 (4 samples)
Accepted packet size average = 2.53679 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 120228 (inst/sec)
gpgpu_simulation_rate = 11459 (cycle/sec)
