
Temperature_regulation_system.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d5d4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000534  0800d7a8  0800d7a8  0001d7a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dcdc  0800dcdc  00020250  2**0
                  CONTENTS
  4 .ARM          00000008  0800dcdc  0800dcdc  0001dcdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dce4  0800dce4  00020250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dce4  0800dce4  0001dce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dce8  0800dce8  0001dce8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000250  20000000  0800dcec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  20000250  0800df3c  00020250  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000514  0800df3c  00020514  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ae3c  00000000  00000000  00020280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036e4  00000000  00000000  0003b0bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001578  00000000  00000000  0003e7a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013e0  00000000  00000000  0003fd18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005485  00000000  00000000  000410f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bd4e  00000000  00000000  0004657d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7d8b  00000000  00000000  000622cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015a056  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000070dc  00000000  00000000  0015a0a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000250 	.word	0x20000250
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d78c 	.word	0x0800d78c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000254 	.word	0x20000254
 800020c:	0800d78c 	.word	0x0800d78c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f000 fa47 	bl	80014d4 <null_ptr_check>
 8001046:	4603      	mov	r3, r0
 8001048:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 800104a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d117      	bne.n	8001082 <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8001052:	6879      	ldr	r1, [r7, #4]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2201      	movs	r2, #1
 8001058:	20d0      	movs	r0, #208	; 0xd0
 800105a:	f000 f818 	bl	800108e <bmp2_get_regs>
 800105e:	4603      	mov	r3, r0
 8001060:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 8001062:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d10b      	bne.n	8001082 <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	2b58      	cmp	r3, #88	; 0x58
 8001070:	d105      	bne.n	800107e <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f000 fa79 	bl	800156a <get_calib_param>
 8001078:	4603      	mov	r3, r0
 800107a:	73fb      	strb	r3, [r7, #15]
 800107c:	e001      	b.n	8001082 <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 800107e:	23fc      	movs	r3, #252	; 0xfc
 8001080:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8001082:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001086:	4618      	mov	r0, r3
 8001088:	3710      	adds	r7, #16
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 800108e:	b590      	push	{r4, r7, lr}
 8001090:	b087      	sub	sp, #28
 8001092:	af00      	add	r7, sp, #0
 8001094:	60b9      	str	r1, [r7, #8]
 8001096:	607a      	str	r2, [r7, #4]
 8001098:	603b      	str	r3, [r7, #0]
 800109a:	4603      	mov	r3, r0
 800109c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800109e:	6838      	ldr	r0, [r7, #0]
 80010a0:	f000 fa18 	bl	80014d4 <null_ptr_check>
 80010a4:	4603      	mov	r3, r0
 80010a6:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 80010a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d11e      	bne.n	80010ee <bmp2_get_regs+0x60>
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d01b      	beq.n	80010ee <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	785b      	ldrb	r3, [r3, #1]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d103      	bne.n	80010c6 <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 80010be:	7bfb      	ldrb	r3, [r7, #15]
 80010c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010c4:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	68dc      	ldr	r4, [r3, #12]
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	7bf8      	ldrb	r0, [r7, #15]
 80010d0:	687a      	ldr	r2, [r7, #4]
 80010d2:	68b9      	ldr	r1, [r7, #8]
 80010d4:	47a0      	blx	r4
 80010d6:	4603      	mov	r3, r0
 80010d8:	461a      	mov	r2, r3
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d004      	beq.n	80010f2 <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 80010e8:	23fe      	movs	r3, #254	; 0xfe
 80010ea:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80010ec:	e001      	b.n	80010f2 <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80010ee:	23ff      	movs	r3, #255	; 0xff
 80010f0:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80010f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	371c      	adds	r7, #28
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd90      	pop	{r4, r7, pc}

080010fe <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 80010fe:	b590      	push	{r4, r7, lr}
 8001100:	b08b      	sub	sp, #44	; 0x2c
 8001102:	af00      	add	r7, sp, #0
 8001104:	60f8      	str	r0, [r7, #12]
 8001106:	60b9      	str	r1, [r7, #8]
 8001108:	607a      	str	r2, [r7, #4]
 800110a:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2b04      	cmp	r3, #4
 8001110:	d901      	bls.n	8001116 <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 8001112:	2304      	movs	r3, #4
 8001114:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 8001116:	6838      	ldr	r0, [r7, #0]
 8001118:	f000 f9dc 	bl	80014d4 <null_ptr_check>
 800111c:	4603      	mov	r3, r0
 800111e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8001122:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001126:	2b00      	cmp	r3, #0
 8001128:	d150      	bne.n	80011cc <bmp2_set_regs+0xce>
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d04d      	beq.n	80011cc <bmp2_set_regs+0xce>
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d04a      	beq.n	80011cc <bmp2_set_regs+0xce>
    {
        if (len > 0)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d043      	beq.n	80011c4 <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	785b      	ldrb	r3, [r3, #1]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d114      	bne.n	8001174 <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800114a:	2300      	movs	r3, #0
 800114c:	77fb      	strb	r3, [r7, #31]
 800114e:	e00d      	b.n	800116c <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 8001150:	7ffb      	ldrb	r3, [r7, #31]
 8001152:	68fa      	ldr	r2, [r7, #12]
 8001154:	4413      	add	r3, r2
 8001156:	781a      	ldrb	r2, [r3, #0]
 8001158:	7ffb      	ldrb	r3, [r7, #31]
 800115a:	68f9      	ldr	r1, [r7, #12]
 800115c:	440b      	add	r3, r1
 800115e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001162:	b2d2      	uxtb	r2, r2
 8001164:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001166:	7ffb      	ldrb	r3, [r7, #31]
 8001168:	3301      	adds	r3, #1
 800116a:	77fb      	strb	r3, [r7, #31]
 800116c:	7ffb      	ldrb	r3, [r7, #31]
 800116e:	687a      	ldr	r2, [r7, #4]
 8001170:	429a      	cmp	r2, r3
 8001172:	d8ed      	bhi.n	8001150 <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2b01      	cmp	r3, #1
 8001178:	d90b      	bls.n	8001192 <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 800117a:	f107 0114 	add.w	r1, r7, #20
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	68ba      	ldr	r2, [r7, #8]
 8001182:	68f8      	ldr	r0, [r7, #12]
 8001184:	f000 f9c6 	bl	8001514 <interleave_data>
                temp_len = ((len * 2) - 1);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	005b      	lsls	r3, r3, #1
 800118c:	3b01      	subs	r3, #1
 800118e:	623b      	str	r3, [r7, #32]
 8001190:	e001      	b.n	8001196 <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	691c      	ldr	r4, [r3, #16]
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	7818      	ldrb	r0, [r3, #0]
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	f107 0114 	add.w	r1, r7, #20
 80011a6:	6a3a      	ldr	r2, [r7, #32]
 80011a8:	47a0      	blx	r4
 80011aa:	4603      	mov	r3, r0
 80011ac:	461a      	mov	r2, r3
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d00b      	beq.n	80011d4 <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 80011bc:	23fe      	movs	r3, #254	; 0xfe
 80011be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len > 0)
 80011c2:	e007      	b.n	80011d4 <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 80011c4:	23fd      	movs	r3, #253	; 0xfd
 80011c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len > 0)
 80011ca:	e003      	b.n	80011d4 <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80011cc:	23ff      	movs	r3, #255	; 0xff
 80011ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80011d2:	e000      	b.n	80011d6 <bmp2_set_regs+0xd8>
        if (len > 0)
 80011d4:	bf00      	nop
    }

    return rslt;
 80011d6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80011da:	4618      	mov	r0, r3
 80011dc:	372c      	adds	r7, #44	; 0x2c
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd90      	pop	{r4, r7, pc}

080011e2 <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b084      	sub	sp, #16
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 80011ea:	23e0      	movs	r3, #224	; 0xe0
 80011ec:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 80011ee:	23b6      	movs	r3, #182	; 0xb6
 80011f0:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80011f2:	f107 010d 	add.w	r1, r7, #13
 80011f6:	f107 000e 	add.w	r0, r7, #14
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2201      	movs	r2, #1
 80011fe:	f7ff ff7e 	bl	80010fe <bmp2_set_regs>
 8001202:	4603      	mov	r3, r0
 8001204:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8001206:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800120a:	4618      	mov	r0, r3
 800120c:	3710      	adds	r7, #16
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001212:	b580      	push	{r7, lr}
 8001214:	b084      	sub	sp, #16
 8001216:	af00      	add	r7, sp, #0
 8001218:	6078      	str	r0, [r7, #4]
 800121a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800121c:	2300      	movs	r3, #0
 800121e:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d02d      	beq.n	8001282 <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8001226:	f107 010c 	add.w	r1, r7, #12
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	2202      	movs	r2, #2
 800122e:	20f4      	movs	r0, #244	; 0xf4
 8001230:	f7ff ff2d 	bl	800108e <bmp2_get_regs>
 8001234:	4603      	mov	r3, r0
 8001236:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8001238:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d122      	bne.n	8001286 <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 8001240:	7b3b      	ldrb	r3, [r7, #12]
 8001242:	095b      	lsrs	r3, r3, #5
 8001244:	b2da      	uxtb	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 800124a:	7b3b      	ldrb	r3, [r7, #12]
 800124c:	109b      	asrs	r3, r3, #2
 800124e:	b2db      	uxtb	r3, r3
 8001250:	f003 0307 	and.w	r3, r3, #7
 8001254:	b2da      	uxtb	r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 800125a:	7b7b      	ldrb	r3, [r7, #13]
 800125c:	095b      	lsrs	r3, r3, #5
 800125e:	b2da      	uxtb	r2, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 8001264:	7b7b      	ldrb	r3, [r7, #13]
 8001266:	109b      	asrs	r3, r3, #2
 8001268:	b2db      	uxtb	r3, r3
 800126a:	f003 0307 	and.w	r3, r3, #7
 800126e:	b2da      	uxtb	r2, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 8001274:	7b7b      	ldrb	r3, [r7, #13]
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	b2da      	uxtb	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	715a      	strb	r2, [r3, #5]
 8001280:	e001      	b.n	8001286 <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001282:	23ff      	movs	r3, #255	; 0xff
 8001284:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001286:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800128a:	4618      	mov	r0, r3
 800128c:	3710      	adds	r7, #16
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}

08001292 <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001292:	b580      	push	{r7, lr}
 8001294:	b082      	sub	sp, #8
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
 800129a:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 800129c:	683a      	ldr	r2, [r7, #0]
 800129e:	6879      	ldr	r1, [r7, #4]
 80012a0:	2000      	movs	r0, #0
 80012a2:	f000 f9fd 	bl	80016a0 <conf_sensor>
 80012a6:	4603      	mov	r3, r0
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3708      	adds	r7, #8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d01b      	beq.n	80012f8 <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 80012c0:	f107 010e 	add.w	r1, r7, #14
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	2201      	movs	r2, #1
 80012c8:	20f3      	movs	r0, #243	; 0xf3
 80012ca:	f7ff fee0 	bl	800108e <bmp2_get_regs>
 80012ce:	4603      	mov	r3, r0
 80012d0:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 80012d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d110      	bne.n	80012fc <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 80012da:	7bbb      	ldrb	r3, [r7, #14]
 80012dc:	10db      	asrs	r3, r3, #3
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	f003 0301 	and.w	r3, r3, #1
 80012e4:	b2da      	uxtb	r2, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 80012ea:	7bbb      	ldrb	r3, [r7, #14]
 80012ec:	f003 0301 	and.w	r3, r3, #1
 80012f0:	b2da      	uxtb	r2, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	705a      	strb	r2, [r3, #1]
 80012f6:	e001      	b.n	80012fc <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80012f8:	23ff      	movs	r3, #255	; 0xff
 80012fa:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80012fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001300:	4618      	mov	r0, r3
 8001302:	3710      	adds	r7, #16
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	60b9      	str	r1, [r7, #8]
 8001312:	607a      	str	r2, [r7, #4]
 8001314:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	68b9      	ldr	r1, [r7, #8]
 800131c:	4618      	mov	r0, r3
 800131e:	f000 f9bf 	bl	80016a0 <conf_sensor>
 8001322:	4603      	mov	r3, r0
 8001324:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8001326:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800132a:	4618      	mov	r0, r3
 800132c:	3718      	adds	r7, #24
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	b086      	sub	sp, #24
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
 800133a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 800133c:	2300      	movs	r3, #0
 800133e:	613b      	str	r3, [r7, #16]
 8001340:	2300      	movs	r3, #0
 8001342:	82bb      	strh	r3, [r7, #20]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 8001344:	f107 0308 	add.w	r3, r7, #8
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d024      	beq.n	800139e <bmp2_get_sensor_data+0x6c>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 8001354:	f107 0110 	add.w	r1, r7, #16
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	2206      	movs	r2, #6
 800135c:	20f7      	movs	r0, #247	; 0xf7
 800135e:	f7ff fe96 	bl	800108e <bmp2_get_regs>
 8001362:	4603      	mov	r3, r0
 8001364:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001366:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d119      	bne.n	80013a2 <bmp2_get_sensor_data+0x70>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 800136e:	f107 0208 	add.w	r2, r7, #8
 8001372:	f107 0310 	add.w	r3, r7, #16
 8001376:	4611      	mov	r1, r2
 8001378:	4618      	mov	r0, r3
 800137a:	f000 fab9 	bl	80018f0 <parse_sensor_data>
 800137e:	4603      	mov	r3, r0
 8001380:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8001382:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d10b      	bne.n	80013a2 <bmp2_get_sensor_data+0x70>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 800138a:	f107 0308 	add.w	r3, r7, #8
 800138e:	683a      	ldr	r2, [r7, #0]
 8001390:	6879      	ldr	r1, [r7, #4]
 8001392:	4618      	mov	r0, r3
 8001394:	f000 f80b 	bl	80013ae <bmp2_compensate_data>
 8001398:	4603      	mov	r3, r0
 800139a:	75fb      	strb	r3, [r7, #23]
 800139c:	e001      	b.n	80013a2 <bmp2_get_sensor_data+0x70>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800139e:	23ff      	movs	r3, #255	; 0xff
 80013a0:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80013a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3718      	adds	r7, #24
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b086      	sub	sp, #24
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	60f8      	str	r0, [r7, #12]
 80013b6:	60b9      	str	r1, [r7, #8]
 80013b8:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80013ba:	6878      	ldr	r0, [r7, #4]
 80013bc:	f000 f88a 	bl	80014d4 <null_ptr_check>
 80013c0:	4603      	mov	r3, r0
 80013c2:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 80013c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d129      	bne.n	8001420 <bmp2_compensate_data+0x72>
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d026      	beq.n	8001420 <bmp2_compensate_data+0x72>
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d023      	beq.n	8001420 <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 80013d8:	68b9      	ldr	r1, [r7, #8]
 80013da:	f04f 0200 	mov.w	r2, #0
 80013de:	f04f 0300 	mov.w	r3, #0
 80013e2:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 80013e6:	68b9      	ldr	r1, [r7, #8]
 80013e8:	f04f 0200 	mov.w	r2, #0
 80013ec:	f04f 0300 	mov.w	r3, #0
 80013f0:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	3308      	adds	r3, #8
 80013f8:	687a      	ldr	r2, [r7, #4]
 80013fa:	68f9      	ldr	r1, [r7, #12]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f000 fabb 	bl	8001978 <compensate_temperature>
 8001402:	4603      	mov	r3, r0
 8001404:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001406:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d10a      	bne.n	8001424 <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	687a      	ldr	r2, [r7, #4]
 8001412:	68f9      	ldr	r1, [r7, #12]
 8001414:	4618      	mov	r0, r3
 8001416:	f000 fba7 	bl	8001b68 <compensate_pressure>
 800141a:	4603      	mov	r3, r0
 800141c:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 800141e:	e001      	b.n	8001424 <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001420:	23ff      	movs	r3, #255	; 0xff
 8001422:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001424:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001428:	4618      	mov	r0, r3
 800142a:	3718      	adds	r7, #24
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}

08001430 <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 8001430:	b5b0      	push	{r4, r5, r7, lr}
 8001432:	b092      	sub	sp, #72	; 0x48
 8001434:	af00      	add	r7, sp, #0
 8001436:	60f8      	str	r0, [r7, #12]
 8001438:	60b9      	str	r1, [r7, #8]
 800143a:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 800143c:	4b23      	ldr	r3, [pc, #140]	; (80014cc <bmp2_compute_meas_time+0x9c>)
 800143e:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8001442:	461d      	mov	r5, r3
 8001444:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001446:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001448:	682b      	ldr	r3, [r5, #0]
 800144a:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 800144c:	4b20      	ldr	r3, [pc, #128]	; (80014d0 <bmp2_compute_meas_time+0xa0>)
 800144e:	f107 0410 	add.w	r4, r7, #16
 8001452:	461d      	mov	r5, r3
 8001454:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001456:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001458:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800145c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f000 f837 	bl	80014d4 <null_ptr_check>
 8001466:	4603      	mov	r3, r0
 8001468:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 800146c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001470:	2b00      	cmp	r3, #0
 8001472:	d122      	bne.n	80014ba <bmp2_compute_meas_time+0x8a>
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d01f      	beq.n	80014ba <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	7e1b      	ldrb	r3, [r3, #24]
 800147e:	2b03      	cmp	r3, #3
 8001480:	d111      	bne.n	80014a6 <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	78db      	ldrb	r3, [r3, #3]
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	3348      	adds	r3, #72	; 0x48
 800148a:	443b      	add	r3, r7
 800148c:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	789b      	ldrb	r3, [r3, #2]
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	3348      	adds	r3, #72	; 0x48
 8001498:	443b      	add	r3, r7
 800149a:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800149e:	441a      	add	r2, r3
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80014a4:	e00c      	b.n	80014c0 <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	78db      	ldrb	r3, [r3, #3]
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	3348      	adds	r3, #72	; 0x48
 80014ae:	443b      	add	r3, r7
 80014b0:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80014b8:	e002      	b.n	80014c0 <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80014ba:	23ff      	movs	r3, #255	; 0xff
 80014bc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }

    return rslt;
 80014c0:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3748      	adds	r7, #72	; 0x48
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bdb0      	pop	{r4, r5, r7, pc}
 80014cc:	0800d7a8 	.word	0x0800d7a8
 80014d0:	0800d7bc 	.word	0x0800d7bc

080014d4 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d00b      	beq.n	80014fa <null_ptr_check+0x26>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	68db      	ldr	r3, [r3, #12]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d007      	beq.n	80014fa <null_ptr_check+0x26>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	691b      	ldr	r3, [r3, #16]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d003      	beq.n	80014fa <null_ptr_check+0x26>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	695b      	ldr	r3, [r3, #20]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d102      	bne.n	8001500 <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 80014fa:	23ff      	movs	r3, #255	; 0xff
 80014fc:	73fb      	strb	r3, [r7, #15]
 80014fe:	e001      	b.n	8001504 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 8001500:	2300      	movs	r3, #0
 8001502:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001504:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001508:	4618      	mov	r0, r3
 800150a:	3714      	adds	r7, #20
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8001514:	b480      	push	{r7}
 8001516:	b087      	sub	sp, #28
 8001518:	af00      	add	r7, sp, #0
 800151a:	60f8      	str	r0, [r7, #12]
 800151c:	60b9      	str	r1, [r7, #8]
 800151e:	607a      	str	r2, [r7, #4]
 8001520:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 8001522:	2301      	movs	r3, #1
 8001524:	617b      	str	r3, [r7, #20]
 8001526:	e015      	b.n	8001554 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8001528:	68fa      	ldr	r2, [r7, #12]
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	441a      	add	r2, r3
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	3b01      	subs	r3, #1
 8001534:	68b9      	ldr	r1, [r7, #8]
 8001536:	440b      	add	r3, r1
 8001538:	7812      	ldrb	r2, [r2, #0]
 800153a:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 800153c:	687a      	ldr	r2, [r7, #4]
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	441a      	add	r2, r3
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	68b9      	ldr	r1, [r7, #8]
 8001548:	440b      	add	r3, r1
 800154a:	7812      	ldrb	r2, [r2, #0]
 800154c:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	3301      	adds	r3, #1
 8001552:	617b      	str	r3, [r7, #20]
 8001554:	697a      	ldr	r2, [r7, #20]
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	429a      	cmp	r2, r3
 800155a:	d3e5      	bcc.n	8001528 <interleave_data+0x14>
    }
}
 800155c:	bf00      	nop
 800155e:	bf00      	nop
 8001560:	371c      	adds	r7, #28
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr

0800156a <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 800156a:	b580      	push	{r7, lr}
 800156c:	b08a      	sub	sp, #40	; 0x28
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	f107 0310 	add.w	r3, r7, #16
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	605a      	str	r2, [r3, #4]
 8001580:	609a      	str	r2, [r3, #8]
 8001582:	60da      	str	r2, [r3, #12]
 8001584:	611a      	str	r2, [r3, #16]
 8001586:	751a      	strb	r2, [r3, #20]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 8001588:	f107 010c 	add.w	r1, r7, #12
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2219      	movs	r2, #25
 8001590:	2088      	movs	r0, #136	; 0x88
 8001592:	f7ff fd7c 	bl	800108e <bmp2_get_regs>
 8001596:	4603      	mov	r3, r0
 8001598:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if (rslt == BMP2_OK)
 800159c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d177      	bne.n	8001694 <get_calib_param+0x12a>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 80015a4:	7b7b      	ldrb	r3, [r7, #13]
 80015a6:	021b      	lsls	r3, r3, #8
 80015a8:	b21a      	sxth	r2, r3
 80015aa:	7b3b      	ldrb	r3, [r7, #12]
 80015ac:	b21b      	sxth	r3, r3
 80015ae:	4313      	orrs	r3, r2
 80015b0:	b21b      	sxth	r3, r3
 80015b2:	b29a      	uxth	r2, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 80015b8:	7bfb      	ldrb	r3, [r7, #15]
 80015ba:	021b      	lsls	r3, r3, #8
 80015bc:	b21a      	sxth	r2, r3
 80015be:	7bbb      	ldrb	r3, [r7, #14]
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	4313      	orrs	r3, r2
 80015c4:	b21a      	sxth	r2, r3
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 80015ca:	7c7b      	ldrb	r3, [r7, #17]
 80015cc:	021b      	lsls	r3, r3, #8
 80015ce:	b21a      	sxth	r2, r3
 80015d0:	7c3b      	ldrb	r3, [r7, #16]
 80015d2:	b21b      	sxth	r3, r3
 80015d4:	4313      	orrs	r3, r2
 80015d6:	b21a      	sxth	r2, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 80015dc:	7cfb      	ldrb	r3, [r7, #19]
 80015de:	021b      	lsls	r3, r3, #8
 80015e0:	b21a      	sxth	r2, r3
 80015e2:	7cbb      	ldrb	r3, [r7, #18]
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	4313      	orrs	r3, r2
 80015e8:	b21b      	sxth	r3, r3
 80015ea:	b29a      	uxth	r2, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	845a      	strh	r2, [r3, #34]	; 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 80015f0:	7d7b      	ldrb	r3, [r7, #21]
 80015f2:	021b      	lsls	r3, r3, #8
 80015f4:	b21a      	sxth	r2, r3
 80015f6:	7d3b      	ldrb	r3, [r7, #20]
 80015f8:	b21b      	sxth	r3, r3
 80015fa:	4313      	orrs	r3, r2
 80015fc:	b21a      	sxth	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	849a      	strh	r2, [r3, #36]	; 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 8001602:	7dfb      	ldrb	r3, [r7, #23]
 8001604:	021b      	lsls	r3, r3, #8
 8001606:	b21a      	sxth	r2, r3
 8001608:	7dbb      	ldrb	r3, [r7, #22]
 800160a:	b21b      	sxth	r3, r3
 800160c:	4313      	orrs	r3, r2
 800160e:	b21a      	sxth	r2, r3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	84da      	strh	r2, [r3, #38]	; 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 8001614:	7e7b      	ldrb	r3, [r7, #25]
 8001616:	021b      	lsls	r3, r3, #8
 8001618:	b21a      	sxth	r2, r3
 800161a:	7e3b      	ldrb	r3, [r7, #24]
 800161c:	b21b      	sxth	r3, r3
 800161e:	4313      	orrs	r3, r2
 8001620:	b21a      	sxth	r2, r3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	851a      	strh	r2, [r3, #40]	; 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 8001626:	7efb      	ldrb	r3, [r7, #27]
 8001628:	021b      	lsls	r3, r3, #8
 800162a:	b21a      	sxth	r2, r3
 800162c:	7ebb      	ldrb	r3, [r7, #26]
 800162e:	b21b      	sxth	r3, r3
 8001630:	4313      	orrs	r3, r2
 8001632:	b21a      	sxth	r2, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	855a      	strh	r2, [r3, #42]	; 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 8001638:	7f7b      	ldrb	r3, [r7, #29]
 800163a:	021b      	lsls	r3, r3, #8
 800163c:	b21a      	sxth	r2, r3
 800163e:	7f3b      	ldrb	r3, [r7, #28]
 8001640:	b21b      	sxth	r3, r3
 8001642:	4313      	orrs	r3, r2
 8001644:	b21a      	sxth	r2, r3
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	859a      	strh	r2, [r3, #44]	; 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 800164a:	7ffb      	ldrb	r3, [r7, #31]
 800164c:	021b      	lsls	r3, r3, #8
 800164e:	b21a      	sxth	r2, r3
 8001650:	7fbb      	ldrb	r3, [r7, #30]
 8001652:	b21b      	sxth	r3, r3
 8001654:	4313      	orrs	r3, r2
 8001656:	b21a      	sxth	r2, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	85da      	strh	r2, [r3, #46]	; 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 800165c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001660:	021b      	lsls	r3, r3, #8
 8001662:	b21a      	sxth	r2, r3
 8001664:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001668:	b21b      	sxth	r3, r3
 800166a:	4313      	orrs	r3, r2
 800166c:	b21a      	sxth	r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	861a      	strh	r2, [r3, #48]	; 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 8001672:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001676:	021b      	lsls	r3, r3, #8
 8001678:	b21a      	sxth	r2, r3
 800167a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800167e:	b21b      	sxth	r3, r3
 8001680:	4313      	orrs	r3, r2
 8001682:	b21a      	sxth	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	865a      	strh	r2, [r3, #50]	; 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 8001688:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800168c:	b25a      	sxtb	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    return rslt;
 8001694:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001698:	4618      	mov	r0, r3
 800169a:	3728      	adds	r7, #40	; 0x28
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}

080016a0 <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b086      	sub	sp, #24
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	60b9      	str	r1, [r7, #8]
 80016aa:	607a      	str	r2, [r7, #4]
 80016ac:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 80016ae:	2300      	movs	r3, #0
 80016b0:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 80016b2:	f24f 53f4 	movw	r3, #62964	; 0xf5f4
 80016b6:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d074      	beq.n	80017a8 <conf_sensor+0x108>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 80016be:	f107 0114 	add.w	r1, r7, #20
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2202      	movs	r2, #2
 80016c6:	20f4      	movs	r0, #244	; 0xf4
 80016c8:	f7ff fce1 	bl	800108e <bmp2_get_regs>
 80016cc:	4603      	mov	r3, r0
 80016ce:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80016d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d169      	bne.n	80017ac <conf_sensor+0x10c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	f7ff fd82 	bl	80011e2 <bmp2_soft_reset>
 80016de:	4603      	mov	r3, r0
 80016e0:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 80016e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d160      	bne.n	80017ac <conf_sensor+0x10c>
            {
                set_os_mode(temp, conf);
 80016ea:	f107 0314 	add.w	r3, r7, #20
 80016ee:	68b9      	ldr	r1, [r7, #8]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f000 f861 	bl	80017b8 <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 80016f6:	7d7b      	ldrb	r3, [r7, #21]
 80016f8:	b25b      	sxtb	r3, r3
 80016fa:	f003 031f 	and.w	r3, r3, #31
 80016fe:	b25a      	sxtb	r2, r3
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	789b      	ldrb	r3, [r3, #2]
 8001704:	015b      	lsls	r3, r3, #5
 8001706:	b25b      	sxtb	r3, r3
 8001708:	4313      	orrs	r3, r2
 800170a:	b25b      	sxtb	r3, r3
 800170c:	b2db      	uxtb	r3, r3
 800170e:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 8001710:	7d7b      	ldrb	r3, [r7, #21]
 8001712:	b25b      	sxtb	r3, r3
 8001714:	f023 031c 	bic.w	r3, r3, #28
 8001718:	b25a      	sxtb	r2, r3
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	791b      	ldrb	r3, [r3, #4]
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	b25b      	sxtb	r3, r3
 8001722:	f003 031c 	and.w	r3, r3, #28
 8001726:	b25b      	sxtb	r3, r3
 8001728:	4313      	orrs	r3, r2
 800172a:	b25b      	sxtb	r3, r3
 800172c:	b2db      	uxtb	r3, r3
 800172e:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 8001730:	7d7b      	ldrb	r3, [r7, #21]
 8001732:	b25b      	sxtb	r3, r3
 8001734:	f023 0301 	bic.w	r3, r3, #1
 8001738:	b25a      	sxtb	r2, r3
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	795b      	ldrb	r3, [r3, #5]
 800173e:	b25b      	sxtb	r3, r3
 8001740:	f003 0301 	and.w	r3, r3, #1
 8001744:	b25b      	sxtb	r3, r3
 8001746:	4313      	orrs	r3, r2
 8001748:	b25b      	sxtb	r3, r3
 800174a:	b2db      	uxtb	r3, r3
 800174c:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 800174e:	f107 0114 	add.w	r1, r7, #20
 8001752:	f107 0010 	add.w	r0, r7, #16
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2202      	movs	r2, #2
 800175a:	f7ff fcd0 	bl	80010fe <bmp2_set_regs>
 800175e:	4603      	mov	r3, r0
 8001760:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 8001762:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d120      	bne.n	80017ac <conf_sensor+0x10c>
 800176a:	7bfb      	ldrb	r3, [r7, #15]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d01d      	beq.n	80017ac <conf_sensor+0x10c>
                {
                    dev->power_mode = mode;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	7bfa      	ldrb	r2, [r7, #15]
 8001774:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 8001776:	7d3b      	ldrb	r3, [r7, #20]
 8001778:	b25b      	sxtb	r3, r3
 800177a:	f023 0303 	bic.w	r3, r3, #3
 800177e:	b25a      	sxtb	r2, r3
 8001780:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001784:	f003 0303 	and.w	r3, r3, #3
 8001788:	b25b      	sxtb	r3, r3
 800178a:	4313      	orrs	r3, r2
 800178c:	b25b      	sxtb	r3, r3
 800178e:	b2db      	uxtb	r3, r3
 8001790:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 8001792:	f107 0114 	add.w	r1, r7, #20
 8001796:	f107 0010 	add.w	r0, r7, #16
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2201      	movs	r2, #1
 800179e:	f7ff fcae 	bl	80010fe <bmp2_set_regs>
 80017a2:	4603      	mov	r3, r0
 80017a4:	75fb      	strb	r3, [r7, #23]
 80017a6:	e001      	b.n	80017ac <conf_sensor+0x10c>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80017a8:	23ff      	movs	r3, #255	; 0xff
 80017aa:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80017ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3718      	adds	r7, #24
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}

080017b8 <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	78db      	ldrb	r3, [r3, #3]
 80017c6:	2b04      	cmp	r3, #4
 80017c8:	f200 808b 	bhi.w	80018e2 <set_os_mode+0x12a>
 80017cc:	a201      	add	r2, pc, #4	; (adr r2, 80017d4 <set_os_mode+0x1c>)
 80017ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017d2:	bf00      	nop
 80017d4:	080017e9 	.word	0x080017e9
 80017d8:	0800181b 	.word	0x0800181b
 80017dc:	0800184d 	.word	0x0800184d
 80017e0:	0800187f 	.word	0x0800187f
 80017e4:	080018b1 	.word	0x080018b1
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	b25b      	sxtb	r3, r3
 80017ee:	f003 031f 	and.w	r3, r3, #31
 80017f2:	b25b      	sxtb	r3, r3
 80017f4:	f043 0320 	orr.w	r3, r3, #32
 80017f8:	b25b      	sxtb	r3, r3
 80017fa:	b2da      	uxtb	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	b25b      	sxtb	r3, r3
 8001806:	f023 031c 	bic.w	r3, r3, #28
 800180a:	b25b      	sxtb	r3, r3
 800180c:	f043 0304 	orr.w	r3, r3, #4
 8001810:	b25b      	sxtb	r3, r3
 8001812:	b2da      	uxtb	r2, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	701a      	strb	r2, [r3, #0]
            break;
 8001818:	e064      	b.n	80018e4 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	b25b      	sxtb	r3, r3
 8001820:	f003 031f 	and.w	r3, r3, #31
 8001824:	b25b      	sxtb	r3, r3
 8001826:	f043 0320 	orr.w	r3, r3, #32
 800182a:	b25b      	sxtb	r3, r3
 800182c:	b2da      	uxtb	r2, r3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	b25b      	sxtb	r3, r3
 8001838:	f023 031c 	bic.w	r3, r3, #28
 800183c:	b25b      	sxtb	r3, r3
 800183e:	f043 0308 	orr.w	r3, r3, #8
 8001842:	b25b      	sxtb	r3, r3
 8001844:	b2da      	uxtb	r2, r3
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	701a      	strb	r2, [r3, #0]
            break;
 800184a:	e04b      	b.n	80018e4 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	b25b      	sxtb	r3, r3
 8001852:	f003 031f 	and.w	r3, r3, #31
 8001856:	b25b      	sxtb	r3, r3
 8001858:	f043 0320 	orr.w	r3, r3, #32
 800185c:	b25b      	sxtb	r3, r3
 800185e:	b2da      	uxtb	r2, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	b25b      	sxtb	r3, r3
 800186a:	f023 031c 	bic.w	r3, r3, #28
 800186e:	b25b      	sxtb	r3, r3
 8001870:	f043 030c 	orr.w	r3, r3, #12
 8001874:	b25b      	sxtb	r3, r3
 8001876:	b2da      	uxtb	r2, r3
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	701a      	strb	r2, [r3, #0]
            break;
 800187c:	e032      	b.n	80018e4 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	b25b      	sxtb	r3, r3
 8001884:	f003 031f 	and.w	r3, r3, #31
 8001888:	b25b      	sxtb	r3, r3
 800188a:	f043 0320 	orr.w	r3, r3, #32
 800188e:	b25b      	sxtb	r3, r3
 8001890:	b2da      	uxtb	r2, r3
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	b25b      	sxtb	r3, r3
 800189c:	f023 031c 	bic.w	r3, r3, #28
 80018a0:	b25b      	sxtb	r3, r3
 80018a2:	f043 0310 	orr.w	r3, r3, #16
 80018a6:	b25b      	sxtb	r3, r3
 80018a8:	b2da      	uxtb	r2, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	701a      	strb	r2, [r3, #0]
            break;
 80018ae:	e019      	b.n	80018e4 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	b25b      	sxtb	r3, r3
 80018b6:	f003 031f 	and.w	r3, r3, #31
 80018ba:	b25b      	sxtb	r3, r3
 80018bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018c0:	b25b      	sxtb	r3, r3
 80018c2:	b2da      	uxtb	r2, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	b25b      	sxtb	r3, r3
 80018ce:	f023 031c 	bic.w	r3, r3, #28
 80018d2:	b25b      	sxtb	r3, r3
 80018d4:	f043 0314 	orr.w	r3, r3, #20
 80018d8:	b25b      	sxtb	r3, r3
 80018da:	b2da      	uxtb	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	701a      	strb	r2, [r3, #0]
            break;
 80018e0:	e000      	b.n	80018e4 <set_os_mode+0x12c>
        default:
            break;
 80018e2:	bf00      	nop
    }
}
 80018e4:	bf00      	nop
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b086      	sub	sp, #24
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	031b      	lsls	r3, r3, #12
 8001900:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	3301      	adds	r3, #1
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	011b      	lsls	r3, r3, #4
 800190a:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	3302      	adds	r3, #2
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	091b      	lsrs	r3, r3, #4
 8001914:	b2db      	uxtb	r3, r3
 8001916:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001918:	697a      	ldr	r2, [r7, #20]
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	431a      	orrs	r2, r3
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	431a      	orrs	r2, r3
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	3303      	adds	r3, #3
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	031b      	lsls	r3, r3, #12
 800192e:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	3304      	adds	r3, #4
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	011b      	lsls	r3, r3, #4
 8001938:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	3305      	adds	r3, #5
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	091b      	lsrs	r3, r3, #4
 8001942:	b2db      	uxtb	r3, r3
 8001944:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 8001946:	697a      	ldr	r2, [r7, #20]
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	431a      	orrs	r2, r3
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	4313      	orrs	r3, r2
 8001950:	461a      	mov	r2, r3
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	4619      	mov	r1, r3
 8001960:	4610      	mov	r0, r2
 8001962:	f000 fae5 	bl	8001f30 <st_check_boundaries>
 8001966:	4603      	mov	r3, r0
 8001968:	72fb      	strb	r3, [r7, #11]

    return rslt;
 800196a:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800196e:	4618      	mov	r0, r3
 8001970:	3718      	adds	r7, #24
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
	...

08001978 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 8001978:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800197c:	b08c      	sub	sp, #48	; 0x30
 800197e:	af00      	add	r7, sp, #0
 8001980:	60f8      	str	r0, [r7, #12]
 8001982:	60b9      	str	r1, [r7, #8]
 8001984:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001986:	2300      	movs	r3, #0
 8001988:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4618      	mov	r0, r3
 8001992:	f7fe fde7 	bl	8000564 <__aeabi_i2d>
 8001996:	f04f 0200 	mov.w	r2, #0
 800199a:	4b6c      	ldr	r3, [pc, #432]	; (8001b4c <compensate_temperature+0x1d4>)
 800199c:	f7fe ff76 	bl	800088c <__aeabi_ddiv>
 80019a0:	4602      	mov	r2, r0
 80019a2:	460b      	mov	r3, r1
 80019a4:	4614      	mov	r4, r2
 80019a6:	461d      	mov	r5, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	8b9b      	ldrh	r3, [r3, #28]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7fe fdc9 	bl	8000544 <__aeabi_ui2d>
 80019b2:	f04f 0200 	mov.w	r2, #0
 80019b6:	4b66      	ldr	r3, [pc, #408]	; (8001b50 <compensate_temperature+0x1d8>)
 80019b8:	f7fe ff68 	bl	800088c <__aeabi_ddiv>
 80019bc:	4602      	mov	r2, r0
 80019be:	460b      	mov	r3, r1
 80019c0:	4620      	mov	r0, r4
 80019c2:	4629      	mov	r1, r5
 80019c4:	f7fe fc80 	bl	80002c8 <__aeabi_dsub>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
 80019cc:	4614      	mov	r4, r2
 80019ce:	461d      	mov	r5, r3
           ((double) dev->calib_param.dig_t2);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7fe fdc4 	bl	8000564 <__aeabi_i2d>
 80019dc:	4602      	mov	r2, r0
 80019de:	460b      	mov	r3, r1
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80019e0:	4620      	mov	r0, r4
 80019e2:	4629      	mov	r1, r5
 80019e4:	f7fe fe28 	bl	8000638 <__aeabi_dmul>
 80019e8:	4602      	mov	r2, r0
 80019ea:	460b      	mov	r3, r1
 80019ec:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7fe fdb5 	bl	8000564 <__aeabi_i2d>
 80019fa:	f04f 0200 	mov.w	r2, #0
 80019fe:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001a02:	f7fe ff43 	bl	800088c <__aeabi_ddiv>
 8001a06:	4602      	mov	r2, r0
 8001a08:	460b      	mov	r3, r1
 8001a0a:	4614      	mov	r4, r2
 8001a0c:	461d      	mov	r5, r3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	8b9b      	ldrh	r3, [r3, #28]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7fe fd96 	bl	8000544 <__aeabi_ui2d>
 8001a18:	f04f 0200 	mov.w	r2, #0
 8001a1c:	4b4d      	ldr	r3, [pc, #308]	; (8001b54 <compensate_temperature+0x1dc>)
 8001a1e:	f7fe ff35 	bl	800088c <__aeabi_ddiv>
 8001a22:	4602      	mov	r2, r0
 8001a24:	460b      	mov	r3, r1
 8001a26:	4620      	mov	r0, r4
 8001a28:	4629      	mov	r1, r5
 8001a2a:	f7fe fc4d 	bl	80002c8 <__aeabi_dsub>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	4614      	mov	r4, r2
 8001a34:	461d      	mov	r5, r3
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7fe fd92 	bl	8000564 <__aeabi_i2d>
 8001a40:	f04f 0200 	mov.w	r2, #0
 8001a44:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001a48:	f7fe ff20 	bl	800088c <__aeabi_ddiv>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	460b      	mov	r3, r1
 8001a50:	4690      	mov	r8, r2
 8001a52:	4699      	mov	r9, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	8b9b      	ldrh	r3, [r3, #28]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7fe fd73 	bl	8000544 <__aeabi_ui2d>
 8001a5e:	f04f 0200 	mov.w	r2, #0
 8001a62:	4b3c      	ldr	r3, [pc, #240]	; (8001b54 <compensate_temperature+0x1dc>)
 8001a64:	f7fe ff12 	bl	800088c <__aeabi_ddiv>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	4640      	mov	r0, r8
 8001a6e:	4649      	mov	r1, r9
 8001a70:	f7fe fc2a 	bl	80002c8 <__aeabi_dsub>
 8001a74:	4602      	mov	r2, r0
 8001a76:	460b      	mov	r3, r1
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001a78:	4620      	mov	r0, r4
 8001a7a:	4629      	mov	r1, r5
 8001a7c:	f7fe fddc 	bl	8000638 <__aeabi_dmul>
 8001a80:	4602      	mov	r2, r0
 8001a82:	460b      	mov	r3, r1
 8001a84:	4614      	mov	r4, r2
 8001a86:	461d      	mov	r5, r3
        ((double) dev->calib_param.dig_t3);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7fe fd68 	bl	8000564 <__aeabi_i2d>
 8001a94:	4602      	mov	r2, r0
 8001a96:	460b      	mov	r3, r1
    var2 =
 8001a98:	4620      	mov	r0, r4
 8001a9a:	4629      	mov	r1, r5
 8001a9c:	f7fe fdcc 	bl	8000638 <__aeabi_dmul>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	e9c7 2304 	strd	r2, r3, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 8001aa8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001aac:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ab0:	f7fe fc0c 	bl	80002cc <__adddf3>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	460b      	mov	r3, r1
 8001ab8:	4610      	mov	r0, r2
 8001aba:	4619      	mov	r1, r3
 8001abc:	f7ff f86c 	bl	8000b98 <__aeabi_d2iz>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	639a      	str	r2, [r3, #56]	; 0x38
    temperature = (var1 + var2) / 5120.0;
 8001ac6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001aca:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ace:	f7fe fbfd 	bl	80002cc <__adddf3>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4610      	mov	r0, r2
 8001ad8:	4619      	mov	r1, r3
 8001ada:	f04f 0200 	mov.w	r2, #0
 8001ade:	4b1e      	ldr	r3, [pc, #120]	; (8001b58 <compensate_temperature+0x1e0>)
 8001ae0:	f7fe fed4 	bl	800088c <__aeabi_ddiv>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	e9c7 2308 	strd	r2, r3, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	4b1a      	ldr	r3, [pc, #104]	; (8001b5c <compensate_temperature+0x1e4>)
 8001af2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001af6:	f7ff f811 	bl	8000b1c <__aeabi_dcmplt>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d007      	beq.n	8001b10 <compensate_temperature+0x198>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001b00:	f04f 0200 	mov.w	r2, #0
 8001b04:	4b15      	ldr	r3, [pc, #84]	; (8001b5c <compensate_temperature+0x1e4>)
 8001b06:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	4b12      	ldr	r3, [pc, #72]	; (8001b60 <compensate_temperature+0x1e8>)
 8001b16:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b1a:	f7ff f81d 	bl	8000b58 <__aeabi_dcmpgt>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d007      	beq.n	8001b34 <compensate_temperature+0x1bc>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8001b24:	f04f 0200 	mov.w	r2, #0
 8001b28:	4b0d      	ldr	r3, [pc, #52]	; (8001b60 <compensate_temperature+0x1e8>)
 8001b2a:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    (*comp_temperature) = temperature;
 8001b34:	68f9      	ldr	r1, [r7, #12]
 8001b36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001b3a:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8001b3e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3730      	adds	r7, #48	; 0x30
 8001b46:	46bd      	mov	sp, r7
 8001b48:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b4c:	40d00000 	.word	0x40d00000
 8001b50:	40900000 	.word	0x40900000
 8001b54:	40c00000 	.word	0x40c00000
 8001b58:	40b40000 	.word	0x40b40000
 8001b5c:	c0440000 	.word	0xc0440000
 8001b60:	40554000 	.word	0x40554000
 8001b64:	00000000 	.word	0x00000000

08001b68 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001b68:	b5b0      	push	{r4, r5, r7, lr}
 8001b6a:	b08c      	sub	sp, #48	; 0x30
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001b74:	2300      	movs	r3, #0
 8001b76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double var1, var2;
    double pressure = 0.0;
 8001b7a:	f04f 0200 	mov.w	r2, #0
 8001b7e:	f04f 0300 	mov.w	r3, #0
 8001b82:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7fe fcea 	bl	8000564 <__aeabi_i2d>
 8001b90:	f04f 0200 	mov.w	r2, #0
 8001b94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b98:	f7fe fe78 	bl	800088c <__aeabi_ddiv>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	4610      	mov	r0, r2
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	f04f 0200 	mov.w	r2, #0
 8001ba8:	4bcb      	ldr	r3, [pc, #812]	; (8001ed8 <compensate_pressure+0x370>)
 8001baa:	f7fe fb8d 	bl	80002c8 <__aeabi_dsub>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001bb6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bba:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001bbe:	f7fe fd3b 	bl	8000638 <__aeabi_dmul>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	4614      	mov	r4, r2
 8001bc8:	461d      	mov	r5, r3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7fe fcc7 	bl	8000564 <__aeabi_i2d>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	460b      	mov	r3, r1
 8001bda:	4620      	mov	r0, r4
 8001bdc:	4629      	mov	r1, r5
 8001bde:	f7fe fd2b 	bl	8000638 <__aeabi_dmul>
 8001be2:	4602      	mov	r2, r0
 8001be4:	460b      	mov	r3, r1
 8001be6:	4610      	mov	r0, r2
 8001be8:	4619      	mov	r1, r3
 8001bea:	f04f 0200 	mov.w	r2, #0
 8001bee:	4bbb      	ldr	r3, [pc, #748]	; (8001edc <compensate_pressure+0x374>)
 8001bf0:	f7fe fe4c 	bl	800088c <__aeabi_ddiv>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7fe fcae 	bl	8000564 <__aeabi_i2d>
 8001c08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c0c:	f7fe fd14 	bl	8000638 <__aeabi_dmul>
 8001c10:	4602      	mov	r2, r0
 8001c12:	460b      	mov	r3, r1
 8001c14:	4610      	mov	r0, r2
 8001c16:	4619      	mov	r1, r3
 8001c18:	4602      	mov	r2, r0
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	f7fe fb56 	bl	80002cc <__adddf3>
 8001c20:	4602      	mov	r2, r0
 8001c22:	460b      	mov	r3, r1
 8001c24:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c28:	f7fe fb50 	bl	80002cc <__adddf3>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	460b      	mov	r3, r1
 8001c30:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001c34:	f04f 0200 	mov.w	r2, #0
 8001c38:	4ba9      	ldr	r3, [pc, #676]	; (8001ee0 <compensate_pressure+0x378>)
 8001c3a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c3e:	f7fe fe25 	bl	800088c <__aeabi_ddiv>
 8001c42:	4602      	mov	r2, r0
 8001c44:	460b      	mov	r3, r1
 8001c46:	4614      	mov	r4, r2
 8001c48:	461d      	mov	r5, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7fe fc87 	bl	8000564 <__aeabi_i2d>
 8001c56:	f04f 0200 	mov.w	r2, #0
 8001c5a:	4ba2      	ldr	r3, [pc, #648]	; (8001ee4 <compensate_pressure+0x37c>)
 8001c5c:	f7fe fcec 	bl	8000638 <__aeabi_dmul>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	4620      	mov	r0, r4
 8001c66:	4629      	mov	r1, r5
 8001c68:	f7fe fb30 	bl	80002cc <__adddf3>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7fe fc72 	bl	8000564 <__aeabi_i2d>
 8001c80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c84:	f7fe fcd8 	bl	8000638 <__aeabi_dmul>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	4610      	mov	r0, r2
 8001c8e:	4619      	mov	r1, r3
 8001c90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c94:	f7fe fcd0 	bl	8000638 <__aeabi_dmul>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	460b      	mov	r3, r1
 8001c9c:	4610      	mov	r0, r2
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	f04f 0200 	mov.w	r2, #0
 8001ca4:	4b90      	ldr	r3, [pc, #576]	; (8001ee8 <compensate_pressure+0x380>)
 8001ca6:	f7fe fdf1 	bl	800088c <__aeabi_ddiv>
 8001caa:	4602      	mov	r2, r0
 8001cac:	460b      	mov	r3, r1
 8001cae:	4614      	mov	r4, r2
 8001cb0:	461d      	mov	r5, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7fe fc53 	bl	8000564 <__aeabi_i2d>
 8001cbe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001cc2:	f7fe fcb9 	bl	8000638 <__aeabi_dmul>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	460b      	mov	r3, r1
 8001cca:	4620      	mov	r0, r4
 8001ccc:	4629      	mov	r1, r5
 8001cce:	f7fe fafd 	bl	80002cc <__adddf3>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	4610      	mov	r0, r2
 8001cd8:	4619      	mov	r1, r3
 8001cda:	f04f 0200 	mov.w	r2, #0
 8001cde:	4b82      	ldr	r3, [pc, #520]	; (8001ee8 <compensate_pressure+0x380>)
 8001ce0:	f7fe fdd4 	bl	800088c <__aeabi_ddiv>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	e9c7 2306 	strd	r2, r3, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001cec:	f04f 0200 	mov.w	r2, #0
 8001cf0:	4b7a      	ldr	r3, [pc, #488]	; (8001edc <compensate_pressure+0x374>)
 8001cf2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001cf6:	f7fe fdc9 	bl	800088c <__aeabi_ddiv>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	4610      	mov	r0, r2
 8001d00:	4619      	mov	r1, r3
 8001d02:	f04f 0200 	mov.w	r2, #0
 8001d06:	4b79      	ldr	r3, [pc, #484]	; (8001eec <compensate_pressure+0x384>)
 8001d08:	f7fe fae0 	bl	80002cc <__adddf3>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	460b      	mov	r3, r1
 8001d10:	4614      	mov	r4, r2
 8001d12:	461d      	mov	r5, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7fe fc13 	bl	8000544 <__aeabi_ui2d>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	460b      	mov	r3, r1
 8001d22:	4620      	mov	r0, r4
 8001d24:	4629      	mov	r1, r5
 8001d26:	f7fe fc87 	bl	8000638 <__aeabi_dmul>
 8001d2a:	4602      	mov	r2, r0
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8001d32:	f04f 0200 	mov.w	r2, #0
 8001d36:	f04f 0300 	mov.w	r3, #0
 8001d3a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d3e:	f7fe feed 	bl	8000b1c <__aeabi_dcmplt>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d10b      	bne.n	8001d60 <compensate_pressure+0x1f8>
 8001d48:	f04f 0200 	mov.w	r2, #0
 8001d4c:	f04f 0300 	mov.w	r3, #0
 8001d50:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d54:	f7fe ff00 	bl	8000b58 <__aeabi_dcmpgt>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	f000 80de 	beq.w	8001f1c <compensate_pressure+0x3b4>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7fe fbed 	bl	8000544 <__aeabi_ui2d>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	460b      	mov	r3, r1
 8001d6e:	f04f 0000 	mov.w	r0, #0
 8001d72:	495f      	ldr	r1, [pc, #380]	; (8001ef0 <compensate_pressure+0x388>)
 8001d74:	f7fe faa8 	bl	80002c8 <__aeabi_dsub>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	e9c7 2308 	strd	r2, r3, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001d80:	f04f 0200 	mov.w	r2, #0
 8001d84:	4b5b      	ldr	r3, [pc, #364]	; (8001ef4 <compensate_pressure+0x38c>)
 8001d86:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d8a:	f7fe fd7f 	bl	800088c <__aeabi_ddiv>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	460b      	mov	r3, r1
 8001d92:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001d96:	f7fe fa97 	bl	80002c8 <__aeabi_dsub>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	4610      	mov	r0, r2
 8001da0:	4619      	mov	r1, r3
 8001da2:	a347      	add	r3, pc, #284	; (adr r3, 8001ec0 <compensate_pressure+0x358>)
 8001da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da8:	f7fe fc46 	bl	8000638 <__aeabi_dmul>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	4610      	mov	r0, r2
 8001db2:	4619      	mov	r1, r3
 8001db4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001db8:	f7fe fd68 	bl	800088c <__aeabi_ddiv>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	e9c7 2308 	strd	r2, r3, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7fe fbca 	bl	8000564 <__aeabi_i2d>
 8001dd0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001dd4:	f7fe fc30 	bl	8000638 <__aeabi_dmul>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	460b      	mov	r3, r1
 8001ddc:	4610      	mov	r0, r2
 8001dde:	4619      	mov	r1, r3
 8001de0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001de4:	f7fe fc28 	bl	8000638 <__aeabi_dmul>
 8001de8:	4602      	mov	r2, r0
 8001dea:	460b      	mov	r3, r1
 8001dec:	4610      	mov	r0, r2
 8001dee:	4619      	mov	r1, r3
 8001df0:	f04f 0200 	mov.w	r2, #0
 8001df4:	4b40      	ldr	r3, [pc, #256]	; (8001ef8 <compensate_pressure+0x390>)
 8001df6:	f7fe fd49 	bl	800088c <__aeabi_ddiv>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	460b      	mov	r3, r1
 8001dfe:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7fe fbab 	bl	8000564 <__aeabi_i2d>
 8001e0e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e12:	f7fe fc11 	bl	8000638 <__aeabi_dmul>
 8001e16:	4602      	mov	r2, r0
 8001e18:	460b      	mov	r3, r1
 8001e1a:	4610      	mov	r0, r2
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	f04f 0200 	mov.w	r2, #0
 8001e22:	4b2e      	ldr	r3, [pc, #184]	; (8001edc <compensate_pressure+0x374>)
 8001e24:	f7fe fd32 	bl	800088c <__aeabi_ddiv>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	e9c7 2304 	strd	r2, r3, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001e30:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e34:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e38:	f7fe fa48 	bl	80002cc <__adddf3>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	4614      	mov	r4, r2
 8001e42:	461d      	mov	r5, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7fe fb8a 	bl	8000564 <__aeabi_i2d>
 8001e50:	4602      	mov	r2, r0
 8001e52:	460b      	mov	r3, r1
 8001e54:	4620      	mov	r0, r4
 8001e56:	4629      	mov	r1, r5
 8001e58:	f7fe fa38 	bl	80002cc <__adddf3>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	460b      	mov	r3, r1
 8001e60:	4610      	mov	r0, r2
 8001e62:	4619      	mov	r1, r3
 8001e64:	f04f 0200 	mov.w	r2, #0
 8001e68:	4b24      	ldr	r3, [pc, #144]	; (8001efc <compensate_pressure+0x394>)
 8001e6a:	f7fe fd0f 	bl	800088c <__aeabi_ddiv>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	460b      	mov	r3, r1
 8001e72:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e76:	f7fe fa29 	bl	80002cc <__adddf3>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 8001e82:	a311      	add	r3, pc, #68	; (adr r3, 8001ec8 <compensate_pressure+0x360>)
 8001e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e88:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e8c:	f7fe fe46 	bl	8000b1c <__aeabi_dcmplt>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d007      	beq.n	8001ea6 <compensate_pressure+0x33e>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 8001e96:	a30c      	add	r3, pc, #48	; (adr r3, 8001ec8 <compensate_pressure+0x360>)
 8001e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e9c:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 8001ea6:	a30a      	add	r3, pc, #40	; (adr r3, 8001ed0 <compensate_pressure+0x368>)
 8001ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eac:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001eb0:	f7fe fe52 	bl	8000b58 <__aeabi_dcmpgt>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	e022      	b.n	8001f00 <compensate_pressure+0x398>
 8001eba:	bf00      	nop
 8001ebc:	f3af 8000 	nop.w
 8001ec0:	00000000 	.word	0x00000000
 8001ec4:	40b86a00 	.word	0x40b86a00
 8001ec8:	00000000 	.word	0x00000000
 8001ecc:	40dd4c00 	.word	0x40dd4c00
 8001ed0:	00000000 	.word	0x00000000
 8001ed4:	40fadb00 	.word	0x40fadb00
 8001ed8:	40ef4000 	.word	0x40ef4000
 8001edc:	40e00000 	.word	0x40e00000
 8001ee0:	40100000 	.word	0x40100000
 8001ee4:	40f00000 	.word	0x40f00000
 8001ee8:	41200000 	.word	0x41200000
 8001eec:	3ff00000 	.word	0x3ff00000
 8001ef0:	41300000 	.word	0x41300000
 8001ef4:	40b00000 	.word	0x40b00000
 8001ef8:	41e00000 	.word	0x41e00000
 8001efc:	40300000 	.word	0x40300000
 8001f00:	d007      	beq.n	8001f12 <compensate_pressure+0x3aa>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 8001f02:	a309      	add	r3, pc, #36	; (adr r3, 8001f28 <compensate_pressure+0x3c0>)
 8001f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f08:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 8001f0c:	2304      	movs	r3, #4
 8001f0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        (*comp_pressure) = pressure;
 8001f12:	68f9      	ldr	r1, [r7, #12]
 8001f14:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f18:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 8001f1c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3730      	adds	r7, #48	; 0x30
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bdb0      	pop	{r4, r5, r7, pc}
 8001f28:	00000000 	.word	0x00000000
 8001f2c:	40fadb00 	.word	0x40fadb00

08001f30 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	db03      	blt.n	8001f4c <st_check_boundaries+0x1c>
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	4a1c      	ldr	r2, [pc, #112]	; (8001fb8 <st_check_boundaries+0x88>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	dd09      	ble.n	8001f60 <st_check_boundaries+0x30>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	db06      	blt.n	8001f60 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a18      	ldr	r2, [pc, #96]	; (8001fb8 <st_check_boundaries+0x88>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	dc02      	bgt.n	8001f60 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 8001f5a:	23fa      	movs	r3, #250	; 0xfa
 8001f5c:	73fb      	strb	r3, [r7, #15]
 8001f5e:	e023      	b.n	8001fa8 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	db03      	blt.n	8001f6e <st_check_boundaries+0x3e>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4a13      	ldr	r2, [pc, #76]	; (8001fb8 <st_check_boundaries+0x88>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	dd09      	ble.n	8001f82 <st_check_boundaries+0x52>
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	db06      	blt.n	8001f82 <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	4a10      	ldr	r2, [pc, #64]	; (8001fb8 <st_check_boundaries+0x88>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	dc02      	bgt.n	8001f82 <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 8001f7c:	23fb      	movs	r3, #251	; 0xfb
 8001f7e:	73fb      	strb	r3, [r7, #15]
 8001f80:	e012      	b.n	8001fa8 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	db03      	blt.n	8001f90 <st_check_boundaries+0x60>
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	4a0b      	ldr	r2, [pc, #44]	; (8001fb8 <st_check_boundaries+0x88>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	dd09      	ble.n	8001fa4 <st_check_boundaries+0x74>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	db03      	blt.n	8001f9e <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a07      	ldr	r2, [pc, #28]	; (8001fb8 <st_check_boundaries+0x88>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	dd02      	ble.n	8001fa4 <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 8001f9e:	23f9      	movs	r3, #249	; 0xf9
 8001fa0:	73fb      	strb	r3, [r7, #15]
 8001fa2:	e001      	b.n	8001fa8 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001fa8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3714      	adds	r7, #20
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr
 8001fb8:	000ffff0 	.word	0x000ffff0

08001fbc <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f7ff f837 	bl	8001038 <bmp2_init>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 8001fce:	f107 0308 	add.w	r3, r7, #8
 8001fd2:	6879      	ldr	r1, [r7, #4]
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff f91c 	bl	8001212 <bmp2_get_config>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_COEFF_8;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 8001fea:	f107 0308 	add.w	r3, r7, #8
 8001fee:	6879      	ldr	r1, [r7, #4]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff f94e 	bl	8001292 <bmp2_set_config>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 8001ffa:	f107 0308 	add.w	r3, r7, #8
 8001ffe:	687a      	ldr	r2, [r7, #4]
 8002000:	4619      	mov	r1, r3
 8002002:	2003      	movs	r0, #3
 8002004:	f7ff f980 	bl	8001308 <bmp2_set_power_mode>
 8002008:	4603      	mov	r3, r0
 800200a:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 800200c:	f107 0108 	add.w	r1, r7, #8
 8002010:	f107 0310 	add.w	r3, r7, #16
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff fa0a 	bl	8001430 <bmp2_compute_meas_time>
 800201c:	4603      	mov	r3, r0
 800201e:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8002020:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002024:	4618      	mov	r0, r3
 8002026:	3718      	adds	r7, #24
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b086      	sub	sp, #24
 8002030:	af00      	add	r7, sp, #0
 8002032:	60b9      	str	r1, [r7, #8]
 8002034:	607a      	str	r2, [r7, #4]
 8002036:	603b      	str	r3, [r7, #0]
 8002038:	4603      	mov	r3, r0
 800203a:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 800203c:	2300      	movs	r3, #0
 800203e:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8002040:	2300      	movs	r3, #0
 8002042:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	6858      	ldr	r0, [r3, #4]
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	891b      	ldrh	r3, [r3, #8]
 8002050:	2200      	movs	r2, #0
 8002052:	4619      	mov	r1, r3
 8002054:	f002 f828 	bl	80040a8 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	6818      	ldr	r0, [r3, #0]
 800205c:	f107 010f 	add.w	r1, r7, #15
 8002060:	2305      	movs	r3, #5
 8002062:	2201      	movs	r2, #1
 8002064:	f003 fb3f 	bl	80056e6 <HAL_SPI_Transmit>
 8002068:	4603      	mov	r3, r0
 800206a:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	6818      	ldr	r0, [r3, #0]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	b29a      	uxth	r2, r3
 8002074:	2305      	movs	r3, #5
 8002076:	68b9      	ldr	r1, [r7, #8]
 8002078:	f003 fca3 	bl	80059c2 <HAL_SPI_Receive>
 800207c:	4603      	mov	r3, r0
 800207e:	461a      	mov	r2, r3
 8002080:	7dbb      	ldrb	r3, [r7, #22]
 8002082:	4413      	add	r3, r2
 8002084:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	6858      	ldr	r0, [r3, #4]
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	891b      	ldrh	r3, [r3, #8]
 800208e:	2201      	movs	r2, #1
 8002090:	4619      	mov	r1, r3
 8002092:	f002 f809 	bl	80040a8 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8002096:	7dbb      	ldrb	r3, [r7, #22]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <bmp2_spi_read+0x74>
    iError = -1;
 800209c:	23ff      	movs	r3, #255	; 0xff
 800209e:	75fb      	strb	r3, [r7, #23]

  return iError;
 80020a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3718      	adds	r7, #24
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}

080020ac <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b086      	sub	sp, #24
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	60b9      	str	r1, [r7, #8]
 80020b4:	607a      	str	r2, [r7, #4]
 80020b6:	603b      	str	r3, [r7, #0]
 80020b8:	4603      	mov	r3, r0
 80020ba:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 80020bc:	2300      	movs	r3, #0
 80020be:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 80020c0:	2300      	movs	r3, #0
 80020c2:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	6858      	ldr	r0, [r3, #4]
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	891b      	ldrh	r3, [r3, #8]
 80020d0:	2200      	movs	r2, #0
 80020d2:	4619      	mov	r1, r3
 80020d4:	f001 ffe8 	bl	80040a8 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	6818      	ldr	r0, [r3, #0]
 80020dc:	f107 010f 	add.w	r1, r7, #15
 80020e0:	2305      	movs	r3, #5
 80020e2:	2201      	movs	r2, #1
 80020e4:	f003 faff 	bl	80056e6 <HAL_SPI_Transmit>
 80020e8:	4603      	mov	r3, r0
 80020ea:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	6818      	ldr	r0, [r3, #0]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	b29a      	uxth	r2, r3
 80020f4:	2305      	movs	r3, #5
 80020f6:	68b9      	ldr	r1, [r7, #8]
 80020f8:	f003 faf5 	bl	80056e6 <HAL_SPI_Transmit>
 80020fc:	4603      	mov	r3, r0
 80020fe:	461a      	mov	r2, r3
 8002100:	7dbb      	ldrb	r3, [r7, #22]
 8002102:	4413      	add	r3, r2
 8002104:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	6858      	ldr	r0, [r3, #4]
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	891b      	ldrh	r3, [r3, #8]
 800210e:	2201      	movs	r2, #1
 8002110:	4619      	mov	r1, r3
 8002112:	f001 ffc9 	bl	80040a8 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8002116:	7dbb      	ldrb	r3, [r7, #22]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <bmp2_spi_write+0x74>
    iError = -1;
 800211c:	23ff      	movs	r3, #255	; 0xff
 800211e:	75fb      	strb	r3, [r7, #23]

  return iError;
 8002120:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002124:	4618      	mov	r0, r3
 8002126:	3718      	adds	r7, #24
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}

0800212c <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a05      	ldr	r2, [pc, #20]	; (8002150 <bmp2_delay_us+0x24>)
 800213a:	fba2 2303 	umull	r2, r3, r2, r3
 800213e:	099b      	lsrs	r3, r3, #6
 8002140:	4618      	mov	r0, r3
 8002142:	f001 f953 	bl	80033ec <HAL_Delay>
}
 8002146:	bf00      	nop
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	10624dd3 	.word	0x10624dd3

08002154 <BMP2_ReadTemperature_degC>:
 *  @param[in]  dev   : BMP2xx device structure
 *
 *  @return Temperature measurement [degC]
 */
double BMP2_ReadTemperature_degC(struct bmp2_dev *dev)
{
 8002154:	b590      	push	{r4, r7, lr}
 8002156:	b08d      	sub	sp, #52	; 0x34
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 800215c:	23ff      	movs	r3, #255	; 0xff
 800215e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  struct bmp2_status status;
  struct bmp2_data comp_data;
  double temp = -1.0;
 8002162:	f04f 0200 	mov.w	r2, #0
 8002166:	4b21      	ldr	r3, [pc, #132]	; (80021ec <BMP2_ReadTemperature_degC+0x98>)
 8002168:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int8_t try = 10;
 800216c:	230a      	movs	r3, #10
 800216e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 8002172:	f107 031c 	add.w	r3, r7, #28
 8002176:	6879      	ldr	r1, [r7, #4]
 8002178:	4618      	mov	r0, r3
 800217a:	f7ff f899 	bl	80012b0 <bmp2_get_status>
 800217e:	4603      	mov	r3, r0
 8002180:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 8002184:	f107 0308 	add.w	r3, r7, #8
 8002188:	6879      	ldr	r1, [r7, #4]
 800218a:	4618      	mov	r0, r3
 800218c:	f7ff f8d1 	bl	8001332 <bmp2_get_sensor_data>
 8002190:	4603      	mov	r3, r0
 8002192:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    temp = comp_data.temperature;
 8002196:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800219a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    try--;
 800219e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	3b01      	subs	r3, #1
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 80021ac:	7f3b      	ldrb	r3, [r7, #28]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <BMP2_ReadTemperature_degC+0x66>
 80021b2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	dcdb      	bgt.n	8002172 <BMP2_ReadTemperature_degC+0x1e>

  /* Save reading result in sensor handler */
  BMP2_GET_TEMP(dev) = temp;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685c      	ldr	r4, [r3, #4]
 80021be:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80021c2:	f7fe fd31 	bl	8000c28 <__aeabi_d2f>
 80021c6:	4603      	mov	r3, r0
 80021c8:	6123      	str	r3, [r4, #16]
  BMP2_GET_STATUS(dev) = rslt;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80021d2:	729a      	strb	r2, [r3, #10]

  return temp;
 80021d4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80021d8:	ec43 2b17 	vmov	d7, r2, r3
}
 80021dc:	eeb0 0a47 	vmov.f32	s0, s14
 80021e0:	eef0 0a67 	vmov.f32	s1, s15
 80021e4:	3734      	adds	r7, #52	; 0x34
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd90      	pop	{r4, r7, pc}
 80021ea:	bf00      	nop
 80021ec:	bff00000 	.word	0xbff00000

080021f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80021f6:	4b0c      	ldr	r3, [pc, #48]	; (8002228 <MX_DMA_Init+0x38>)
 80021f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fa:	4a0b      	ldr	r2, [pc, #44]	; (8002228 <MX_DMA_Init+0x38>)
 80021fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002200:	6313      	str	r3, [r2, #48]	; 0x30
 8002202:	4b09      	ldr	r3, [pc, #36]	; (8002228 <MX_DMA_Init+0x38>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002206:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800220a:	607b      	str	r3, [r7, #4]
 800220c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800220e:	2200      	movs	r2, #0
 8002210:	2100      	movs	r1, #0
 8002212:	200c      	movs	r0, #12
 8002214:	f001 f9e9 	bl	80035ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002218:	200c      	movs	r0, #12
 800221a:	f001 fa02 	bl	8003622 <HAL_NVIC_EnableIRQ>

}
 800221e:	bf00      	nop
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40023800 	.word	0x40023800

0800222c <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08e      	sub	sp, #56	; 0x38
 8002230:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002232:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002236:	2200      	movs	r2, #0
 8002238:	601a      	str	r2, [r3, #0]
 800223a:	605a      	str	r2, [r3, #4]
 800223c:	609a      	str	r2, [r3, #8]
 800223e:	60da      	str	r2, [r3, #12]
 8002240:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002242:	4bb4      	ldr	r3, [pc, #720]	; (8002514 <MX_GPIO_Init+0x2e8>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002246:	4ab3      	ldr	r2, [pc, #716]	; (8002514 <MX_GPIO_Init+0x2e8>)
 8002248:	f043 0310 	orr.w	r3, r3, #16
 800224c:	6313      	str	r3, [r2, #48]	; 0x30
 800224e:	4bb1      	ldr	r3, [pc, #708]	; (8002514 <MX_GPIO_Init+0x2e8>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002252:	f003 0310 	and.w	r3, r3, #16
 8002256:	623b      	str	r3, [r7, #32]
 8002258:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800225a:	4bae      	ldr	r3, [pc, #696]	; (8002514 <MX_GPIO_Init+0x2e8>)
 800225c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225e:	4aad      	ldr	r2, [pc, #692]	; (8002514 <MX_GPIO_Init+0x2e8>)
 8002260:	f043 0304 	orr.w	r3, r3, #4
 8002264:	6313      	str	r3, [r2, #48]	; 0x30
 8002266:	4bab      	ldr	r3, [pc, #684]	; (8002514 <MX_GPIO_Init+0x2e8>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226a:	f003 0304 	and.w	r3, r3, #4
 800226e:	61fb      	str	r3, [r7, #28]
 8002270:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002272:	4ba8      	ldr	r3, [pc, #672]	; (8002514 <MX_GPIO_Init+0x2e8>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002276:	4aa7      	ldr	r2, [pc, #668]	; (8002514 <MX_GPIO_Init+0x2e8>)
 8002278:	f043 0320 	orr.w	r3, r3, #32
 800227c:	6313      	str	r3, [r2, #48]	; 0x30
 800227e:	4ba5      	ldr	r3, [pc, #660]	; (8002514 <MX_GPIO_Init+0x2e8>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002282:	f003 0320 	and.w	r3, r3, #32
 8002286:	61bb      	str	r3, [r7, #24]
 8002288:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800228a:	4ba2      	ldr	r3, [pc, #648]	; (8002514 <MX_GPIO_Init+0x2e8>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228e:	4aa1      	ldr	r2, [pc, #644]	; (8002514 <MX_GPIO_Init+0x2e8>)
 8002290:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002294:	6313      	str	r3, [r2, #48]	; 0x30
 8002296:	4b9f      	ldr	r3, [pc, #636]	; (8002514 <MX_GPIO_Init+0x2e8>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800229e:	617b      	str	r3, [r7, #20]
 80022a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a2:	4b9c      	ldr	r3, [pc, #624]	; (8002514 <MX_GPIO_Init+0x2e8>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a6:	4a9b      	ldr	r2, [pc, #620]	; (8002514 <MX_GPIO_Init+0x2e8>)
 80022a8:	f043 0301 	orr.w	r3, r3, #1
 80022ac:	6313      	str	r3, [r2, #48]	; 0x30
 80022ae:	4b99      	ldr	r3, [pc, #612]	; (8002514 <MX_GPIO_Init+0x2e8>)
 80022b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b2:	f003 0301 	and.w	r3, r3, #1
 80022b6:	613b      	str	r3, [r7, #16]
 80022b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ba:	4b96      	ldr	r3, [pc, #600]	; (8002514 <MX_GPIO_Init+0x2e8>)
 80022bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022be:	4a95      	ldr	r2, [pc, #596]	; (8002514 <MX_GPIO_Init+0x2e8>)
 80022c0:	f043 0302 	orr.w	r3, r3, #2
 80022c4:	6313      	str	r3, [r2, #48]	; 0x30
 80022c6:	4b93      	ldr	r3, [pc, #588]	; (8002514 <MX_GPIO_Init+0x2e8>)
 80022c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ca:	f003 0302 	and.w	r3, r3, #2
 80022ce:	60fb      	str	r3, [r7, #12]
 80022d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022d2:	4b90      	ldr	r3, [pc, #576]	; (8002514 <MX_GPIO_Init+0x2e8>)
 80022d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d6:	4a8f      	ldr	r2, [pc, #572]	; (8002514 <MX_GPIO_Init+0x2e8>)
 80022d8:	f043 0308 	orr.w	r3, r3, #8
 80022dc:	6313      	str	r3, [r2, #48]	; 0x30
 80022de:	4b8d      	ldr	r3, [pc, #564]	; (8002514 <MX_GPIO_Init+0x2e8>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e2:	f003 0308 	and.w	r3, r3, #8
 80022e6:	60bb      	str	r3, [r7, #8]
 80022e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80022ea:	4b8a      	ldr	r3, [pc, #552]	; (8002514 <MX_GPIO_Init+0x2e8>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ee:	4a89      	ldr	r2, [pc, #548]	; (8002514 <MX_GPIO_Init+0x2e8>)
 80022f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022f4:	6313      	str	r3, [r2, #48]	; 0x30
 80022f6:	4b87      	ldr	r3, [pc, #540]	; (8002514 <MX_GPIO_Init+0x2e8>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022fe:	607b      	str	r3, [r7, #4]
 8002300:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, SPI4_CS_Pin|DISP_E_Pin|DISP_F_Pin|DISP_D_Pin
 8002302:	2200      	movs	r2, #0
 8002304:	f64f 5190 	movw	r1, #64912	; 0xfd90
 8002308:	4883      	ldr	r0, [pc, #524]	; (8002518 <MX_GPIO_Init+0x2ec>)
 800230a:	f001 fecd 	bl	80040a8 <HAL_GPIO_WritePin>
                          |DISP_1_Pin|DISP_C_Pin|DISP_3_Pin|DISP_B_Pin
                          |DISP_A_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LAMP_TRIAC_Pin|COOLING_Pin|DISP_2_Pin|DISP_4_Pin, GPIO_PIN_RESET);
 800230e:	2200      	movs	r2, #0
 8002310:	f24e 0108 	movw	r1, #57352	; 0xe008
 8002314:	4881      	ldr	r0, [pc, #516]	; (800251c <MX_GPIO_Init+0x2f0>)
 8002316:	f001 fec7 	bl	80040a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800231a:	2200      	movs	r2, #0
 800231c:	f244 0181 	movw	r1, #16513	; 0x4081
 8002320:	487f      	ldr	r0, [pc, #508]	; (8002520 <MX_GPIO_Init+0x2f4>)
 8002322:	f001 fec1 	bl	80040a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HEATER_GPIO_Port, HEATER_Pin, GPIO_PIN_SET);
 8002326:	2201      	movs	r2, #1
 8002328:	f44f 7100 	mov.w	r1, #512	; 0x200
 800232c:	487a      	ldr	r0, [pc, #488]	; (8002518 <MX_GPIO_Init+0x2ec>)
 800232e:	f001 febb 	bl	80040a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USB_PowerSwitchOn_Pin|DISP_G_Pin|DISP_H_Pin, GPIO_PIN_RESET);
 8002332:	2200      	movs	r2, #0
 8002334:	f244 2140 	movw	r1, #16960	; 0x4240
 8002338:	487a      	ldr	r0, [pc, #488]	; (8002524 <MX_GPIO_Init+0x2f8>)
 800233a:	f001 feb5 	bl	80040a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = SPI4_CS_Pin|DISP_1_Pin|DISP_3_Pin;
 800233e:	f642 0310 	movw	r3, #10256	; 0x2810
 8002342:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002344:	2301      	movs	r3, #1
 8002346:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002348:	2300      	movs	r3, #0
 800234a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800234c:	2300      	movs	r3, #0
 800234e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002350:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002354:	4619      	mov	r1, r3
 8002356:	4870      	ldr	r0, [pc, #448]	; (8002518 <MX_GPIO_Init+0x2ec>)
 8002358:	f001 fcfa 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800235c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002360:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002362:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002366:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002368:	2300      	movs	r3, #0
 800236a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800236c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002370:	4619      	mov	r1, r3
 8002372:	486d      	ldr	r0, [pc, #436]	; (8002528 <MX_GPIO_Init+0x2fc>)
 8002374:	f001 fcec 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LAMP_TRIAC_Pin;
 8002378:	2308      	movs	r3, #8
 800237a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800237c:	2301      	movs	r3, #1
 800237e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002380:	2300      	movs	r3, #0
 8002382:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002384:	2302      	movs	r3, #2
 8002386:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LAMP_TRIAC_GPIO_Port, &GPIO_InitStruct);
 8002388:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800238c:	4619      	mov	r1, r3
 800238e:	4863      	ldr	r0, [pc, #396]	; (800251c <MX_GPIO_Init+0x2f0>)
 8002390:	f001 fcde 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LAMP_SYNC_Pin;
 8002394:	2320      	movs	r3, #32
 8002396:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002398:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800239c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239e:	2300      	movs	r3, #0
 80023a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(LAMP_SYNC_GPIO_Port, &GPIO_InitStruct);
 80023a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023a6:	4619      	mov	r1, r3
 80023a8:	485c      	ldr	r0, [pc, #368]	; (800251c <MX_GPIO_Init+0x2f0>)
 80023aa:	f001 fcd1 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EXT1_Btn_Pin;
 80023ae:	2301      	movs	r3, #1
 80023b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80023b2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80023b6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023b8:	2301      	movs	r3, #1
 80023ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(EXT1_Btn_GPIO_Port, &GPIO_InitStruct);
 80023bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023c0:	4619      	mov	r1, r3
 80023c2:	4859      	ldr	r0, [pc, #356]	; (8002528 <MX_GPIO_Init+0x2fc>)
 80023c4:	f001 fcc4 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80023c8:	2332      	movs	r3, #50	; 0x32
 80023ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023cc:	2302      	movs	r3, #2
 80023ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d0:	2300      	movs	r3, #0
 80023d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023d4:	2303      	movs	r3, #3
 80023d6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80023d8:	230b      	movs	r3, #11
 80023da:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023e0:	4619      	mov	r1, r3
 80023e2:	4851      	ldr	r0, [pc, #324]	; (8002528 <MX_GPIO_Init+0x2fc>)
 80023e4:	f001 fcb4 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = POTENTIOMETER2_Pin;
 80023e8:	2304      	movs	r3, #4
 80023ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023ec:	2303      	movs	r3, #3
 80023ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f0:	2300      	movs	r3, #0
 80023f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(POTENTIOMETER2_GPIO_Port, &GPIO_InitStruct);
 80023f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023f8:	4619      	mov	r1, r3
 80023fa:	484b      	ldr	r0, [pc, #300]	; (8002528 <MX_GPIO_Init+0x2fc>)
 80023fc:	f001 fca8 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EXT2_Btn_Pin;
 8002400:	2308      	movs	r3, #8
 8002402:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002404:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002408:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800240a:	2302      	movs	r3, #2
 800240c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(EXT2_Btn_GPIO_Port, &GPIO_InitStruct);
 800240e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002412:	4619      	mov	r1, r3
 8002414:	4844      	ldr	r0, [pc, #272]	; (8002528 <MX_GPIO_Init+0x2fc>)
 8002416:	f001 fc9b 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800241a:	2386      	movs	r3, #134	; 0x86
 800241c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800241e:	2302      	movs	r3, #2
 8002420:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002422:	2300      	movs	r3, #0
 8002424:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002426:	2303      	movs	r3, #3
 8002428:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800242a:	230b      	movs	r3, #11
 800242c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800242e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002432:	4619      	mov	r1, r3
 8002434:	483d      	ldr	r0, [pc, #244]	; (800252c <MX_GPIO_Init+0x300>)
 8002436:	f001 fc8b 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800243a:	2310      	movs	r3, #16
 800243c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800243e:	2303      	movs	r3, #3
 8002440:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002442:	2300      	movs	r3, #0
 8002444:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002446:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800244a:	4619      	mov	r1, r3
 800244c:	4837      	ldr	r0, [pc, #220]	; (800252c <MX_GPIO_Init+0x300>)
 800244e:	f001 fc7f 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_CLK_Pin;
 8002452:	2340      	movs	r3, #64	; 0x40
 8002454:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002456:	2302      	movs	r3, #2
 8002458:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245a:	2300      	movs	r3, #0
 800245c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800245e:	2300      	movs	r3, #0
 8002460:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002462:	2302      	movs	r3, #2
 8002464:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ENC_CLK_GPIO_Port, &GPIO_InitStruct);
 8002466:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800246a:	4619      	mov	r1, r3
 800246c:	482f      	ldr	r0, [pc, #188]	; (800252c <MX_GPIO_Init+0x300>)
 800246e:	f001 fc6f 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8002472:	f244 0381 	movw	r3, #16513	; 0x4081
 8002476:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002478:	2301      	movs	r3, #1
 800247a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247c:	2300      	movs	r3, #0
 800247e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002480:	2300      	movs	r3, #0
 8002482:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002484:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002488:	4619      	mov	r1, r3
 800248a:	4825      	ldr	r0, [pc, #148]	; (8002520 <MX_GPIO_Init+0x2f4>)
 800248c:	f001 fc60 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = POTENTIOMETER1_Pin;
 8002490:	2302      	movs	r3, #2
 8002492:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002494:	2303      	movs	r3, #3
 8002496:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002498:	2300      	movs	r3, #0
 800249a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(POTENTIOMETER1_GPIO_Port, &GPIO_InitStruct);
 800249c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024a0:	4619      	mov	r1, r3
 80024a2:	481f      	ldr	r0, [pc, #124]	; (8002520 <MX_GPIO_Init+0x2f4>)
 80024a4:	f001 fc54 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = COOLING_Pin|DISP_2_Pin|DISP_4_Pin;
 80024a8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80024ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ae:	2301      	movs	r3, #1
 80024b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b2:	2300      	movs	r3, #0
 80024b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b6:	2300      	movs	r3, #0
 80024b8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80024ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024be:	4619      	mov	r1, r3
 80024c0:	4816      	ldr	r0, [pc, #88]	; (800251c <MX_GPIO_Init+0x2f0>)
 80024c2:	f001 fc45 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = DISP_E_Pin|DISP_F_Pin|DISP_D_Pin|DISP_C_Pin
 80024c6:	f24d 5380 	movw	r3, #54656	; 0xd580
 80024ca:	627b      	str	r3, [r7, #36]	; 0x24
                          |DISP_B_Pin|DISP_A_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80024cc:	2311      	movs	r3, #17
 80024ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024d0:	2301      	movs	r3, #1
 80024d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024d4:	2300      	movs	r3, #0
 80024d6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024dc:	4619      	mov	r1, r3
 80024de:	480e      	ldr	r0, [pc, #56]	; (8002518 <MX_GPIO_Init+0x2ec>)
 80024e0:	f001 fc36 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HEATER_Pin;
 80024e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ea:	2301      	movs	r3, #1
 80024ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ee:	2300      	movs	r3, #0
 80024f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024f2:	2303      	movs	r3, #3
 80024f4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(HEATER_GPIO_Port, &GPIO_InitStruct);
 80024f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024fa:	4619      	mov	r1, r3
 80024fc:	4806      	ldr	r0, [pc, #24]	; (8002518 <MX_GPIO_Init+0x2ec>)
 80024fe:	f001 fc27 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002502:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002506:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002508:	2302      	movs	r3, #2
 800250a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250c:	2300      	movs	r3, #0
 800250e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002510:	2303      	movs	r3, #3
 8002512:	e00d      	b.n	8002530 <MX_GPIO_Init+0x304>
 8002514:	40023800 	.word	0x40023800
 8002518:	40021000 	.word	0x40021000
 800251c:	40021400 	.word	0x40021400
 8002520:	40020400 	.word	0x40020400
 8002524:	40021800 	.word	0x40021800
 8002528:	40020800 	.word	0x40020800
 800252c:	40020000 	.word	0x40020000
 8002530:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002532:	230b      	movs	r3, #11
 8002534:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002536:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800253a:	4619      	mov	r1, r3
 800253c:	484f      	ldr	r0, [pc, #316]	; (800267c <MX_GPIO_Init+0x450>)
 800253e:	f001 fc07 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HEATERD13_Pin;
 8002542:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002546:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002548:	2302      	movs	r3, #2
 800254a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254c:	2300      	movs	r3, #0
 800254e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002550:	2300      	movs	r3, #0
 8002552:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002554:	2302      	movs	r3, #2
 8002556:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(HEATERD13_GPIO_Port, &GPIO_InitStruct);
 8002558:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800255c:	4619      	mov	r1, r3
 800255e:	4848      	ldr	r0, [pc, #288]	; (8002680 <MX_GPIO_Init+0x454>)
 8002560:	f001 fbf6 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002564:	2340      	movs	r3, #64	; 0x40
 8002566:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002568:	2301      	movs	r3, #1
 800256a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800256c:	2300      	movs	r3, #0
 800256e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002570:	2300      	movs	r3, #0
 8002572:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002574:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002578:	4619      	mov	r1, r3
 800257a:	4842      	ldr	r0, [pc, #264]	; (8002684 <MX_GPIO_Init+0x458>)
 800257c:	f001 fbe8 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002580:	2380      	movs	r3, #128	; 0x80
 8002582:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002584:	2300      	movs	r3, #0
 8002586:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002588:	2300      	movs	r3, #0
 800258a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800258c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002590:	4619      	mov	r1, r3
 8002592:	483c      	ldr	r0, [pc, #240]	; (8002684 <MX_GPIO_Init+0x458>)
 8002594:	f001 fbdc 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_DT_Pin;
 8002598:	2380      	movs	r3, #128	; 0x80
 800259a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800259c:	2302      	movs	r3, #2
 800259e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a0:	2300      	movs	r3, #0
 80025a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025a4:	2300      	movs	r3, #0
 80025a6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80025a8:	2302      	movs	r3, #2
 80025aa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ENC_DT_GPIO_Port, &GPIO_InitStruct);
 80025ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025b0:	4619      	mov	r1, r3
 80025b2:	4835      	ldr	r0, [pc, #212]	; (8002688 <MX_GPIO_Init+0x45c>)
 80025b4:	f001 fbcc 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80025b8:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80025bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025be:	2302      	movs	r3, #2
 80025c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c2:	2300      	movs	r3, #0
 80025c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025c6:	2303      	movs	r3, #3
 80025c8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80025ca:	230a      	movs	r3, #10
 80025cc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025d2:	4619      	mov	r1, r3
 80025d4:	482d      	ldr	r0, [pc, #180]	; (800268c <MX_GPIO_Init+0x460>)
 80025d6:	f001 fbbb 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80025da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025e0:	2300      	movs	r3, #0
 80025e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e4:	2300      	movs	r3, #0
 80025e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80025e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025ec:	4619      	mov	r1, r3
 80025ee:	4827      	ldr	r0, [pc, #156]	; (800268c <MX_GPIO_Init+0x460>)
 80025f0:	f001 fbae 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = DISP_G_Pin|DISP_H_Pin;
 80025f4:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80025f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80025fa:	2311      	movs	r3, #17
 80025fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025fe:	2301      	movs	r3, #1
 8002600:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002602:	2300      	movs	r3, #0
 8002604:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002606:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800260a:	4619      	mov	r1, r3
 800260c:	481d      	ldr	r0, [pc, #116]	; (8002684 <MX_GPIO_Init+0x458>)
 800260e:	f001 fb9f 	bl	8003d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002612:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002616:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002618:	2302      	movs	r3, #2
 800261a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261c:	2300      	movs	r3, #0
 800261e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002620:	2303      	movs	r3, #3
 8002622:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002624:	230b      	movs	r3, #11
 8002626:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002628:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800262c:	4619      	mov	r1, r3
 800262e:	4815      	ldr	r0, [pc, #84]	; (8002684 <MX_GPIO_Init+0x458>)
 8002630:	f001 fb8e 	bl	8003d50 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002634:	2200      	movs	r2, #0
 8002636:	2100      	movs	r1, #0
 8002638:	2006      	movs	r0, #6
 800263a:	f000 ffd6 	bl	80035ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800263e:	2006      	movs	r0, #6
 8002640:	f000 ffef 	bl	8003622 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002644:	2200      	movs	r2, #0
 8002646:	2100      	movs	r1, #0
 8002648:	2009      	movs	r0, #9
 800264a:	f000 ffce 	bl	80035ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800264e:	2009      	movs	r0, #9
 8002650:	f000 ffe7 	bl	8003622 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002654:	2200      	movs	r2, #0
 8002656:	2100      	movs	r1, #0
 8002658:	2017      	movs	r0, #23
 800265a:	f000 ffc6 	bl	80035ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800265e:	2017      	movs	r0, #23
 8002660:	f000 ffdf 	bl	8003622 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002664:	2200      	movs	r2, #0
 8002666:	2100      	movs	r1, #0
 8002668:	2028      	movs	r0, #40	; 0x28
 800266a:	f000 ffbe 	bl	80035ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800266e:	2028      	movs	r0, #40	; 0x28
 8002670:	f000 ffd7 	bl	8003622 <HAL_NVIC_EnableIRQ>

}
 8002674:	bf00      	nop
 8002676:	3738      	adds	r7, #56	; 0x38
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	40020400 	.word	0x40020400
 8002680:	40020c00 	.word	0x40020c00
 8002684:	40021800 	.word	0x40021800
 8002688:	40020800 	.word	0x40020800
 800268c:	40020000 	.word	0x40020000

08002690 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002694:	4b1b      	ldr	r3, [pc, #108]	; (8002704 <MX_I2C1_Init+0x74>)
 8002696:	4a1c      	ldr	r2, [pc, #112]	; (8002708 <MX_I2C1_Init+0x78>)
 8002698:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 800269a:	4b1a      	ldr	r3, [pc, #104]	; (8002704 <MX_I2C1_Init+0x74>)
 800269c:	4a1b      	ldr	r2, [pc, #108]	; (800270c <MX_I2C1_Init+0x7c>)
 800269e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80026a0:	4b18      	ldr	r3, [pc, #96]	; (8002704 <MX_I2C1_Init+0x74>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026a6:	4b17      	ldr	r3, [pc, #92]	; (8002704 <MX_I2C1_Init+0x74>)
 80026a8:	2201      	movs	r2, #1
 80026aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026ac:	4b15      	ldr	r3, [pc, #84]	; (8002704 <MX_I2C1_Init+0x74>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80026b2:	4b14      	ldr	r3, [pc, #80]	; (8002704 <MX_I2C1_Init+0x74>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80026b8:	4b12      	ldr	r3, [pc, #72]	; (8002704 <MX_I2C1_Init+0x74>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80026be:	4b11      	ldr	r3, [pc, #68]	; (8002704 <MX_I2C1_Init+0x74>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80026c4:	4b0f      	ldr	r3, [pc, #60]	; (8002704 <MX_I2C1_Init+0x74>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80026ca:	480e      	ldr	r0, [pc, #56]	; (8002704 <MX_I2C1_Init+0x74>)
 80026cc:	f001 fd1e 	bl	800410c <HAL_I2C_Init>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80026d6:	f000 f999 	bl	8002a0c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80026da:	2100      	movs	r1, #0
 80026dc:	4809      	ldr	r0, [pc, #36]	; (8002704 <MX_I2C1_Init+0x74>)
 80026de:	f001 fda5 	bl	800422c <HAL_I2CEx_ConfigAnalogFilter>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d001      	beq.n	80026ec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80026e8:	f000 f990 	bl	8002a0c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80026ec:	2100      	movs	r1, #0
 80026ee:	4805      	ldr	r0, [pc, #20]	; (8002704 <MX_I2C1_Init+0x74>)
 80026f0:	f001 fde7 	bl	80042c2 <HAL_I2CEx_ConfigDigitalFilter>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d001      	beq.n	80026fe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80026fa:	f000 f987 	bl	8002a0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80026fe:	bf00      	nop
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	2000026c 	.word	0x2000026c
 8002708:	40005400 	.word	0x40005400
 800270c:	20404768 	.word	0x20404768

08002710 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b0aa      	sub	sp, #168	; 0xa8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002718:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800271c:	2200      	movs	r2, #0
 800271e:	601a      	str	r2, [r3, #0]
 8002720:	605a      	str	r2, [r3, #4]
 8002722:	609a      	str	r2, [r3, #8]
 8002724:	60da      	str	r2, [r3, #12]
 8002726:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002728:	f107 0310 	add.w	r3, r7, #16
 800272c:	2284      	movs	r2, #132	; 0x84
 800272e:	2100      	movs	r1, #0
 8002730:	4618      	mov	r0, r3
 8002732:	f005 ff7b 	bl	800862c <memset>
  if(i2cHandle->Instance==I2C1)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a22      	ldr	r2, [pc, #136]	; (80027c4 <HAL_I2C_MspInit+0xb4>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d13c      	bne.n	80027ba <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002740:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002744:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002746:	2300      	movs	r3, #0
 8002748:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800274a:	f107 0310 	add.w	r3, r7, #16
 800274e:	4618      	mov	r0, r3
 8002750:	f002 fb2e 	bl	8004db0 <HAL_RCCEx_PeriphCLKConfig>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800275a:	f000 f957 	bl	8002a0c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800275e:	4b1a      	ldr	r3, [pc, #104]	; (80027c8 <HAL_I2C_MspInit+0xb8>)
 8002760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002762:	4a19      	ldr	r2, [pc, #100]	; (80027c8 <HAL_I2C_MspInit+0xb8>)
 8002764:	f043 0302 	orr.w	r3, r3, #2
 8002768:	6313      	str	r3, [r2, #48]	; 0x30
 800276a:	4b17      	ldr	r3, [pc, #92]	; (80027c8 <HAL_I2C_MspInit+0xb8>)
 800276c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	60fb      	str	r3, [r7, #12]
 8002774:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = BH1750_SCL_Pin|BH1750_SDA_Pin;
 8002776:	f44f 7340 	mov.w	r3, #768	; 0x300
 800277a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800277e:	2312      	movs	r3, #18
 8002780:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002784:	2300      	movs	r3, #0
 8002786:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800278a:	2303      	movs	r3, #3
 800278c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002790:	2304      	movs	r3, #4
 8002792:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002796:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800279a:	4619      	mov	r1, r3
 800279c:	480b      	ldr	r0, [pc, #44]	; (80027cc <HAL_I2C_MspInit+0xbc>)
 800279e:	f001 fad7 	bl	8003d50 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80027a2:	4b09      	ldr	r3, [pc, #36]	; (80027c8 <HAL_I2C_MspInit+0xb8>)
 80027a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a6:	4a08      	ldr	r2, [pc, #32]	; (80027c8 <HAL_I2C_MspInit+0xb8>)
 80027a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80027ac:	6413      	str	r3, [r2, #64]	; 0x40
 80027ae:	4b06      	ldr	r3, [pc, #24]	; (80027c8 <HAL_I2C_MspInit+0xb8>)
 80027b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027b6:	60bb      	str	r3, [r7, #8]
 80027b8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80027ba:	bf00      	nop
 80027bc:	37a8      	adds	r7, #168	; 0xa8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40005400 	.word	0x40005400
 80027c8:	40023800 	.word	0x40023800
 80027cc:	40020400 	.word	0x40020400

080027d0 <HAL_UART_RxCpltCallback>:
  * @param  huart UART handle.
  * @retval None
  */
//Test of UART and output pins
void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a0c      	ldr	r2, [pc, #48]	; (8002810 <HAL_UART_RxCpltCallback+0x40>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d111      	bne.n	8002806 <HAL_UART_RxCpltCallback+0x36>
	{
		if(wiadomosc[2] == '.' && wiadomosc[5] == 'C')
 80027e2:	4b0c      	ldr	r3, [pc, #48]	; (8002814 <HAL_UART_RxCpltCallback+0x44>)
 80027e4:	789b      	ldrb	r3, [r3, #2]
 80027e6:	2b2e      	cmp	r3, #46	; 0x2e
 80027e8:	d108      	bne.n	80027fc <HAL_UART_RxCpltCallback+0x2c>
 80027ea:	4b0a      	ldr	r3, [pc, #40]	; (8002814 <HAL_UART_RxCpltCallback+0x44>)
 80027ec:	795b      	ldrb	r3, [r3, #5]
 80027ee:	2b43      	cmp	r3, #67	; 0x43
 80027f0:	d104      	bne.n	80027fc <HAL_UART_RxCpltCallback+0x2c>
		{
			sscanf (wiadomosc,"%fC", &ref);
 80027f2:	4a09      	ldr	r2, [pc, #36]	; (8002818 <HAL_UART_RxCpltCallback+0x48>)
 80027f4:	4909      	ldr	r1, [pc, #36]	; (800281c <HAL_UART_RxCpltCallback+0x4c>)
 80027f6:	4807      	ldr	r0, [pc, #28]	; (8002814 <HAL_UART_RxCpltCallback+0x44>)
 80027f8:	f006 fdc0 	bl	800937c <siscanf>
		}
		HAL_UART_Receive_IT(&huart3, (uint8_t*)wiadomosc, 6);
 80027fc:	2206      	movs	r2, #6
 80027fe:	4905      	ldr	r1, [pc, #20]	; (8002814 <HAL_UART_RxCpltCallback+0x44>)
 8002800:	4807      	ldr	r0, [pc, #28]	; (8002820 <HAL_UART_RxCpltCallback+0x50>)
 8002802:	f004 fcde 	bl	80071c2 <HAL_UART_Receive_IT>
	}
}
 8002806:	bf00      	nop
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	40004800 	.word	0x40004800
 8002814:	200002c4 	.word	0x200002c4
 8002818:	20000054 	.word	0x20000054
 800281c:	0800d7dc 	.word	0x0800d7dc
 8002820:	20000418 	.word	0x20000418

08002824 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	4603      	mov	r3, r0
 800282c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == USER_Btn_Pin)
 800282e:	88fb      	ldrh	r3, [r7, #6]
 8002830:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002834:	d115      	bne.n	8002862 <HAL_GPIO_EXTI_Callback+0x3e>
	{
		//"Temp: 00000[degC] \r\n "
		//"Yr: 00000 \r\n Y: 00000 \r\n RED: 00 %, Green: 00 %, Blue: 00 % \r\n";
		//"Yr: %f lx \r\n Y: %f lx \r\n RED: %d , Green: %d , Blue: %d \r\n Sygnal sterujacy: %f \r\n \r\n"
		dl_kom = sprintf((char *)komunikat1, "Temp: %2.2f degC \r\n ",
 8002836:	4b0d      	ldr	r3, [pc, #52]	; (800286c <HAL_GPIO_EXTI_Callback+0x48>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4618      	mov	r0, r3
 800283c:	f7fd fea4 	bl	8000588 <__aeabi_f2d>
 8002840:	4602      	mov	r2, r0
 8002842:	460b      	mov	r3, r1
 8002844:	490a      	ldr	r1, [pc, #40]	; (8002870 <HAL_GPIO_EXTI_Callback+0x4c>)
 8002846:	480b      	ldr	r0, [pc, #44]	; (8002874 <HAL_GPIO_EXTI_Callback+0x50>)
 8002848:	f006 fd78 	bl	800933c <siprintf>
 800284c:	4603      	mov	r3, r0
 800284e:	b29a      	uxth	r2, r3
 8002850:	4b09      	ldr	r3, [pc, #36]	; (8002878 <HAL_GPIO_EXTI_Callback+0x54>)
 8002852:	801a      	strh	r2, [r3, #0]
				ref);
	    HAL_UART_Transmit(&huart3, komunikat1, dl_kom, 100);
 8002854:	4b08      	ldr	r3, [pc, #32]	; (8002878 <HAL_GPIO_EXTI_Callback+0x54>)
 8002856:	881a      	ldrh	r2, [r3, #0]
 8002858:	2364      	movs	r3, #100	; 0x64
 800285a:	4906      	ldr	r1, [pc, #24]	; (8002874 <HAL_GPIO_EXTI_Callback+0x50>)
 800285c:	4807      	ldr	r0, [pc, #28]	; (800287c <HAL_GPIO_EXTI_Callback+0x58>)
 800285e:	f004 fc2d 	bl	80070bc <HAL_UART_Transmit>
	}
}
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	20000054 	.word	0x20000054
 8002870:	0800d7e0 	.word	0x0800d7e0
 8002874:	20000058 	.word	0x20000058
 8002878:	200002ca 	.word	0x200002ca
 800287c:	20000418 	.word	0x20000418

08002880 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b082      	sub	sp, #8
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  if (htim == &htim5) {
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a09      	ldr	r2, [pc, #36]	; (80028b0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d10b      	bne.n	80028a8 <HAL_TIM_PeriodElapsedCallback+0x28>
	temp = BMP2_ReadTemperature_degC(&bmp2dev_1);
 8002890:	4808      	ldr	r0, [pc, #32]	; (80028b4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002892:	f7ff fc5f 	bl	8002154 <BMP2_ReadTemperature_degC>
 8002896:	ec53 2b10 	vmov	r2, r3, d0
 800289a:	4610      	mov	r0, r2
 800289c:	4619      	mov	r1, r3
 800289e:	f7fe f9c3 	bl	8000c28 <__aeabi_d2f>
 80028a2:	4603      	mov	r3, r0
 80028a4:	4a04      	ldr	r2, [pc, #16]	; (80028b8 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80028a6:	6013      	str	r3, [r2, #0]
	//HAL_UART_Transmit(&huart3, komunikat1, dl_kom, 100);
  }
}
 80028a8:	bf00      	nop
 80028aa:	3708      	adds	r7, #8
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	20000380 	.word	0x20000380
 80028b4:	20000018 	.word	0x20000018
 80028b8:	200002c0 	.word	0x200002c0

080028bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028c0:	f000 fd37 	bl	8003332 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028c4:	f000 f834 	bl	8002930 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028c8:	f7ff fcb0 	bl	800222c <MX_GPIO_Init>
  MX_DMA_Init();
 80028cc:	f7ff fc90 	bl	80021f0 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80028d0:	f000 fc3c 	bl	800314c <MX_USART3_UART_Init>
  MX_TIM6_Init();
 80028d4:	f000 fb46 	bl	8002f64 <MX_TIM6_Init>
  MX_TIM5_Init();
 80028d8:	f000 faf6 	bl	8002ec8 <MX_TIM5_Init>
  MX_I2C1_Init();
 80028dc:	f7ff fed8 	bl	8002690 <MX_I2C1_Init>
  MX_TIM2_Init();
 80028e0:	f000 faa4 	bl	8002e2c <MX_TIM2_Init>
  MX_SPI4_Init();
 80028e4:	f000 f898 	bl	8002a18 <MX_SPI4_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, (uint8_t*)wiadomosc, 6);
 80028e8:	2206      	movs	r2, #6
 80028ea:	490b      	ldr	r1, [pc, #44]	; (8002918 <main+0x5c>)
 80028ec:	480b      	ldr	r0, [pc, #44]	; (800291c <main+0x60>)
 80028ee:	f004 fc68 	bl	80071c2 <HAL_UART_Receive_IT>

  BMP2_Init(&bmp2dev_1);
 80028f2:	480b      	ldr	r0, [pc, #44]	; (8002920 <main+0x64>)
 80028f4:	f7ff fb62 	bl	8001fbc <BMP2_Init>
  HAL_TIM_Base_Start_IT(&htim5);
 80028f8:	480a      	ldr	r0, [pc, #40]	; (8002924 <main+0x68>)
 80028fa:	f003 ff21 	bl	8006740 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(HEATER_GPIO_Port,HEATER_Pin,0);
 80028fe:	2200      	movs	r2, #0
 8002900:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002904:	4808      	ldr	r0, [pc, #32]	; (8002928 <main+0x6c>)
 8002906:	f001 fbcf 	bl	80040a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(COOLING_GPIO_Port,COOLING_Pin,1);
 800290a:	2201      	movs	r2, #1
 800290c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002910:	4806      	ldr	r0, [pc, #24]	; (800292c <main+0x70>)
 8002912:	f001 fbc9 	bl	80040a8 <HAL_GPIO_WritePin>
  while (1)
 8002916:	e7fe      	b.n	8002916 <main+0x5a>
 8002918:	200002c4 	.word	0x200002c4
 800291c:	20000418 	.word	0x20000418
 8002920:	20000018 	.word	0x20000018
 8002924:	20000380 	.word	0x20000380
 8002928:	40021000 	.word	0x40021000
 800292c:	40021400 	.word	0x40021400

08002930 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b094      	sub	sp, #80	; 0x50
 8002934:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002936:	f107 0320 	add.w	r3, r7, #32
 800293a:	2230      	movs	r2, #48	; 0x30
 800293c:	2100      	movs	r1, #0
 800293e:	4618      	mov	r0, r3
 8002940:	f005 fe74 	bl	800862c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002944:	f107 030c 	add.w	r3, r7, #12
 8002948:	2200      	movs	r2, #0
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	605a      	str	r2, [r3, #4]
 800294e:	609a      	str	r2, [r3, #8]
 8002950:	60da      	str	r2, [r3, #12]
 8002952:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002954:	f001 fd02 	bl	800435c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002958:	4b2a      	ldr	r3, [pc, #168]	; (8002a04 <SystemClock_Config+0xd4>)
 800295a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295c:	4a29      	ldr	r2, [pc, #164]	; (8002a04 <SystemClock_Config+0xd4>)
 800295e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002962:	6413      	str	r3, [r2, #64]	; 0x40
 8002964:	4b27      	ldr	r3, [pc, #156]	; (8002a04 <SystemClock_Config+0xd4>)
 8002966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002968:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800296c:	60bb      	str	r3, [r7, #8]
 800296e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002970:	4b25      	ldr	r3, [pc, #148]	; (8002a08 <SystemClock_Config+0xd8>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a24      	ldr	r2, [pc, #144]	; (8002a08 <SystemClock_Config+0xd8>)
 8002976:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800297a:	6013      	str	r3, [r2, #0]
 800297c:	4b22      	ldr	r3, [pc, #136]	; (8002a08 <SystemClock_Config+0xd8>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002984:	607b      	str	r3, [r7, #4]
 8002986:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002988:	2301      	movs	r3, #1
 800298a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800298c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002990:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002992:	2302      	movs	r3, #2
 8002994:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002996:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800299a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800299c:	2304      	movs	r3, #4
 800299e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 80029a0:	23d8      	movs	r3, #216	; 0xd8
 80029a2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80029a4:	2302      	movs	r3, #2
 80029a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80029a8:	2303      	movs	r3, #3
 80029aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029ac:	f107 0320 	add.w	r3, r7, #32
 80029b0:	4618      	mov	r0, r3
 80029b2:	f001 fd33 	bl	800441c <HAL_RCC_OscConfig>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80029bc:	f000 f826 	bl	8002a0c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80029c0:	f001 fcdc 	bl	800437c <HAL_PWREx_EnableOverDrive>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80029ca:	f000 f81f 	bl	8002a0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029ce:	230f      	movs	r3, #15
 80029d0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029d2:	2302      	movs	r3, #2
 80029d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029d6:	2300      	movs	r3, #0
 80029d8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80029da:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80029de:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80029e0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80029e4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80029e6:	f107 030c 	add.w	r3, r7, #12
 80029ea:	2107      	movs	r1, #7
 80029ec:	4618      	mov	r0, r3
 80029ee:	f001 ffb9 	bl	8004964 <HAL_RCC_ClockConfig>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d001      	beq.n	80029fc <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80029f8:	f000 f808 	bl	8002a0c <Error_Handler>
  }
}
 80029fc:	bf00      	nop
 80029fe:	3750      	adds	r7, #80	; 0x50
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	40023800 	.word	0x40023800
 8002a08:	40007000 	.word	0x40007000

08002a0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a10:	b672      	cpsid	i
}
 8002a12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a14:	e7fe      	b.n	8002a14 <Error_Handler+0x8>
	...

08002a18 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8002a1c:	4b1b      	ldr	r3, [pc, #108]	; (8002a8c <MX_SPI4_Init+0x74>)
 8002a1e:	4a1c      	ldr	r2, [pc, #112]	; (8002a90 <MX_SPI4_Init+0x78>)
 8002a20:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002a22:	4b1a      	ldr	r3, [pc, #104]	; (8002a8c <MX_SPI4_Init+0x74>)
 8002a24:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002a28:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002a2a:	4b18      	ldr	r3, [pc, #96]	; (8002a8c <MX_SPI4_Init+0x74>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a30:	4b16      	ldr	r3, [pc, #88]	; (8002a8c <MX_SPI4_Init+0x74>)
 8002a32:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002a36:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002a38:	4b14      	ldr	r3, [pc, #80]	; (8002a8c <MX_SPI4_Init+0x74>)
 8002a3a:	2202      	movs	r2, #2
 8002a3c:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002a3e:	4b13      	ldr	r3, [pc, #76]	; (8002a8c <MX_SPI4_Init+0x74>)
 8002a40:	2201      	movs	r2, #1
 8002a42:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002a44:	4b11      	ldr	r3, [pc, #68]	; (8002a8c <MX_SPI4_Init+0x74>)
 8002a46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a4a:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002a4c:	4b0f      	ldr	r3, [pc, #60]	; (8002a8c <MX_SPI4_Init+0x74>)
 8002a4e:	2210      	movs	r2, #16
 8002a50:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a52:	4b0e      	ldr	r3, [pc, #56]	; (8002a8c <MX_SPI4_Init+0x74>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a58:	4b0c      	ldr	r3, [pc, #48]	; (8002a8c <MX_SPI4_Init+0x74>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a5e:	4b0b      	ldr	r3, [pc, #44]	; (8002a8c <MX_SPI4_Init+0x74>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8002a64:	4b09      	ldr	r3, [pc, #36]	; (8002a8c <MX_SPI4_Init+0x74>)
 8002a66:	2207      	movs	r2, #7
 8002a68:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002a6a:	4b08      	ldr	r3, [pc, #32]	; (8002a8c <MX_SPI4_Init+0x74>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002a70:	4b06      	ldr	r3, [pc, #24]	; (8002a8c <MX_SPI4_Init+0x74>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002a76:	4805      	ldr	r0, [pc, #20]	; (8002a8c <MX_SPI4_Init+0x74>)
 8002a78:	f002 fd8a 	bl	8005590 <HAL_SPI_Init>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8002a82:	f7ff ffc3 	bl	8002a0c <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8002a86:	bf00      	nop
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	200002cc 	.word	0x200002cc
 8002a90:	40013400 	.word	0x40013400

08002a94 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b08a      	sub	sp, #40	; 0x28
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a9c:	f107 0314 	add.w	r3, r7, #20
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	601a      	str	r2, [r3, #0]
 8002aa4:	605a      	str	r2, [r3, #4]
 8002aa6:	609a      	str	r2, [r3, #8]
 8002aa8:	60da      	str	r2, [r3, #12]
 8002aaa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a1b      	ldr	r2, [pc, #108]	; (8002b20 <HAL_SPI_MspInit+0x8c>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d12f      	bne.n	8002b16 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002ab6:	4b1b      	ldr	r3, [pc, #108]	; (8002b24 <HAL_SPI_MspInit+0x90>)
 8002ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aba:	4a1a      	ldr	r2, [pc, #104]	; (8002b24 <HAL_SPI_MspInit+0x90>)
 8002abc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002ac0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ac2:	4b18      	ldr	r3, [pc, #96]	; (8002b24 <HAL_SPI_MspInit+0x90>)
 8002ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ac6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002aca:	613b      	str	r3, [r7, #16]
 8002acc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ace:	4b15      	ldr	r3, [pc, #84]	; (8002b24 <HAL_SPI_MspInit+0x90>)
 8002ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad2:	4a14      	ldr	r2, [pc, #80]	; (8002b24 <HAL_SPI_MspInit+0x90>)
 8002ad4:	f043 0310 	orr.w	r3, r3, #16
 8002ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8002ada:	4b12      	ldr	r3, [pc, #72]	; (8002b24 <HAL_SPI_MspInit+0x90>)
 8002adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ade:	f003 0310 	and.w	r3, r3, #16
 8002ae2:	60fb      	str	r3, [r7, #12]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8002ae6:	2364      	movs	r3, #100	; 0x64
 8002ae8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aea:	2302      	movs	r3, #2
 8002aec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aee:	2300      	movs	r3, #0
 8002af0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002af2:	2303      	movs	r3, #3
 8002af4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002af6:	2305      	movs	r3, #5
 8002af8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002afa:	f107 0314 	add.w	r3, r7, #20
 8002afe:	4619      	mov	r1, r3
 8002b00:	4809      	ldr	r0, [pc, #36]	; (8002b28 <HAL_SPI_MspInit+0x94>)
 8002b02:	f001 f925 	bl	8003d50 <HAL_GPIO_Init>

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 8002b06:	2200      	movs	r2, #0
 8002b08:	2100      	movs	r1, #0
 8002b0a:	2054      	movs	r0, #84	; 0x54
 8002b0c:	f000 fd6d 	bl	80035ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8002b10:	2054      	movs	r0, #84	; 0x54
 8002b12:	f000 fd86 	bl	8003622 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8002b16:	bf00      	nop
 8002b18:	3728      	adds	r7, #40	; 0x28
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	40013400 	.word	0x40013400
 8002b24:	40023800 	.word	0x40023800
 8002b28:	40021000 	.word	0x40021000

08002b2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002b32:	4b0f      	ldr	r3, [pc, #60]	; (8002b70 <HAL_MspInit+0x44>)
 8002b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b36:	4a0e      	ldr	r2, [pc, #56]	; (8002b70 <HAL_MspInit+0x44>)
 8002b38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b3c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b3e:	4b0c      	ldr	r3, [pc, #48]	; (8002b70 <HAL_MspInit+0x44>)
 8002b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b46:	607b      	str	r3, [r7, #4]
 8002b48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b4a:	4b09      	ldr	r3, [pc, #36]	; (8002b70 <HAL_MspInit+0x44>)
 8002b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b4e:	4a08      	ldr	r2, [pc, #32]	; (8002b70 <HAL_MspInit+0x44>)
 8002b50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b54:	6453      	str	r3, [r2, #68]	; 0x44
 8002b56:	4b06      	ldr	r3, [pc, #24]	; (8002b70 <HAL_MspInit+0x44>)
 8002b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b5e:	603b      	str	r3, [r7, #0]
 8002b60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b62:	bf00      	nop
 8002b64:	370c      	adds	r7, #12
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	40023800 	.word	0x40023800

08002b74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b78:	e7fe      	b.n	8002b78 <NMI_Handler+0x4>

08002b7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b7a:	b480      	push	{r7}
 8002b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b7e:	e7fe      	b.n	8002b7e <HardFault_Handler+0x4>

08002b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b84:	e7fe      	b.n	8002b84 <MemManage_Handler+0x4>

08002b86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b86:	b480      	push	{r7}
 8002b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b8a:	e7fe      	b.n	8002b8a <BusFault_Handler+0x4>

08002b8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b90:	e7fe      	b.n	8002b90 <UsageFault_Handler+0x4>

08002b92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b92:	b480      	push	{r7}
 8002b94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b96:	bf00      	nop
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr

08002ba0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ba4:	bf00      	nop
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr

08002bae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bae:	b480      	push	{r7}
 8002bb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bb2:	bf00      	nop
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr

08002bbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bc0:	f000 fbf4 	bl	80033ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bc4:	bf00      	nop
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EXT1_Btn_Pin);
 8002bcc:	2001      	movs	r0, #1
 8002bce:	f001 fa85 	bl	80040dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002bd2:	bf00      	nop
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EXT2_Btn_Pin);
 8002bda:	2008      	movs	r0, #8
 8002bdc:	f001 fa7e 	bl	80040dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002be0:	bf00      	nop
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002be8:	4802      	ldr	r0, [pc, #8]	; (8002bf4 <DMA1_Stream1_IRQHandler+0x10>)
 8002bea:	f000 fe75 	bl	80038d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002bee:	bf00      	nop
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	200004a0 	.word	0x200004a0

08002bf8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LAMP_SYNC_Pin);
 8002bfc:	2020      	movs	r0, #32
 8002bfe:	f001 fa6d 	bl	80040dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002c02:	bf00      	nop
 8002c04:	bd80      	pop	{r7, pc}
	...

08002c08 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002c0c:	4802      	ldr	r0, [pc, #8]	; (8002c18 <TIM2_IRQHandler+0x10>)
 8002c0e:	f003 fe0f 	bl	8006830 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002c12:	bf00      	nop
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	20000334 	.word	0x20000334

08002c1c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002c20:	4802      	ldr	r0, [pc, #8]	; (8002c2c <USART3_IRQHandler+0x10>)
 8002c22:	f004 fb13 	bl	800724c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002c26:	bf00      	nop
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	20000418 	.word	0x20000418

08002c30 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8002c34:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002c38:	f001 fa50 	bl	80040dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002c3c:	bf00      	nop
 8002c3e:	bd80      	pop	{r7, pc}

08002c40 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002c44:	4802      	ldr	r0, [pc, #8]	; (8002c50 <TIM5_IRQHandler+0x10>)
 8002c46:	f003 fdf3 	bl	8006830 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002c4a:	bf00      	nop
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	20000380 	.word	0x20000380

08002c54 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002c58:	4802      	ldr	r0, [pc, #8]	; (8002c64 <TIM6_DAC_IRQHandler+0x10>)
 8002c5a:	f003 fde9 	bl	8006830 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002c5e:	bf00      	nop
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	200003cc 	.word	0x200003cc

08002c68 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8002c6c:	4802      	ldr	r0, [pc, #8]	; (8002c78 <SPI4_IRQHandler+0x10>)
 8002c6e:	f003 f9eb 	bl	8006048 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 8002c72:	bf00      	nop
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	200002cc 	.word	0x200002cc

08002c7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
	return 1;
 8002c80:	2301      	movs	r3, #1
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <_kill>:

int _kill(int pid, int sig)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002c96:	f005 fc9f 	bl	80085d8 <__errno>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2216      	movs	r2, #22
 8002c9e:	601a      	str	r2, [r3, #0]
	return -1;
 8002ca0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3708      	adds	r7, #8
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <_exit>:

void _exit (int status)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002cb4:	f04f 31ff 	mov.w	r1, #4294967295
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f7ff ffe7 	bl	8002c8c <_kill>
	while (1) {}		/* Make sure we hang here */
 8002cbe:	e7fe      	b.n	8002cbe <_exit+0x12>

08002cc0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	60b9      	str	r1, [r7, #8]
 8002cca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ccc:	2300      	movs	r3, #0
 8002cce:	617b      	str	r3, [r7, #20]
 8002cd0:	e00a      	b.n	8002ce8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002cd2:	f3af 8000 	nop.w
 8002cd6:	4601      	mov	r1, r0
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	1c5a      	adds	r2, r3, #1
 8002cdc:	60ba      	str	r2, [r7, #8]
 8002cde:	b2ca      	uxtb	r2, r1
 8002ce0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	617b      	str	r3, [r7, #20]
 8002ce8:	697a      	ldr	r2, [r7, #20]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	dbf0      	blt.n	8002cd2 <_read+0x12>
	}

return len;
 8002cf0:	687b      	ldr	r3, [r7, #4]
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3718      	adds	r7, #24
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}

08002cfa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002cfa:	b580      	push	{r7, lr}
 8002cfc:	b086      	sub	sp, #24
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	60f8      	str	r0, [r7, #12]
 8002d02:	60b9      	str	r1, [r7, #8]
 8002d04:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d06:	2300      	movs	r3, #0
 8002d08:	617b      	str	r3, [r7, #20]
 8002d0a:	e009      	b.n	8002d20 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	1c5a      	adds	r2, r3, #1
 8002d10:	60ba      	str	r2, [r7, #8]
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	4618      	mov	r0, r3
 8002d16:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	617b      	str	r3, [r7, #20]
 8002d20:	697a      	ldr	r2, [r7, #20]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	429a      	cmp	r2, r3
 8002d26:	dbf1      	blt.n	8002d0c <_write+0x12>
	}
	return len;
 8002d28:	687b      	ldr	r3, [r7, #4]
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3718      	adds	r7, #24
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <_close>:

int _close(int file)
{
 8002d32:	b480      	push	{r7}
 8002d34:	b083      	sub	sp, #12
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]
	return -1;
 8002d3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	b083      	sub	sp, #12
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
 8002d52:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d5a:	605a      	str	r2, [r3, #4]
	return 0;
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	370c      	adds	r7, #12
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr

08002d6a <_isatty>:

int _isatty(int file)
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	b083      	sub	sp, #12
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
	return 1;
 8002d72:	2301      	movs	r3, #1
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b085      	sub	sp, #20
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	60b9      	str	r1, [r7, #8]
 8002d8a:	607a      	str	r2, [r7, #4]
	return 0;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3714      	adds	r7, #20
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
	...

08002d9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b086      	sub	sp, #24
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002da4:	4a14      	ldr	r2, [pc, #80]	; (8002df8 <_sbrk+0x5c>)
 8002da6:	4b15      	ldr	r3, [pc, #84]	; (8002dfc <_sbrk+0x60>)
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002db0:	4b13      	ldr	r3, [pc, #76]	; (8002e00 <_sbrk+0x64>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d102      	bne.n	8002dbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002db8:	4b11      	ldr	r3, [pc, #68]	; (8002e00 <_sbrk+0x64>)
 8002dba:	4a12      	ldr	r2, [pc, #72]	; (8002e04 <_sbrk+0x68>)
 8002dbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dbe:	4b10      	ldr	r3, [pc, #64]	; (8002e00 <_sbrk+0x64>)
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4413      	add	r3, r2
 8002dc6:	693a      	ldr	r2, [r7, #16]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d207      	bcs.n	8002ddc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002dcc:	f005 fc04 	bl	80085d8 <__errno>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	220c      	movs	r2, #12
 8002dd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8002dda:	e009      	b.n	8002df0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ddc:	4b08      	ldr	r3, [pc, #32]	; (8002e00 <_sbrk+0x64>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002de2:	4b07      	ldr	r3, [pc, #28]	; (8002e00 <_sbrk+0x64>)
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4413      	add	r3, r2
 8002dea:	4a05      	ldr	r2, [pc, #20]	; (8002e00 <_sbrk+0x64>)
 8002dec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002dee:	68fb      	ldr	r3, [r7, #12]
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3718      	adds	r7, #24
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	20050000 	.word	0x20050000
 8002dfc:	00000400 	.word	0x00000400
 8002e00:	20000330 	.word	0x20000330
 8002e04:	20000518 	.word	0x20000518

08002e08 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e0c:	4b06      	ldr	r3, [pc, #24]	; (8002e28 <SystemInit+0x20>)
 8002e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e12:	4a05      	ldr	r2, [pc, #20]	; (8002e28 <SystemInit+0x20>)
 8002e14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e1c:	bf00      	nop
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop
 8002e28:	e000ed00 	.word	0xe000ed00

08002e2c <MX_TIM2_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b088      	sub	sp, #32
 8002e30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e32:	f107 0310 	add.w	r3, r7, #16
 8002e36:	2200      	movs	r2, #0
 8002e38:	601a      	str	r2, [r3, #0]
 8002e3a:	605a      	str	r2, [r3, #4]
 8002e3c:	609a      	str	r2, [r3, #8]
 8002e3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e40:	1d3b      	adds	r3, r7, #4
 8002e42:	2200      	movs	r2, #0
 8002e44:	601a      	str	r2, [r3, #0]
 8002e46:	605a      	str	r2, [r3, #4]
 8002e48:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002e4a:	4b1d      	ldr	r3, [pc, #116]	; (8002ec0 <MX_TIM2_Init+0x94>)
 8002e4c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002e50:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 107;
 8002e52:	4b1b      	ldr	r3, [pc, #108]	; (8002ec0 <MX_TIM2_Init+0x94>)
 8002e54:	226b      	movs	r2, #107	; 0x6b
 8002e56:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e58:	4b19      	ldr	r3, [pc, #100]	; (8002ec0 <MX_TIM2_Init+0x94>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000000000;
 8002e5e:	4b18      	ldr	r3, [pc, #96]	; (8002ec0 <MX_TIM2_Init+0x94>)
 8002e60:	4a18      	ldr	r2, [pc, #96]	; (8002ec4 <MX_TIM2_Init+0x98>)
 8002e62:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e64:	4b16      	ldr	r3, [pc, #88]	; (8002ec0 <MX_TIM2_Init+0x94>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e6a:	4b15      	ldr	r3, [pc, #84]	; (8002ec0 <MX_TIM2_Init+0x94>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002e70:	4813      	ldr	r0, [pc, #76]	; (8002ec0 <MX_TIM2_Init+0x94>)
 8002e72:	f003 fc0d 	bl	8006690 <HAL_TIM_Base_Init>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d001      	beq.n	8002e80 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002e7c:	f7ff fdc6 	bl	8002a0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e84:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e86:	f107 0310 	add.w	r3, r7, #16
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	480c      	ldr	r0, [pc, #48]	; (8002ec0 <MX_TIM2_Init+0x94>)
 8002e8e:	f003 fdef 	bl	8006a70 <HAL_TIM_ConfigClockSource>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d001      	beq.n	8002e9c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002e98:	f7ff fdb8 	bl	8002a0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002ea4:	1d3b      	adds	r3, r7, #4
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	4805      	ldr	r0, [pc, #20]	; (8002ec0 <MX_TIM2_Init+0x94>)
 8002eaa:	f004 f80d 	bl	8006ec8 <HAL_TIMEx_MasterConfigSynchronization>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002eb4:	f7ff fdaa 	bl	8002a0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002eb8:	bf00      	nop
 8002eba:	3720      	adds	r7, #32
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	20000334 	.word	0x20000334
 8002ec4:	3b9aca00 	.word	0x3b9aca00

08002ec8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b088      	sub	sp, #32
 8002ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ece:	f107 0310 	add.w	r3, r7, #16
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	601a      	str	r2, [r3, #0]
 8002ed6:	605a      	str	r2, [r3, #4]
 8002ed8:	609a      	str	r2, [r3, #8]
 8002eda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002edc:	1d3b      	adds	r3, r7, #4
 8002ede:	2200      	movs	r2, #0
 8002ee0:	601a      	str	r2, [r3, #0]
 8002ee2:	605a      	str	r2, [r3, #4]
 8002ee4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002ee6:	4b1d      	ldr	r3, [pc, #116]	; (8002f5c <MX_TIM5_Init+0x94>)
 8002ee8:	4a1d      	ldr	r2, [pc, #116]	; (8002f60 <MX_TIM5_Init+0x98>)
 8002eea:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 72;
 8002eec:	4b1b      	ldr	r3, [pc, #108]	; (8002f5c <MX_TIM5_Init+0x94>)
 8002eee:	2248      	movs	r2, #72	; 0x48
 8002ef0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ef2:	4b1a      	ldr	r3, [pc, #104]	; (8002f5c <MX_TIM5_Init+0x94>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 9999;
 8002ef8:	4b18      	ldr	r3, [pc, #96]	; (8002f5c <MX_TIM5_Init+0x94>)
 8002efa:	f242 720f 	movw	r2, #9999	; 0x270f
 8002efe:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f00:	4b16      	ldr	r3, [pc, #88]	; (8002f5c <MX_TIM5_Init+0x94>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f06:	4b15      	ldr	r3, [pc, #84]	; (8002f5c <MX_TIM5_Init+0x94>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002f0c:	4813      	ldr	r0, [pc, #76]	; (8002f5c <MX_TIM5_Init+0x94>)
 8002f0e:	f003 fbbf 	bl	8006690 <HAL_TIM_Base_Init>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d001      	beq.n	8002f1c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8002f18:	f7ff fd78 	bl	8002a0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f20:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002f22:	f107 0310 	add.w	r3, r7, #16
 8002f26:	4619      	mov	r1, r3
 8002f28:	480c      	ldr	r0, [pc, #48]	; (8002f5c <MX_TIM5_Init+0x94>)
 8002f2a:	f003 fda1 	bl	8006a70 <HAL_TIM_ConfigClockSource>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d001      	beq.n	8002f38 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8002f34:	f7ff fd6a 	bl	8002a0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002f40:	1d3b      	adds	r3, r7, #4
 8002f42:	4619      	mov	r1, r3
 8002f44:	4805      	ldr	r0, [pc, #20]	; (8002f5c <MX_TIM5_Init+0x94>)
 8002f46:	f003 ffbf 	bl	8006ec8 <HAL_TIMEx_MasterConfigSynchronization>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d001      	beq.n	8002f54 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8002f50:	f7ff fd5c 	bl	8002a0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002f54:	bf00      	nop
 8002f56:	3720      	adds	r7, #32
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	20000380 	.word	0x20000380
 8002f60:	40000c00 	.word	0x40000c00

08002f64 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f6a:	1d3b      	adds	r3, r7, #4
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	601a      	str	r2, [r3, #0]
 8002f70:	605a      	str	r2, [r3, #4]
 8002f72:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002f74:	4b15      	ldr	r3, [pc, #84]	; (8002fcc <MX_TIM6_Init+0x68>)
 8002f76:	4a16      	ldr	r2, [pc, #88]	; (8002fd0 <MX_TIM6_Init+0x6c>)
 8002f78:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1079;
 8002f7a:	4b14      	ldr	r3, [pc, #80]	; (8002fcc <MX_TIM6_Init+0x68>)
 8002f7c:	f240 4237 	movw	r2, #1079	; 0x437
 8002f80:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f82:	4b12      	ldr	r3, [pc, #72]	; (8002fcc <MX_TIM6_Init+0x68>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 2499;
 8002f88:	4b10      	ldr	r3, [pc, #64]	; (8002fcc <MX_TIM6_Init+0x68>)
 8002f8a:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8002f8e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f90:	4b0e      	ldr	r3, [pc, #56]	; (8002fcc <MX_TIM6_Init+0x68>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002f96:	480d      	ldr	r0, [pc, #52]	; (8002fcc <MX_TIM6_Init+0x68>)
 8002f98:	f003 fb7a 	bl	8006690 <HAL_TIM_Base_Init>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002fa2:	f7ff fd33 	bl	8002a0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002faa:	2300      	movs	r3, #0
 8002fac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002fae:	1d3b      	adds	r3, r7, #4
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	4806      	ldr	r0, [pc, #24]	; (8002fcc <MX_TIM6_Init+0x68>)
 8002fb4:	f003 ff88 	bl	8006ec8 <HAL_TIMEx_MasterConfigSynchronization>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d001      	beq.n	8002fc2 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8002fbe:	f7ff fd25 	bl	8002a0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002fc2:	bf00      	nop
 8002fc4:	3710      	adds	r7, #16
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	200003cc 	.word	0x200003cc
 8002fd0:	40001000 	.word	0x40001000

08002fd4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b08e      	sub	sp, #56	; 0x38
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fdc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	601a      	str	r2, [r3, #0]
 8002fe4:	605a      	str	r2, [r3, #4]
 8002fe6:	609a      	str	r2, [r3, #8]
 8002fe8:	60da      	str	r2, [r3, #12]
 8002fea:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ff4:	d14d      	bne.n	8003092 <HAL_TIM_Base_MspInit+0xbe>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ff6:	4b50      	ldr	r3, [pc, #320]	; (8003138 <HAL_TIM_Base_MspInit+0x164>)
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffa:	4a4f      	ldr	r2, [pc, #316]	; (8003138 <HAL_TIM_Base_MspInit+0x164>)
 8002ffc:	f043 0301 	orr.w	r3, r3, #1
 8003000:	6413      	str	r3, [r2, #64]	; 0x40
 8003002:	4b4d      	ldr	r3, [pc, #308]	; (8003138 <HAL_TIM_Base_MspInit+0x164>)
 8003004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	623b      	str	r3, [r7, #32]
 800300c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800300e:	4b4a      	ldr	r3, [pc, #296]	; (8003138 <HAL_TIM_Base_MspInit+0x164>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003012:	4a49      	ldr	r2, [pc, #292]	; (8003138 <HAL_TIM_Base_MspInit+0x164>)
 8003014:	f043 0301 	orr.w	r3, r3, #1
 8003018:	6313      	str	r3, [r2, #48]	; 0x30
 800301a:	4b47      	ldr	r3, [pc, #284]	; (8003138 <HAL_TIM_Base_MspInit+0x164>)
 800301c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	61fb      	str	r3, [r7, #28]
 8003024:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003026:	4b44      	ldr	r3, [pc, #272]	; (8003138 <HAL_TIM_Base_MspInit+0x164>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302a:	4a43      	ldr	r2, [pc, #268]	; (8003138 <HAL_TIM_Base_MspInit+0x164>)
 800302c:	f043 0302 	orr.w	r3, r3, #2
 8003030:	6313      	str	r3, [r2, #48]	; 0x30
 8003032:	4b41      	ldr	r3, [pc, #260]	; (8003138 <HAL_TIM_Base_MspInit+0x164>)
 8003034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003036:	f003 0302 	and.w	r3, r3, #2
 800303a:	61bb      	str	r3, [r7, #24]
 800303c:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = LED_RGB_R_Pin;
 800303e:	2320      	movs	r3, #32
 8003040:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003042:	2302      	movs	r3, #2
 8003044:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003046:	2300      	movs	r3, #0
 8003048:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800304a:	2300      	movs	r3, #0
 800304c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800304e:	2301      	movs	r3, #1
 8003050:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LED_RGB_R_GPIO_Port, &GPIO_InitStruct);
 8003052:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003056:	4619      	mov	r1, r3
 8003058:	4838      	ldr	r0, [pc, #224]	; (800313c <HAL_TIM_Base_MspInit+0x168>)
 800305a:	f000 fe79 	bl	8003d50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LED_RGB_G_Pin|LED_RGB_B_Pin;
 800305e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003062:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003064:	2302      	movs	r3, #2
 8003066:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003068:	2300      	movs	r3, #0
 800306a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800306c:	2300      	movs	r3, #0
 800306e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003070:	2301      	movs	r3, #1
 8003072:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003074:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003078:	4619      	mov	r1, r3
 800307a:	4831      	ldr	r0, [pc, #196]	; (8003140 <HAL_TIM_Base_MspInit+0x16c>)
 800307c:	f000 fe68 	bl	8003d50 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003080:	2200      	movs	r2, #0
 8003082:	2100      	movs	r1, #0
 8003084:	201c      	movs	r0, #28
 8003086:	f000 fab0 	bl	80035ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800308a:	201c      	movs	r0, #28
 800308c:	f000 fac9 	bl	8003622 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8003090:	e04e      	b.n	8003130 <HAL_TIM_Base_MspInit+0x15c>
  else if(tim_baseHandle->Instance==TIM5)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a2b      	ldr	r2, [pc, #172]	; (8003144 <HAL_TIM_Base_MspInit+0x170>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d130      	bne.n	80030fe <HAL_TIM_Base_MspInit+0x12a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800309c:	4b26      	ldr	r3, [pc, #152]	; (8003138 <HAL_TIM_Base_MspInit+0x164>)
 800309e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a0:	4a25      	ldr	r2, [pc, #148]	; (8003138 <HAL_TIM_Base_MspInit+0x164>)
 80030a2:	f043 0308 	orr.w	r3, r3, #8
 80030a6:	6413      	str	r3, [r2, #64]	; 0x40
 80030a8:	4b23      	ldr	r3, [pc, #140]	; (8003138 <HAL_TIM_Base_MspInit+0x164>)
 80030aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ac:	f003 0308 	and.w	r3, r3, #8
 80030b0:	617b      	str	r3, [r7, #20]
 80030b2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030b4:	4b20      	ldr	r3, [pc, #128]	; (8003138 <HAL_TIM_Base_MspInit+0x164>)
 80030b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b8:	4a1f      	ldr	r2, [pc, #124]	; (8003138 <HAL_TIM_Base_MspInit+0x164>)
 80030ba:	f043 0301 	orr.w	r3, r3, #1
 80030be:	6313      	str	r3, [r2, #48]	; 0x30
 80030c0:	4b1d      	ldr	r3, [pc, #116]	; (8003138 <HAL_TIM_Base_MspInit+0x164>)
 80030c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c4:	f003 0301 	and.w	r3, r3, #1
 80030c8:	613b      	str	r3, [r7, #16]
 80030ca:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LD4_Pin;
 80030cc:	2308      	movs	r3, #8
 80030ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030d0:	2302      	movs	r3, #2
 80030d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d4:	2300      	movs	r3, #0
 80030d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030d8:	2300      	movs	r3, #0
 80030da:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80030dc:	2302      	movs	r3, #2
 80030de:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 80030e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030e4:	4619      	mov	r1, r3
 80030e6:	4815      	ldr	r0, [pc, #84]	; (800313c <HAL_TIM_Base_MspInit+0x168>)
 80030e8:	f000 fe32 	bl	8003d50 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80030ec:	2200      	movs	r2, #0
 80030ee:	2100      	movs	r1, #0
 80030f0:	2032      	movs	r0, #50	; 0x32
 80030f2:	f000 fa7a 	bl	80035ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80030f6:	2032      	movs	r0, #50	; 0x32
 80030f8:	f000 fa93 	bl	8003622 <HAL_NVIC_EnableIRQ>
}
 80030fc:	e018      	b.n	8003130 <HAL_TIM_Base_MspInit+0x15c>
  else if(tim_baseHandle->Instance==TIM6)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a11      	ldr	r2, [pc, #68]	; (8003148 <HAL_TIM_Base_MspInit+0x174>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d113      	bne.n	8003130 <HAL_TIM_Base_MspInit+0x15c>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003108:	4b0b      	ldr	r3, [pc, #44]	; (8003138 <HAL_TIM_Base_MspInit+0x164>)
 800310a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310c:	4a0a      	ldr	r2, [pc, #40]	; (8003138 <HAL_TIM_Base_MspInit+0x164>)
 800310e:	f043 0310 	orr.w	r3, r3, #16
 8003112:	6413      	str	r3, [r2, #64]	; 0x40
 8003114:	4b08      	ldr	r3, [pc, #32]	; (8003138 <HAL_TIM_Base_MspInit+0x164>)
 8003116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003118:	f003 0310 	and.w	r3, r3, #16
 800311c:	60fb      	str	r3, [r7, #12]
 800311e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003120:	2200      	movs	r2, #0
 8003122:	2100      	movs	r1, #0
 8003124:	2036      	movs	r0, #54	; 0x36
 8003126:	f000 fa60 	bl	80035ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800312a:	2036      	movs	r0, #54	; 0x36
 800312c:	f000 fa79 	bl	8003622 <HAL_NVIC_EnableIRQ>
}
 8003130:	bf00      	nop
 8003132:	3738      	adds	r7, #56	; 0x38
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}
 8003138:	40023800 	.word	0x40023800
 800313c:	40020000 	.word	0x40020000
 8003140:	40020400 	.word	0x40020400
 8003144:	40000c00 	.word	0x40000c00
 8003148:	40001000 	.word	0x40001000

0800314c <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003150:	4b14      	ldr	r3, [pc, #80]	; (80031a4 <MX_USART3_UART_Init+0x58>)
 8003152:	4a15      	ldr	r2, [pc, #84]	; (80031a8 <MX_USART3_UART_Init+0x5c>)
 8003154:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003156:	4b13      	ldr	r3, [pc, #76]	; (80031a4 <MX_USART3_UART_Init+0x58>)
 8003158:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800315c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800315e:	4b11      	ldr	r3, [pc, #68]	; (80031a4 <MX_USART3_UART_Init+0x58>)
 8003160:	2200      	movs	r2, #0
 8003162:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003164:	4b0f      	ldr	r3, [pc, #60]	; (80031a4 <MX_USART3_UART_Init+0x58>)
 8003166:	2200      	movs	r2, #0
 8003168:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800316a:	4b0e      	ldr	r3, [pc, #56]	; (80031a4 <MX_USART3_UART_Init+0x58>)
 800316c:	2200      	movs	r2, #0
 800316e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003170:	4b0c      	ldr	r3, [pc, #48]	; (80031a4 <MX_USART3_UART_Init+0x58>)
 8003172:	220c      	movs	r2, #12
 8003174:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003176:	4b0b      	ldr	r3, [pc, #44]	; (80031a4 <MX_USART3_UART_Init+0x58>)
 8003178:	2200      	movs	r2, #0
 800317a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800317c:	4b09      	ldr	r3, [pc, #36]	; (80031a4 <MX_USART3_UART_Init+0x58>)
 800317e:	2200      	movs	r2, #0
 8003180:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003182:	4b08      	ldr	r3, [pc, #32]	; (80031a4 <MX_USART3_UART_Init+0x58>)
 8003184:	2200      	movs	r2, #0
 8003186:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003188:	4b06      	ldr	r3, [pc, #24]	; (80031a4 <MX_USART3_UART_Init+0x58>)
 800318a:	2200      	movs	r2, #0
 800318c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800318e:	4805      	ldr	r0, [pc, #20]	; (80031a4 <MX_USART3_UART_Init+0x58>)
 8003190:	f003 ff46 	bl	8007020 <HAL_UART_Init>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d001      	beq.n	800319e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800319a:	f7ff fc37 	bl	8002a0c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800319e:	bf00      	nop
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	20000418 	.word	0x20000418
 80031a8:	40004800 	.word	0x40004800

080031ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b0aa      	sub	sp, #168	; 0xa8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031b4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80031b8:	2200      	movs	r2, #0
 80031ba:	601a      	str	r2, [r3, #0]
 80031bc:	605a      	str	r2, [r3, #4]
 80031be:	609a      	str	r2, [r3, #8]
 80031c0:	60da      	str	r2, [r3, #12]
 80031c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80031c4:	f107 0310 	add.w	r3, r7, #16
 80031c8:	2284      	movs	r2, #132	; 0x84
 80031ca:	2100      	movs	r1, #0
 80031cc:	4618      	mov	r0, r3
 80031ce:	f005 fa2d 	bl	800862c <memset>
  if(uartHandle->Instance==USART3)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a3d      	ldr	r2, [pc, #244]	; (80032cc <HAL_UART_MspInit+0x120>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d172      	bne.n	80032c2 <HAL_UART_MspInit+0x116>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80031dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031e0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_SYSCLK;
 80031e2:	2310      	movs	r3, #16
 80031e4:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031e6:	f107 0310 	add.w	r3, r7, #16
 80031ea:	4618      	mov	r0, r3
 80031ec:	f001 fde0 	bl	8004db0 <HAL_RCCEx_PeriphCLKConfig>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80031f6:	f7ff fc09 	bl	8002a0c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80031fa:	4b35      	ldr	r3, [pc, #212]	; (80032d0 <HAL_UART_MspInit+0x124>)
 80031fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fe:	4a34      	ldr	r2, [pc, #208]	; (80032d0 <HAL_UART_MspInit+0x124>)
 8003200:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003204:	6413      	str	r3, [r2, #64]	; 0x40
 8003206:	4b32      	ldr	r3, [pc, #200]	; (80032d0 <HAL_UART_MspInit+0x124>)
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800320e:	60fb      	str	r3, [r7, #12]
 8003210:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003212:	4b2f      	ldr	r3, [pc, #188]	; (80032d0 <HAL_UART_MspInit+0x124>)
 8003214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003216:	4a2e      	ldr	r2, [pc, #184]	; (80032d0 <HAL_UART_MspInit+0x124>)
 8003218:	f043 0308 	orr.w	r3, r3, #8
 800321c:	6313      	str	r3, [r2, #48]	; 0x30
 800321e:	4b2c      	ldr	r3, [pc, #176]	; (80032d0 <HAL_UART_MspInit+0x124>)
 8003220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003222:	f003 0308 	and.w	r3, r3, #8
 8003226:	60bb      	str	r3, [r7, #8]
 8003228:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800322a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800322e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003232:	2302      	movs	r3, #2
 8003234:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003238:	2300      	movs	r3, #0
 800323a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800323e:	2303      	movs	r3, #3
 8003240:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003244:	2307      	movs	r3, #7
 8003246:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800324a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800324e:	4619      	mov	r1, r3
 8003250:	4820      	ldr	r0, [pc, #128]	; (80032d4 <HAL_UART_MspInit+0x128>)
 8003252:	f000 fd7d 	bl	8003d50 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003256:	4b20      	ldr	r3, [pc, #128]	; (80032d8 <HAL_UART_MspInit+0x12c>)
 8003258:	4a20      	ldr	r2, [pc, #128]	; (80032dc <HAL_UART_MspInit+0x130>)
 800325a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800325c:	4b1e      	ldr	r3, [pc, #120]	; (80032d8 <HAL_UART_MspInit+0x12c>)
 800325e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003262:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003264:	4b1c      	ldr	r3, [pc, #112]	; (80032d8 <HAL_UART_MspInit+0x12c>)
 8003266:	2200      	movs	r2, #0
 8003268:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800326a:	4b1b      	ldr	r3, [pc, #108]	; (80032d8 <HAL_UART_MspInit+0x12c>)
 800326c:	2200      	movs	r2, #0
 800326e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003270:	4b19      	ldr	r3, [pc, #100]	; (80032d8 <HAL_UART_MspInit+0x12c>)
 8003272:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003276:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003278:	4b17      	ldr	r3, [pc, #92]	; (80032d8 <HAL_UART_MspInit+0x12c>)
 800327a:	2200      	movs	r2, #0
 800327c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800327e:	4b16      	ldr	r3, [pc, #88]	; (80032d8 <HAL_UART_MspInit+0x12c>)
 8003280:	2200      	movs	r2, #0
 8003282:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8003284:	4b14      	ldr	r3, [pc, #80]	; (80032d8 <HAL_UART_MspInit+0x12c>)
 8003286:	2200      	movs	r2, #0
 8003288:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800328a:	4b13      	ldr	r3, [pc, #76]	; (80032d8 <HAL_UART_MspInit+0x12c>)
 800328c:	2200      	movs	r2, #0
 800328e:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003290:	4b11      	ldr	r3, [pc, #68]	; (80032d8 <HAL_UART_MspInit+0x12c>)
 8003292:	2200      	movs	r2, #0
 8003294:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003296:	4810      	ldr	r0, [pc, #64]	; (80032d8 <HAL_UART_MspInit+0x12c>)
 8003298:	f000 f9de 	bl	8003658 <HAL_DMA_Init>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d001      	beq.n	80032a6 <HAL_UART_MspInit+0xfa>
    {
      Error_Handler();
 80032a2:	f7ff fbb3 	bl	8002a0c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a0b      	ldr	r2, [pc, #44]	; (80032d8 <HAL_UART_MspInit+0x12c>)
 80032aa:	675a      	str	r2, [r3, #116]	; 0x74
 80032ac:	4a0a      	ldr	r2, [pc, #40]	; (80032d8 <HAL_UART_MspInit+0x12c>)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80032b2:	2200      	movs	r2, #0
 80032b4:	2100      	movs	r1, #0
 80032b6:	2027      	movs	r0, #39	; 0x27
 80032b8:	f000 f997 	bl	80035ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80032bc:	2027      	movs	r0, #39	; 0x27
 80032be:	f000 f9b0 	bl	8003622 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80032c2:	bf00      	nop
 80032c4:	37a8      	adds	r7, #168	; 0xa8
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	40004800 	.word	0x40004800
 80032d0:	40023800 	.word	0x40023800
 80032d4:	40020c00 	.word	0x40020c00
 80032d8:	200004a0 	.word	0x200004a0
 80032dc:	40026028 	.word	0x40026028

080032e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80032e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003318 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80032e4:	480d      	ldr	r0, [pc, #52]	; (800331c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80032e6:	490e      	ldr	r1, [pc, #56]	; (8003320 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80032e8:	4a0e      	ldr	r2, [pc, #56]	; (8003324 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80032ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032ec:	e002      	b.n	80032f4 <LoopCopyDataInit>

080032ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032f2:	3304      	adds	r3, #4

080032f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032f8:	d3f9      	bcc.n	80032ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032fa:	4a0b      	ldr	r2, [pc, #44]	; (8003328 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80032fc:	4c0b      	ldr	r4, [pc, #44]	; (800332c <LoopFillZerobss+0x26>)
  movs r3, #0
 80032fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003300:	e001      	b.n	8003306 <LoopFillZerobss>

08003302 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003302:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003304:	3204      	adds	r2, #4

08003306 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003306:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003308:	d3fb      	bcc.n	8003302 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800330a:	f7ff fd7d 	bl	8002e08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800330e:	f005 f969 	bl	80085e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003312:	f7ff fad3 	bl	80028bc <main>
  bx  lr    
 8003316:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003318:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800331c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003320:	20000250 	.word	0x20000250
  ldr r2, =_sidata
 8003324:	0800dcec 	.word	0x0800dcec
  ldr r2, =_sbss
 8003328:	20000250 	.word	0x20000250
  ldr r4, =_ebss
 800332c:	20000514 	.word	0x20000514

08003330 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003330:	e7fe      	b.n	8003330 <ADC_IRQHandler>

08003332 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003332:	b580      	push	{r7, lr}
 8003334:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003336:	2003      	movs	r0, #3
 8003338:	f000 f94c 	bl	80035d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800333c:	2000      	movs	r0, #0
 800333e:	f000 f805 	bl	800334c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003342:	f7ff fbf3 	bl	8002b2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	bd80      	pop	{r7, pc}

0800334c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003354:	4b12      	ldr	r3, [pc, #72]	; (80033a0 <HAL_InitTick+0x54>)
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	4b12      	ldr	r3, [pc, #72]	; (80033a4 <HAL_InitTick+0x58>)
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	4619      	mov	r1, r3
 800335e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003362:	fbb3 f3f1 	udiv	r3, r3, r1
 8003366:	fbb2 f3f3 	udiv	r3, r2, r3
 800336a:	4618      	mov	r0, r3
 800336c:	f000 f967 	bl	800363e <HAL_SYSTICK_Config>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d001      	beq.n	800337a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e00e      	b.n	8003398 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2b0f      	cmp	r3, #15
 800337e:	d80a      	bhi.n	8003396 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003380:	2200      	movs	r2, #0
 8003382:	6879      	ldr	r1, [r7, #4]
 8003384:	f04f 30ff 	mov.w	r0, #4294967295
 8003388:	f000 f92f 	bl	80035ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800338c:	4a06      	ldr	r2, [pc, #24]	; (80033a8 <HAL_InitTick+0x5c>)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003392:	2300      	movs	r3, #0
 8003394:	e000      	b.n	8003398 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
}
 8003398:	4618      	mov	r0, r3
 800339a:	3708      	adds	r7, #8
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	20000070 	.word	0x20000070
 80033a4:	20000078 	.word	0x20000078
 80033a8:	20000074 	.word	0x20000074

080033ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033ac:	b480      	push	{r7}
 80033ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033b0:	4b06      	ldr	r3, [pc, #24]	; (80033cc <HAL_IncTick+0x20>)
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	461a      	mov	r2, r3
 80033b6:	4b06      	ldr	r3, [pc, #24]	; (80033d0 <HAL_IncTick+0x24>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4413      	add	r3, r2
 80033bc:	4a04      	ldr	r2, [pc, #16]	; (80033d0 <HAL_IncTick+0x24>)
 80033be:	6013      	str	r3, [r2, #0]
}
 80033c0:	bf00      	nop
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	20000078 	.word	0x20000078
 80033d0:	20000500 	.word	0x20000500

080033d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033d4:	b480      	push	{r7}
 80033d6:	af00      	add	r7, sp, #0
  return uwTick;
 80033d8:	4b03      	ldr	r3, [pc, #12]	; (80033e8 <HAL_GetTick+0x14>)
 80033da:	681b      	ldr	r3, [r3, #0]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	20000500 	.word	0x20000500

080033ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033f4:	f7ff ffee 	bl	80033d4 <HAL_GetTick>
 80033f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003404:	d005      	beq.n	8003412 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003406:	4b0a      	ldr	r3, [pc, #40]	; (8003430 <HAL_Delay+0x44>)
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	461a      	mov	r2, r3
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	4413      	add	r3, r2
 8003410:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003412:	bf00      	nop
 8003414:	f7ff ffde 	bl	80033d4 <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	68fa      	ldr	r2, [r7, #12]
 8003420:	429a      	cmp	r2, r3
 8003422:	d8f7      	bhi.n	8003414 <HAL_Delay+0x28>
  {
  }
}
 8003424:	bf00      	nop
 8003426:	bf00      	nop
 8003428:	3710      	adds	r7, #16
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	20000078 	.word	0x20000078

08003434 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003434:	b480      	push	{r7}
 8003436:	b085      	sub	sp, #20
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f003 0307 	and.w	r3, r3, #7
 8003442:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003444:	4b0b      	ldr	r3, [pc, #44]	; (8003474 <__NVIC_SetPriorityGrouping+0x40>)
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800344a:	68ba      	ldr	r2, [r7, #8]
 800344c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003450:	4013      	ands	r3, r2
 8003452:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800345c:	4b06      	ldr	r3, [pc, #24]	; (8003478 <__NVIC_SetPriorityGrouping+0x44>)
 800345e:	4313      	orrs	r3, r2
 8003460:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003462:	4a04      	ldr	r2, [pc, #16]	; (8003474 <__NVIC_SetPriorityGrouping+0x40>)
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	60d3      	str	r3, [r2, #12]
}
 8003468:	bf00      	nop
 800346a:	3714      	adds	r7, #20
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr
 8003474:	e000ed00 	.word	0xe000ed00
 8003478:	05fa0000 	.word	0x05fa0000

0800347c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800347c:	b480      	push	{r7}
 800347e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003480:	4b04      	ldr	r3, [pc, #16]	; (8003494 <__NVIC_GetPriorityGrouping+0x18>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	0a1b      	lsrs	r3, r3, #8
 8003486:	f003 0307 	and.w	r3, r3, #7
}
 800348a:	4618      	mov	r0, r3
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr
 8003494:	e000ed00 	.word	0xe000ed00

08003498 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	4603      	mov	r3, r0
 80034a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	db0b      	blt.n	80034c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034aa:	79fb      	ldrb	r3, [r7, #7]
 80034ac:	f003 021f 	and.w	r2, r3, #31
 80034b0:	4907      	ldr	r1, [pc, #28]	; (80034d0 <__NVIC_EnableIRQ+0x38>)
 80034b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034b6:	095b      	lsrs	r3, r3, #5
 80034b8:	2001      	movs	r0, #1
 80034ba:	fa00 f202 	lsl.w	r2, r0, r2
 80034be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034c2:	bf00      	nop
 80034c4:	370c      	adds	r7, #12
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr
 80034ce:	bf00      	nop
 80034d0:	e000e100 	.word	0xe000e100

080034d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4603      	mov	r3, r0
 80034dc:	6039      	str	r1, [r7, #0]
 80034de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	db0a      	blt.n	80034fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	b2da      	uxtb	r2, r3
 80034ec:	490c      	ldr	r1, [pc, #48]	; (8003520 <__NVIC_SetPriority+0x4c>)
 80034ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034f2:	0112      	lsls	r2, r2, #4
 80034f4:	b2d2      	uxtb	r2, r2
 80034f6:	440b      	add	r3, r1
 80034f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034fc:	e00a      	b.n	8003514 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	b2da      	uxtb	r2, r3
 8003502:	4908      	ldr	r1, [pc, #32]	; (8003524 <__NVIC_SetPriority+0x50>)
 8003504:	79fb      	ldrb	r3, [r7, #7]
 8003506:	f003 030f 	and.w	r3, r3, #15
 800350a:	3b04      	subs	r3, #4
 800350c:	0112      	lsls	r2, r2, #4
 800350e:	b2d2      	uxtb	r2, r2
 8003510:	440b      	add	r3, r1
 8003512:	761a      	strb	r2, [r3, #24]
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr
 8003520:	e000e100 	.word	0xe000e100
 8003524:	e000ed00 	.word	0xe000ed00

08003528 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003528:	b480      	push	{r7}
 800352a:	b089      	sub	sp, #36	; 0x24
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	f003 0307 	and.w	r3, r3, #7
 800353a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	f1c3 0307 	rsb	r3, r3, #7
 8003542:	2b04      	cmp	r3, #4
 8003544:	bf28      	it	cs
 8003546:	2304      	movcs	r3, #4
 8003548:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	3304      	adds	r3, #4
 800354e:	2b06      	cmp	r3, #6
 8003550:	d902      	bls.n	8003558 <NVIC_EncodePriority+0x30>
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	3b03      	subs	r3, #3
 8003556:	e000      	b.n	800355a <NVIC_EncodePriority+0x32>
 8003558:	2300      	movs	r3, #0
 800355a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800355c:	f04f 32ff 	mov.w	r2, #4294967295
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	fa02 f303 	lsl.w	r3, r2, r3
 8003566:	43da      	mvns	r2, r3
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	401a      	ands	r2, r3
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003570:	f04f 31ff 	mov.w	r1, #4294967295
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	fa01 f303 	lsl.w	r3, r1, r3
 800357a:	43d9      	mvns	r1, r3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003580:	4313      	orrs	r3, r2
         );
}
 8003582:	4618      	mov	r0, r3
 8003584:	3724      	adds	r7, #36	; 0x24
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
	...

08003590 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b082      	sub	sp, #8
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	3b01      	subs	r3, #1
 800359c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035a0:	d301      	bcc.n	80035a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035a2:	2301      	movs	r3, #1
 80035a4:	e00f      	b.n	80035c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035a6:	4a0a      	ldr	r2, [pc, #40]	; (80035d0 <SysTick_Config+0x40>)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	3b01      	subs	r3, #1
 80035ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035ae:	210f      	movs	r1, #15
 80035b0:	f04f 30ff 	mov.w	r0, #4294967295
 80035b4:	f7ff ff8e 	bl	80034d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035b8:	4b05      	ldr	r3, [pc, #20]	; (80035d0 <SysTick_Config+0x40>)
 80035ba:	2200      	movs	r2, #0
 80035bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035be:	4b04      	ldr	r3, [pc, #16]	; (80035d0 <SysTick_Config+0x40>)
 80035c0:	2207      	movs	r2, #7
 80035c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3708      	adds	r7, #8
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	e000e010 	.word	0xe000e010

080035d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f7ff ff29 	bl	8003434 <__NVIC_SetPriorityGrouping>
}
 80035e2:	bf00      	nop
 80035e4:	3708      	adds	r7, #8
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}

080035ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b086      	sub	sp, #24
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	4603      	mov	r3, r0
 80035f2:	60b9      	str	r1, [r7, #8]
 80035f4:	607a      	str	r2, [r7, #4]
 80035f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80035f8:	2300      	movs	r3, #0
 80035fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035fc:	f7ff ff3e 	bl	800347c <__NVIC_GetPriorityGrouping>
 8003600:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	68b9      	ldr	r1, [r7, #8]
 8003606:	6978      	ldr	r0, [r7, #20]
 8003608:	f7ff ff8e 	bl	8003528 <NVIC_EncodePriority>
 800360c:	4602      	mov	r2, r0
 800360e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003612:	4611      	mov	r1, r2
 8003614:	4618      	mov	r0, r3
 8003616:	f7ff ff5d 	bl	80034d4 <__NVIC_SetPriority>
}
 800361a:	bf00      	nop
 800361c:	3718      	adds	r7, #24
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}

08003622 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003622:	b580      	push	{r7, lr}
 8003624:	b082      	sub	sp, #8
 8003626:	af00      	add	r7, sp, #0
 8003628:	4603      	mov	r3, r0
 800362a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800362c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003630:	4618      	mov	r0, r3
 8003632:	f7ff ff31 	bl	8003498 <__NVIC_EnableIRQ>
}
 8003636:	bf00      	nop
 8003638:	3708      	adds	r7, #8
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}

0800363e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800363e:	b580      	push	{r7, lr}
 8003640:	b082      	sub	sp, #8
 8003642:	af00      	add	r7, sp, #0
 8003644:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f7ff ffa2 	bl	8003590 <SysTick_Config>
 800364c:	4603      	mov	r3, r0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3708      	adds	r7, #8
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
	...

08003658 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b086      	sub	sp, #24
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003660:	2300      	movs	r3, #0
 8003662:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003664:	f7ff feb6 	bl	80033d4 <HAL_GetTick>
 8003668:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d101      	bne.n	8003674 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e099      	b.n	80037a8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2202      	movs	r2, #2
 8003678:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f022 0201 	bic.w	r2, r2, #1
 8003692:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003694:	e00f      	b.n	80036b6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003696:	f7ff fe9d 	bl	80033d4 <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	2b05      	cmp	r3, #5
 80036a2:	d908      	bls.n	80036b6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2220      	movs	r2, #32
 80036a8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2203      	movs	r2, #3
 80036ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e078      	b.n	80037a8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0301 	and.w	r3, r3, #1
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d1e8      	bne.n	8003696 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80036cc:	697a      	ldr	r2, [r7, #20]
 80036ce:	4b38      	ldr	r3, [pc, #224]	; (80037b0 <HAL_DMA_Init+0x158>)
 80036d0:	4013      	ands	r3, r2
 80036d2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685a      	ldr	r2, [r3, #4]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	691b      	ldr	r3, [r3, #16]
 80036e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	699b      	ldr	r3, [r3, #24]
 80036f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6a1b      	ldr	r3, [r3, #32]
 8003700:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003702:	697a      	ldr	r2, [r7, #20]
 8003704:	4313      	orrs	r3, r2
 8003706:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370c:	2b04      	cmp	r3, #4
 800370e:	d107      	bne.n	8003720 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003718:	4313      	orrs	r3, r2
 800371a:	697a      	ldr	r2, [r7, #20]
 800371c:	4313      	orrs	r3, r2
 800371e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	697a      	ldr	r2, [r7, #20]
 8003726:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	695b      	ldr	r3, [r3, #20]
 800372e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	f023 0307 	bic.w	r3, r3, #7
 8003736:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373c:	697a      	ldr	r2, [r7, #20]
 800373e:	4313      	orrs	r3, r2
 8003740:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003746:	2b04      	cmp	r3, #4
 8003748:	d117      	bne.n	800377a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800374e:	697a      	ldr	r2, [r7, #20]
 8003750:	4313      	orrs	r3, r2
 8003752:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003758:	2b00      	cmp	r3, #0
 800375a:	d00e      	beq.n	800377a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	f000 fa7b 	bl	8003c58 <DMA_CheckFifoParam>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d008      	beq.n	800377a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2240      	movs	r2, #64	; 0x40
 800376c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2201      	movs	r2, #1
 8003772:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003776:	2301      	movs	r3, #1
 8003778:	e016      	b.n	80037a8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	697a      	ldr	r2, [r7, #20]
 8003780:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f000 fa32 	bl	8003bec <DMA_CalcBaseAndBitshift>
 8003788:	4603      	mov	r3, r0
 800378a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003790:	223f      	movs	r2, #63	; 0x3f
 8003792:	409a      	lsls	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2201      	movs	r2, #1
 80037a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3718      	adds	r7, #24
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	f010803f 	.word	0xf010803f

080037b4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037c0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80037c2:	f7ff fe07 	bl	80033d4 <HAL_GetTick>
 80037c6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d008      	beq.n	80037e6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2280      	movs	r2, #128	; 0x80
 80037d8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e052      	b.n	800388c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f022 0216 	bic.w	r2, r2, #22
 80037f4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	695a      	ldr	r2, [r3, #20]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003804:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380a:	2b00      	cmp	r3, #0
 800380c:	d103      	bne.n	8003816 <HAL_DMA_Abort+0x62>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003812:	2b00      	cmp	r3, #0
 8003814:	d007      	beq.n	8003826 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f022 0208 	bic.w	r2, r2, #8
 8003824:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f022 0201 	bic.w	r2, r2, #1
 8003834:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003836:	e013      	b.n	8003860 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003838:	f7ff fdcc 	bl	80033d4 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	2b05      	cmp	r3, #5
 8003844:	d90c      	bls.n	8003860 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2220      	movs	r2, #32
 800384a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2203      	movs	r2, #3
 8003850:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e015      	b.n	800388c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0301 	and.w	r3, r3, #1
 800386a:	2b00      	cmp	r3, #0
 800386c:	d1e4      	bne.n	8003838 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003872:	223f      	movs	r2, #63	; 0x3f
 8003874:	409a      	lsls	r2, r3
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2201      	movs	r2, #1
 800387e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800388a:	2300      	movs	r3, #0
}
 800388c:	4618      	mov	r0, r3
 800388e:	3710      	adds	r7, #16
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}

08003894 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d004      	beq.n	80038b2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2280      	movs	r2, #128	; 0x80
 80038ac:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e00c      	b.n	80038cc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2205      	movs	r2, #5
 80038b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 0201 	bic.w	r2, r2, #1
 80038c8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr

080038d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b086      	sub	sp, #24
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80038e0:	2300      	movs	r3, #0
 80038e2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80038e4:	4b8e      	ldr	r3, [pc, #568]	; (8003b20 <HAL_DMA_IRQHandler+0x248>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a8e      	ldr	r2, [pc, #568]	; (8003b24 <HAL_DMA_IRQHandler+0x24c>)
 80038ea:	fba2 2303 	umull	r2, r3, r2, r3
 80038ee:	0a9b      	lsrs	r3, r3, #10
 80038f0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038f6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003902:	2208      	movs	r2, #8
 8003904:	409a      	lsls	r2, r3
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	4013      	ands	r3, r2
 800390a:	2b00      	cmp	r3, #0
 800390c:	d01a      	beq.n	8003944 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 0304 	and.w	r3, r3, #4
 8003918:	2b00      	cmp	r3, #0
 800391a:	d013      	beq.n	8003944 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f022 0204 	bic.w	r2, r2, #4
 800392a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003930:	2208      	movs	r2, #8
 8003932:	409a      	lsls	r2, r3
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800393c:	f043 0201 	orr.w	r2, r3, #1
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003948:	2201      	movs	r2, #1
 800394a:	409a      	lsls	r2, r3
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	4013      	ands	r3, r2
 8003950:	2b00      	cmp	r3, #0
 8003952:	d012      	beq.n	800397a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	695b      	ldr	r3, [r3, #20]
 800395a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00b      	beq.n	800397a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003966:	2201      	movs	r2, #1
 8003968:	409a      	lsls	r2, r3
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003972:	f043 0202 	orr.w	r2, r3, #2
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800397e:	2204      	movs	r2, #4
 8003980:	409a      	lsls	r2, r3
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	4013      	ands	r3, r2
 8003986:	2b00      	cmp	r3, #0
 8003988:	d012      	beq.n	80039b0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0302 	and.w	r3, r3, #2
 8003994:	2b00      	cmp	r3, #0
 8003996:	d00b      	beq.n	80039b0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800399c:	2204      	movs	r2, #4
 800399e:	409a      	lsls	r2, r3
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039a8:	f043 0204 	orr.w	r2, r3, #4
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039b4:	2210      	movs	r2, #16
 80039b6:	409a      	lsls	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	4013      	ands	r3, r2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d043      	beq.n	8003a48 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0308 	and.w	r3, r3, #8
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d03c      	beq.n	8003a48 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039d2:	2210      	movs	r2, #16
 80039d4:	409a      	lsls	r2, r3
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d018      	beq.n	8003a1a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d108      	bne.n	8003a08 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d024      	beq.n	8003a48 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	4798      	blx	r3
 8003a06:	e01f      	b.n	8003a48 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d01b      	beq.n	8003a48 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	4798      	blx	r3
 8003a18:	e016      	b.n	8003a48 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d107      	bne.n	8003a38 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f022 0208 	bic.w	r2, r2, #8
 8003a36:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d003      	beq.n	8003a48 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a4c:	2220      	movs	r2, #32
 8003a4e:	409a      	lsls	r2, r3
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	4013      	ands	r3, r2
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	f000 808f 	beq.w	8003b78 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 0310 	and.w	r3, r3, #16
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	f000 8087 	beq.w	8003b78 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a6e:	2220      	movs	r2, #32
 8003a70:	409a      	lsls	r2, r3
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	2b05      	cmp	r3, #5
 8003a80:	d136      	bne.n	8003af0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f022 0216 	bic.w	r2, r2, #22
 8003a90:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	695a      	ldr	r2, [r3, #20]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003aa0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d103      	bne.n	8003ab2 <HAL_DMA_IRQHandler+0x1da>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d007      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f022 0208 	bic.w	r2, r2, #8
 8003ac0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ac6:	223f      	movs	r2, #63	; 0x3f
 8003ac8:	409a      	lsls	r2, r3
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d07e      	beq.n	8003be4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	4798      	blx	r3
        }
        return;
 8003aee:	e079      	b.n	8003be4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d01d      	beq.n	8003b3a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d10d      	bne.n	8003b28 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d031      	beq.n	8003b78 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	4798      	blx	r3
 8003b1c:	e02c      	b.n	8003b78 <HAL_DMA_IRQHandler+0x2a0>
 8003b1e:	bf00      	nop
 8003b20:	20000070 	.word	0x20000070
 8003b24:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d023      	beq.n	8003b78 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	4798      	blx	r3
 8003b38:	e01e      	b.n	8003b78 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d10f      	bne.n	8003b68 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f022 0210 	bic.w	r2, r2, #16
 8003b56:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d003      	beq.n	8003b78 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d032      	beq.n	8003be6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b84:	f003 0301 	and.w	r3, r3, #1
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d022      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2205      	movs	r2, #5
 8003b90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f022 0201 	bic.w	r2, r2, #1
 8003ba2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	60bb      	str	r3, [r7, #8]
 8003baa:	697a      	ldr	r2, [r7, #20]
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d307      	bcc.n	8003bc0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0301 	and.w	r3, r3, #1
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d1f2      	bne.n	8003ba4 <HAL_DMA_IRQHandler+0x2cc>
 8003bbe:	e000      	b.n	8003bc2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003bc0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d005      	beq.n	8003be6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	4798      	blx	r3
 8003be2:	e000      	b.n	8003be6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003be4:	bf00      	nop
    }
  }
}
 8003be6:	3718      	adds	r7, #24
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b085      	sub	sp, #20
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	3b10      	subs	r3, #16
 8003bfc:	4a13      	ldr	r2, [pc, #76]	; (8003c4c <DMA_CalcBaseAndBitshift+0x60>)
 8003bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003c02:	091b      	lsrs	r3, r3, #4
 8003c04:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003c06:	4a12      	ldr	r2, [pc, #72]	; (8003c50 <DMA_CalcBaseAndBitshift+0x64>)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	4413      	add	r3, r2
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	461a      	mov	r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2b03      	cmp	r3, #3
 8003c18:	d908      	bls.n	8003c2c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	461a      	mov	r2, r3
 8003c20:	4b0c      	ldr	r3, [pc, #48]	; (8003c54 <DMA_CalcBaseAndBitshift+0x68>)
 8003c22:	4013      	ands	r3, r2
 8003c24:	1d1a      	adds	r2, r3, #4
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	659a      	str	r2, [r3, #88]	; 0x58
 8003c2a:	e006      	b.n	8003c3a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	461a      	mov	r2, r3
 8003c32:	4b08      	ldr	r3, [pc, #32]	; (8003c54 <DMA_CalcBaseAndBitshift+0x68>)
 8003c34:	4013      	ands	r3, r2
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3714      	adds	r7, #20
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr
 8003c4a:	bf00      	nop
 8003c4c:	aaaaaaab 	.word	0xaaaaaaab
 8003c50:	0800d81c 	.word	0x0800d81c
 8003c54:	fffffc00 	.word	0xfffffc00

08003c58 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c60:	2300      	movs	r3, #0
 8003c62:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c68:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	699b      	ldr	r3, [r3, #24]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d11f      	bne.n	8003cb2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	2b03      	cmp	r3, #3
 8003c76:	d856      	bhi.n	8003d26 <DMA_CheckFifoParam+0xce>
 8003c78:	a201      	add	r2, pc, #4	; (adr r2, 8003c80 <DMA_CheckFifoParam+0x28>)
 8003c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c7e:	bf00      	nop
 8003c80:	08003c91 	.word	0x08003c91
 8003c84:	08003ca3 	.word	0x08003ca3
 8003c88:	08003c91 	.word	0x08003c91
 8003c8c:	08003d27 	.word	0x08003d27
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c94:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d046      	beq.n	8003d2a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ca0:	e043      	b.n	8003d2a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003caa:	d140      	bne.n	8003d2e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cb0:	e03d      	b.n	8003d2e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	699b      	ldr	r3, [r3, #24]
 8003cb6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cba:	d121      	bne.n	8003d00 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	2b03      	cmp	r3, #3
 8003cc0:	d837      	bhi.n	8003d32 <DMA_CheckFifoParam+0xda>
 8003cc2:	a201      	add	r2, pc, #4	; (adr r2, 8003cc8 <DMA_CheckFifoParam+0x70>)
 8003cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cc8:	08003cd9 	.word	0x08003cd9
 8003ccc:	08003cdf 	.word	0x08003cdf
 8003cd0:	08003cd9 	.word	0x08003cd9
 8003cd4:	08003cf1 	.word	0x08003cf1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	73fb      	strb	r3, [r7, #15]
      break;
 8003cdc:	e030      	b.n	8003d40 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ce2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d025      	beq.n	8003d36 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cee:	e022      	b.n	8003d36 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003cf8:	d11f      	bne.n	8003d3a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003cfe:	e01c      	b.n	8003d3a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d903      	bls.n	8003d0e <DMA_CheckFifoParam+0xb6>
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	2b03      	cmp	r3, #3
 8003d0a:	d003      	beq.n	8003d14 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003d0c:	e018      	b.n	8003d40 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	73fb      	strb	r3, [r7, #15]
      break;
 8003d12:	e015      	b.n	8003d40 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d00e      	beq.n	8003d3e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	73fb      	strb	r3, [r7, #15]
      break;
 8003d24:	e00b      	b.n	8003d3e <DMA_CheckFifoParam+0xe6>
      break;
 8003d26:	bf00      	nop
 8003d28:	e00a      	b.n	8003d40 <DMA_CheckFifoParam+0xe8>
      break;
 8003d2a:	bf00      	nop
 8003d2c:	e008      	b.n	8003d40 <DMA_CheckFifoParam+0xe8>
      break;
 8003d2e:	bf00      	nop
 8003d30:	e006      	b.n	8003d40 <DMA_CheckFifoParam+0xe8>
      break;
 8003d32:	bf00      	nop
 8003d34:	e004      	b.n	8003d40 <DMA_CheckFifoParam+0xe8>
      break;
 8003d36:	bf00      	nop
 8003d38:	e002      	b.n	8003d40 <DMA_CheckFifoParam+0xe8>
      break;   
 8003d3a:	bf00      	nop
 8003d3c:	e000      	b.n	8003d40 <DMA_CheckFifoParam+0xe8>
      break;
 8003d3e:	bf00      	nop
    }
  } 
  
  return status; 
 8003d40:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3714      	adds	r7, #20
 8003d46:	46bd      	mov	sp, r7
 8003d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4c:	4770      	bx	lr
 8003d4e:	bf00      	nop

08003d50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b089      	sub	sp, #36	; 0x24
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003d62:	2300      	movs	r3, #0
 8003d64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003d66:	2300      	movs	r3, #0
 8003d68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	61fb      	str	r3, [r7, #28]
 8003d6e:	e175      	b.n	800405c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003d70:	2201      	movs	r2, #1
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	fa02 f303 	lsl.w	r3, r2, r3
 8003d78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	697a      	ldr	r2, [r7, #20]
 8003d80:	4013      	ands	r3, r2
 8003d82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d84:	693a      	ldr	r2, [r7, #16]
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	f040 8164 	bne.w	8004056 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f003 0303 	and.w	r3, r3, #3
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d005      	beq.n	8003da6 <HAL_GPIO_Init+0x56>
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f003 0303 	and.w	r3, r3, #3
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d130      	bne.n	8003e08 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	005b      	lsls	r3, r3, #1
 8003db0:	2203      	movs	r2, #3
 8003db2:	fa02 f303 	lsl.w	r3, r2, r3
 8003db6:	43db      	mvns	r3, r3
 8003db8:	69ba      	ldr	r2, [r7, #24]
 8003dba:	4013      	ands	r3, r2
 8003dbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	68da      	ldr	r2, [r3, #12]
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	005b      	lsls	r3, r3, #1
 8003dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dca:	69ba      	ldr	r2, [r7, #24]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	69ba      	ldr	r2, [r7, #24]
 8003dd4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ddc:	2201      	movs	r2, #1
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	fa02 f303 	lsl.w	r3, r2, r3
 8003de4:	43db      	mvns	r3, r3
 8003de6:	69ba      	ldr	r2, [r7, #24]
 8003de8:	4013      	ands	r3, r2
 8003dea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	091b      	lsrs	r3, r3, #4
 8003df2:	f003 0201 	and.w	r2, r3, #1
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfc:	69ba      	ldr	r2, [r7, #24]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	69ba      	ldr	r2, [r7, #24]
 8003e06:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	f003 0303 	and.w	r3, r3, #3
 8003e10:	2b03      	cmp	r3, #3
 8003e12:	d017      	beq.n	8003e44 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	005b      	lsls	r3, r3, #1
 8003e1e:	2203      	movs	r2, #3
 8003e20:	fa02 f303 	lsl.w	r3, r2, r3
 8003e24:	43db      	mvns	r3, r3
 8003e26:	69ba      	ldr	r2, [r7, #24]
 8003e28:	4013      	ands	r3, r2
 8003e2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	689a      	ldr	r2, [r3, #8]
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	005b      	lsls	r3, r3, #1
 8003e34:	fa02 f303 	lsl.w	r3, r2, r3
 8003e38:	69ba      	ldr	r2, [r7, #24]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	69ba      	ldr	r2, [r7, #24]
 8003e42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f003 0303 	and.w	r3, r3, #3
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d123      	bne.n	8003e98 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	08da      	lsrs	r2, r3, #3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	3208      	adds	r2, #8
 8003e58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	f003 0307 	and.w	r3, r3, #7
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	220f      	movs	r2, #15
 8003e68:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6c:	43db      	mvns	r3, r3
 8003e6e:	69ba      	ldr	r2, [r7, #24]
 8003e70:	4013      	ands	r3, r2
 8003e72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	691a      	ldr	r2, [r3, #16]
 8003e78:	69fb      	ldr	r3, [r7, #28]
 8003e7a:	f003 0307 	and.w	r3, r3, #7
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	fa02 f303 	lsl.w	r3, r2, r3
 8003e84:	69ba      	ldr	r2, [r7, #24]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	08da      	lsrs	r2, r3, #3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	3208      	adds	r2, #8
 8003e92:	69b9      	ldr	r1, [r7, #24]
 8003e94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	005b      	lsls	r3, r3, #1
 8003ea2:	2203      	movs	r2, #3
 8003ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea8:	43db      	mvns	r3, r3
 8003eaa:	69ba      	ldr	r2, [r7, #24]
 8003eac:	4013      	ands	r3, r2
 8003eae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f003 0203 	and.w	r2, r3, #3
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	005b      	lsls	r3, r3, #1
 8003ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	69ba      	ldr	r2, [r7, #24]
 8003eca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	f000 80be 	beq.w	8004056 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003eda:	4b66      	ldr	r3, [pc, #408]	; (8004074 <HAL_GPIO_Init+0x324>)
 8003edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ede:	4a65      	ldr	r2, [pc, #404]	; (8004074 <HAL_GPIO_Init+0x324>)
 8003ee0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ee4:	6453      	str	r3, [r2, #68]	; 0x44
 8003ee6:	4b63      	ldr	r3, [pc, #396]	; (8004074 <HAL_GPIO_Init+0x324>)
 8003ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003eee:	60fb      	str	r3, [r7, #12]
 8003ef0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003ef2:	4a61      	ldr	r2, [pc, #388]	; (8004078 <HAL_GPIO_Init+0x328>)
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	089b      	lsrs	r3, r3, #2
 8003ef8:	3302      	adds	r3, #2
 8003efa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003efe:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	f003 0303 	and.w	r3, r3, #3
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	220f      	movs	r2, #15
 8003f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0e:	43db      	mvns	r3, r3
 8003f10:	69ba      	ldr	r2, [r7, #24]
 8003f12:	4013      	ands	r3, r2
 8003f14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a58      	ldr	r2, [pc, #352]	; (800407c <HAL_GPIO_Init+0x32c>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d037      	beq.n	8003f8e <HAL_GPIO_Init+0x23e>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a57      	ldr	r2, [pc, #348]	; (8004080 <HAL_GPIO_Init+0x330>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d031      	beq.n	8003f8a <HAL_GPIO_Init+0x23a>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4a56      	ldr	r2, [pc, #344]	; (8004084 <HAL_GPIO_Init+0x334>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d02b      	beq.n	8003f86 <HAL_GPIO_Init+0x236>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a55      	ldr	r2, [pc, #340]	; (8004088 <HAL_GPIO_Init+0x338>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d025      	beq.n	8003f82 <HAL_GPIO_Init+0x232>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a54      	ldr	r2, [pc, #336]	; (800408c <HAL_GPIO_Init+0x33c>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d01f      	beq.n	8003f7e <HAL_GPIO_Init+0x22e>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a53      	ldr	r2, [pc, #332]	; (8004090 <HAL_GPIO_Init+0x340>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d019      	beq.n	8003f7a <HAL_GPIO_Init+0x22a>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a52      	ldr	r2, [pc, #328]	; (8004094 <HAL_GPIO_Init+0x344>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d013      	beq.n	8003f76 <HAL_GPIO_Init+0x226>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a51      	ldr	r2, [pc, #324]	; (8004098 <HAL_GPIO_Init+0x348>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d00d      	beq.n	8003f72 <HAL_GPIO_Init+0x222>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a50      	ldr	r2, [pc, #320]	; (800409c <HAL_GPIO_Init+0x34c>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d007      	beq.n	8003f6e <HAL_GPIO_Init+0x21e>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4a4f      	ldr	r2, [pc, #316]	; (80040a0 <HAL_GPIO_Init+0x350>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d101      	bne.n	8003f6a <HAL_GPIO_Init+0x21a>
 8003f66:	2309      	movs	r3, #9
 8003f68:	e012      	b.n	8003f90 <HAL_GPIO_Init+0x240>
 8003f6a:	230a      	movs	r3, #10
 8003f6c:	e010      	b.n	8003f90 <HAL_GPIO_Init+0x240>
 8003f6e:	2308      	movs	r3, #8
 8003f70:	e00e      	b.n	8003f90 <HAL_GPIO_Init+0x240>
 8003f72:	2307      	movs	r3, #7
 8003f74:	e00c      	b.n	8003f90 <HAL_GPIO_Init+0x240>
 8003f76:	2306      	movs	r3, #6
 8003f78:	e00a      	b.n	8003f90 <HAL_GPIO_Init+0x240>
 8003f7a:	2305      	movs	r3, #5
 8003f7c:	e008      	b.n	8003f90 <HAL_GPIO_Init+0x240>
 8003f7e:	2304      	movs	r3, #4
 8003f80:	e006      	b.n	8003f90 <HAL_GPIO_Init+0x240>
 8003f82:	2303      	movs	r3, #3
 8003f84:	e004      	b.n	8003f90 <HAL_GPIO_Init+0x240>
 8003f86:	2302      	movs	r3, #2
 8003f88:	e002      	b.n	8003f90 <HAL_GPIO_Init+0x240>
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e000      	b.n	8003f90 <HAL_GPIO_Init+0x240>
 8003f8e:	2300      	movs	r3, #0
 8003f90:	69fa      	ldr	r2, [r7, #28]
 8003f92:	f002 0203 	and.w	r2, r2, #3
 8003f96:	0092      	lsls	r2, r2, #2
 8003f98:	4093      	lsls	r3, r2
 8003f9a:	69ba      	ldr	r2, [r7, #24]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003fa0:	4935      	ldr	r1, [pc, #212]	; (8004078 <HAL_GPIO_Init+0x328>)
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	089b      	lsrs	r3, r3, #2
 8003fa6:	3302      	adds	r3, #2
 8003fa8:	69ba      	ldr	r2, [r7, #24]
 8003faa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003fae:	4b3d      	ldr	r3, [pc, #244]	; (80040a4 <HAL_GPIO_Init+0x354>)
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	43db      	mvns	r3, r3
 8003fb8:	69ba      	ldr	r2, [r7, #24]
 8003fba:	4013      	ands	r3, r2
 8003fbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d003      	beq.n	8003fd2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003fca:	69ba      	ldr	r2, [r7, #24]
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003fd2:	4a34      	ldr	r2, [pc, #208]	; (80040a4 <HAL_GPIO_Init+0x354>)
 8003fd4:	69bb      	ldr	r3, [r7, #24]
 8003fd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003fd8:	4b32      	ldr	r3, [pc, #200]	; (80040a4 <HAL_GPIO_Init+0x354>)
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	43db      	mvns	r3, r3
 8003fe2:	69ba      	ldr	r2, [r7, #24]
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d003      	beq.n	8003ffc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003ff4:	69ba      	ldr	r2, [r7, #24]
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ffc:	4a29      	ldr	r2, [pc, #164]	; (80040a4 <HAL_GPIO_Init+0x354>)
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004002:	4b28      	ldr	r3, [pc, #160]	; (80040a4 <HAL_GPIO_Init+0x354>)
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	43db      	mvns	r3, r3
 800400c:	69ba      	ldr	r2, [r7, #24]
 800400e:	4013      	ands	r3, r2
 8004010:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800401a:	2b00      	cmp	r3, #0
 800401c:	d003      	beq.n	8004026 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800401e:	69ba      	ldr	r2, [r7, #24]
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	4313      	orrs	r3, r2
 8004024:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004026:	4a1f      	ldr	r2, [pc, #124]	; (80040a4 <HAL_GPIO_Init+0x354>)
 8004028:	69bb      	ldr	r3, [r7, #24]
 800402a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800402c:	4b1d      	ldr	r3, [pc, #116]	; (80040a4 <HAL_GPIO_Init+0x354>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	43db      	mvns	r3, r3
 8004036:	69ba      	ldr	r2, [r7, #24]
 8004038:	4013      	ands	r3, r2
 800403a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004044:	2b00      	cmp	r3, #0
 8004046:	d003      	beq.n	8004050 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004048:	69ba      	ldr	r2, [r7, #24]
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	4313      	orrs	r3, r2
 800404e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004050:	4a14      	ldr	r2, [pc, #80]	; (80040a4 <HAL_GPIO_Init+0x354>)
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	3301      	adds	r3, #1
 800405a:	61fb      	str	r3, [r7, #28]
 800405c:	69fb      	ldr	r3, [r7, #28]
 800405e:	2b0f      	cmp	r3, #15
 8004060:	f67f ae86 	bls.w	8003d70 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004064:	bf00      	nop
 8004066:	bf00      	nop
 8004068:	3724      	adds	r7, #36	; 0x24
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop
 8004074:	40023800 	.word	0x40023800
 8004078:	40013800 	.word	0x40013800
 800407c:	40020000 	.word	0x40020000
 8004080:	40020400 	.word	0x40020400
 8004084:	40020800 	.word	0x40020800
 8004088:	40020c00 	.word	0x40020c00
 800408c:	40021000 	.word	0x40021000
 8004090:	40021400 	.word	0x40021400
 8004094:	40021800 	.word	0x40021800
 8004098:	40021c00 	.word	0x40021c00
 800409c:	40022000 	.word	0x40022000
 80040a0:	40022400 	.word	0x40022400
 80040a4:	40013c00 	.word	0x40013c00

080040a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
 80040b0:	460b      	mov	r3, r1
 80040b2:	807b      	strh	r3, [r7, #2]
 80040b4:	4613      	mov	r3, r2
 80040b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80040b8:	787b      	ldrb	r3, [r7, #1]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d003      	beq.n	80040c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80040be:	887a      	ldrh	r2, [r7, #2]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80040c4:	e003      	b.n	80040ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80040c6:	887b      	ldrh	r3, [r7, #2]
 80040c8:	041a      	lsls	r2, r3, #16
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	619a      	str	r2, [r3, #24]
}
 80040ce:	bf00      	nop
 80040d0:	370c      	adds	r7, #12
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr
	...

080040dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	4603      	mov	r3, r0
 80040e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80040e6:	4b08      	ldr	r3, [pc, #32]	; (8004108 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80040e8:	695a      	ldr	r2, [r3, #20]
 80040ea:	88fb      	ldrh	r3, [r7, #6]
 80040ec:	4013      	ands	r3, r2
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d006      	beq.n	8004100 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80040f2:	4a05      	ldr	r2, [pc, #20]	; (8004108 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80040f4:	88fb      	ldrh	r3, [r7, #6]
 80040f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80040f8:	88fb      	ldrh	r3, [r7, #6]
 80040fa:	4618      	mov	r0, r3
 80040fc:	f7fe fb92 	bl	8002824 <HAL_GPIO_EXTI_Callback>
  }
}
 8004100:	bf00      	nop
 8004102:	3708      	adds	r7, #8
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	40013c00 	.word	0x40013c00

0800410c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d101      	bne.n	800411e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e07f      	b.n	800421e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004124:	b2db      	uxtb	r3, r3
 8004126:	2b00      	cmp	r3, #0
 8004128:	d106      	bne.n	8004138 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f7fe faec 	bl	8002710 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2224      	movs	r2, #36	; 0x24
 800413c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f022 0201 	bic.w	r2, r2, #1
 800414e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	685a      	ldr	r2, [r3, #4]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800415c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	689a      	ldr	r2, [r3, #8]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800416c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	2b01      	cmp	r3, #1
 8004174:	d107      	bne.n	8004186 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	689a      	ldr	r2, [r3, #8]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004182:	609a      	str	r2, [r3, #8]
 8004184:	e006      	b.n	8004194 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	689a      	ldr	r2, [r3, #8]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004192:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	2b02      	cmp	r3, #2
 800419a:	d104      	bne.n	80041a6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80041a4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	6859      	ldr	r1, [r3, #4]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	4b1d      	ldr	r3, [pc, #116]	; (8004228 <HAL_I2C_Init+0x11c>)
 80041b2:	430b      	orrs	r3, r1
 80041b4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	68da      	ldr	r2, [r3, #12]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80041c4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	691a      	ldr	r2, [r3, #16]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	695b      	ldr	r3, [r3, #20]
 80041ce:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	430a      	orrs	r2, r1
 80041de:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	69d9      	ldr	r1, [r3, #28]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6a1a      	ldr	r2, [r3, #32]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	430a      	orrs	r2, r1
 80041ee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f042 0201 	orr.w	r2, r2, #1
 80041fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2220      	movs	r2, #32
 800420a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	3708      	adds	r7, #8
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	02008000 	.word	0x02008000

0800422c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800423c:	b2db      	uxtb	r3, r3
 800423e:	2b20      	cmp	r3, #32
 8004240:	d138      	bne.n	80042b4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004248:	2b01      	cmp	r3, #1
 800424a:	d101      	bne.n	8004250 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800424c:	2302      	movs	r3, #2
 800424e:	e032      	b.n	80042b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2224      	movs	r2, #36	; 0x24
 800425c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f022 0201 	bic.w	r2, r2, #1
 800426e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800427e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	6819      	ldr	r1, [r3, #0]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	683a      	ldr	r2, [r7, #0]
 800428c:	430a      	orrs	r2, r1
 800428e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f042 0201 	orr.w	r2, r2, #1
 800429e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2220      	movs	r2, #32
 80042a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2200      	movs	r2, #0
 80042ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80042b0:	2300      	movs	r3, #0
 80042b2:	e000      	b.n	80042b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80042b4:	2302      	movs	r3, #2
  }
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	370c      	adds	r7, #12
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr

080042c2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80042c2:	b480      	push	{r7}
 80042c4:	b085      	sub	sp, #20
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
 80042ca:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042d2:	b2db      	uxtb	r3, r3
 80042d4:	2b20      	cmp	r3, #32
 80042d6:	d139      	bne.n	800434c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d101      	bne.n	80042e6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80042e2:	2302      	movs	r3, #2
 80042e4:	e033      	b.n	800434e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2201      	movs	r2, #1
 80042ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2224      	movs	r2, #36	; 0x24
 80042f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f022 0201 	bic.w	r2, r2, #1
 8004304:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004314:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	021b      	lsls	r3, r3, #8
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	4313      	orrs	r3, r2
 800431e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	68fa      	ldr	r2, [r7, #12]
 8004326:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f042 0201 	orr.w	r2, r2, #1
 8004336:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2220      	movs	r2, #32
 800433c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004348:	2300      	movs	r3, #0
 800434a:	e000      	b.n	800434e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800434c:	2302      	movs	r3, #2
  }
}
 800434e:	4618      	mov	r0, r3
 8004350:	3714      	adds	r7, #20
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
	...

0800435c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800435c:	b480      	push	{r7}
 800435e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004360:	4b05      	ldr	r3, [pc, #20]	; (8004378 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a04      	ldr	r2, [pc, #16]	; (8004378 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004366:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800436a:	6013      	str	r3, [r2, #0]
}
 800436c:	bf00      	nop
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	40007000 	.word	0x40007000

0800437c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004382:	2300      	movs	r3, #0
 8004384:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004386:	4b23      	ldr	r3, [pc, #140]	; (8004414 <HAL_PWREx_EnableOverDrive+0x98>)
 8004388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438a:	4a22      	ldr	r2, [pc, #136]	; (8004414 <HAL_PWREx_EnableOverDrive+0x98>)
 800438c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004390:	6413      	str	r3, [r2, #64]	; 0x40
 8004392:	4b20      	ldr	r3, [pc, #128]	; (8004414 <HAL_PWREx_EnableOverDrive+0x98>)
 8004394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004396:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800439a:	603b      	str	r3, [r7, #0]
 800439c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800439e:	4b1e      	ldr	r3, [pc, #120]	; (8004418 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a1d      	ldr	r2, [pc, #116]	; (8004418 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043a8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80043aa:	f7ff f813 	bl	80033d4 <HAL_GetTick>
 80043ae:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80043b0:	e009      	b.n	80043c6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80043b2:	f7ff f80f 	bl	80033d4 <HAL_GetTick>
 80043b6:	4602      	mov	r2, r0
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80043c0:	d901      	bls.n	80043c6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	e022      	b.n	800440c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80043c6:	4b14      	ldr	r3, [pc, #80]	; (8004418 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043d2:	d1ee      	bne.n	80043b2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80043d4:	4b10      	ldr	r3, [pc, #64]	; (8004418 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a0f      	ldr	r2, [pc, #60]	; (8004418 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043de:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80043e0:	f7fe fff8 	bl	80033d4 <HAL_GetTick>
 80043e4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80043e6:	e009      	b.n	80043fc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80043e8:	f7fe fff4 	bl	80033d4 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80043f6:	d901      	bls.n	80043fc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80043f8:	2303      	movs	r3, #3
 80043fa:	e007      	b.n	800440c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80043fc:	4b06      	ldr	r3, [pc, #24]	; (8004418 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004404:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004408:	d1ee      	bne.n	80043e8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800440a:	2300      	movs	r3, #0
}
 800440c:	4618      	mov	r0, r3
 800440e:	3708      	adds	r7, #8
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	40023800 	.word	0x40023800
 8004418:	40007000 	.word	0x40007000

0800441c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b086      	sub	sp, #24
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004424:	2300      	movs	r3, #0
 8004426:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d101      	bne.n	8004432 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e291      	b.n	8004956 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0301 	and.w	r3, r3, #1
 800443a:	2b00      	cmp	r3, #0
 800443c:	f000 8087 	beq.w	800454e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004440:	4b96      	ldr	r3, [pc, #600]	; (800469c <HAL_RCC_OscConfig+0x280>)
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f003 030c 	and.w	r3, r3, #12
 8004448:	2b04      	cmp	r3, #4
 800444a:	d00c      	beq.n	8004466 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800444c:	4b93      	ldr	r3, [pc, #588]	; (800469c <HAL_RCC_OscConfig+0x280>)
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	f003 030c 	and.w	r3, r3, #12
 8004454:	2b08      	cmp	r3, #8
 8004456:	d112      	bne.n	800447e <HAL_RCC_OscConfig+0x62>
 8004458:	4b90      	ldr	r3, [pc, #576]	; (800469c <HAL_RCC_OscConfig+0x280>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004460:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004464:	d10b      	bne.n	800447e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004466:	4b8d      	ldr	r3, [pc, #564]	; (800469c <HAL_RCC_OscConfig+0x280>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d06c      	beq.n	800454c <HAL_RCC_OscConfig+0x130>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d168      	bne.n	800454c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e26b      	b.n	8004956 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004486:	d106      	bne.n	8004496 <HAL_RCC_OscConfig+0x7a>
 8004488:	4b84      	ldr	r3, [pc, #528]	; (800469c <HAL_RCC_OscConfig+0x280>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a83      	ldr	r2, [pc, #524]	; (800469c <HAL_RCC_OscConfig+0x280>)
 800448e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004492:	6013      	str	r3, [r2, #0]
 8004494:	e02e      	b.n	80044f4 <HAL_RCC_OscConfig+0xd8>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d10c      	bne.n	80044b8 <HAL_RCC_OscConfig+0x9c>
 800449e:	4b7f      	ldr	r3, [pc, #508]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a7e      	ldr	r2, [pc, #504]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80044a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044a8:	6013      	str	r3, [r2, #0]
 80044aa:	4b7c      	ldr	r3, [pc, #496]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a7b      	ldr	r2, [pc, #492]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80044b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044b4:	6013      	str	r3, [r2, #0]
 80044b6:	e01d      	b.n	80044f4 <HAL_RCC_OscConfig+0xd8>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80044c0:	d10c      	bne.n	80044dc <HAL_RCC_OscConfig+0xc0>
 80044c2:	4b76      	ldr	r3, [pc, #472]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a75      	ldr	r2, [pc, #468]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80044c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80044cc:	6013      	str	r3, [r2, #0]
 80044ce:	4b73      	ldr	r3, [pc, #460]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a72      	ldr	r2, [pc, #456]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80044d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044d8:	6013      	str	r3, [r2, #0]
 80044da:	e00b      	b.n	80044f4 <HAL_RCC_OscConfig+0xd8>
 80044dc:	4b6f      	ldr	r3, [pc, #444]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a6e      	ldr	r2, [pc, #440]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80044e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044e6:	6013      	str	r3, [r2, #0]
 80044e8:	4b6c      	ldr	r3, [pc, #432]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a6b      	ldr	r2, [pc, #428]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80044ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d013      	beq.n	8004524 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044fc:	f7fe ff6a 	bl	80033d4 <HAL_GetTick>
 8004500:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004502:	e008      	b.n	8004516 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004504:	f7fe ff66 	bl	80033d4 <HAL_GetTick>
 8004508:	4602      	mov	r2, r0
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	2b64      	cmp	r3, #100	; 0x64
 8004510:	d901      	bls.n	8004516 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e21f      	b.n	8004956 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004516:	4b61      	ldr	r3, [pc, #388]	; (800469c <HAL_RCC_OscConfig+0x280>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800451e:	2b00      	cmp	r3, #0
 8004520:	d0f0      	beq.n	8004504 <HAL_RCC_OscConfig+0xe8>
 8004522:	e014      	b.n	800454e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004524:	f7fe ff56 	bl	80033d4 <HAL_GetTick>
 8004528:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800452a:	e008      	b.n	800453e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800452c:	f7fe ff52 	bl	80033d4 <HAL_GetTick>
 8004530:	4602      	mov	r2, r0
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	2b64      	cmp	r3, #100	; 0x64
 8004538:	d901      	bls.n	800453e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e20b      	b.n	8004956 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800453e:	4b57      	ldr	r3, [pc, #348]	; (800469c <HAL_RCC_OscConfig+0x280>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004546:	2b00      	cmp	r3, #0
 8004548:	d1f0      	bne.n	800452c <HAL_RCC_OscConfig+0x110>
 800454a:	e000      	b.n	800454e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800454c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 0302 	and.w	r3, r3, #2
 8004556:	2b00      	cmp	r3, #0
 8004558:	d069      	beq.n	800462e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800455a:	4b50      	ldr	r3, [pc, #320]	; (800469c <HAL_RCC_OscConfig+0x280>)
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	f003 030c 	and.w	r3, r3, #12
 8004562:	2b00      	cmp	r3, #0
 8004564:	d00b      	beq.n	800457e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004566:	4b4d      	ldr	r3, [pc, #308]	; (800469c <HAL_RCC_OscConfig+0x280>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	f003 030c 	and.w	r3, r3, #12
 800456e:	2b08      	cmp	r3, #8
 8004570:	d11c      	bne.n	80045ac <HAL_RCC_OscConfig+0x190>
 8004572:	4b4a      	ldr	r3, [pc, #296]	; (800469c <HAL_RCC_OscConfig+0x280>)
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d116      	bne.n	80045ac <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800457e:	4b47      	ldr	r3, [pc, #284]	; (800469c <HAL_RCC_OscConfig+0x280>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0302 	and.w	r3, r3, #2
 8004586:	2b00      	cmp	r3, #0
 8004588:	d005      	beq.n	8004596 <HAL_RCC_OscConfig+0x17a>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	2b01      	cmp	r3, #1
 8004590:	d001      	beq.n	8004596 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e1df      	b.n	8004956 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004596:	4b41      	ldr	r3, [pc, #260]	; (800469c <HAL_RCC_OscConfig+0x280>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	00db      	lsls	r3, r3, #3
 80045a4:	493d      	ldr	r1, [pc, #244]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045aa:	e040      	b.n	800462e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d023      	beq.n	80045fc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045b4:	4b39      	ldr	r3, [pc, #228]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a38      	ldr	r2, [pc, #224]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80045ba:	f043 0301 	orr.w	r3, r3, #1
 80045be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045c0:	f7fe ff08 	bl	80033d4 <HAL_GetTick>
 80045c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045c6:	e008      	b.n	80045da <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045c8:	f7fe ff04 	bl	80033d4 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d901      	bls.n	80045da <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e1bd      	b.n	8004956 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045da:	4b30      	ldr	r3, [pc, #192]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 0302 	and.w	r3, r3, #2
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d0f0      	beq.n	80045c8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045e6:	4b2d      	ldr	r3, [pc, #180]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	691b      	ldr	r3, [r3, #16]
 80045f2:	00db      	lsls	r3, r3, #3
 80045f4:	4929      	ldr	r1, [pc, #164]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	600b      	str	r3, [r1, #0]
 80045fa:	e018      	b.n	800462e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045fc:	4b27      	ldr	r3, [pc, #156]	; (800469c <HAL_RCC_OscConfig+0x280>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a26      	ldr	r2, [pc, #152]	; (800469c <HAL_RCC_OscConfig+0x280>)
 8004602:	f023 0301 	bic.w	r3, r3, #1
 8004606:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004608:	f7fe fee4 	bl	80033d4 <HAL_GetTick>
 800460c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800460e:	e008      	b.n	8004622 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004610:	f7fe fee0 	bl	80033d4 <HAL_GetTick>
 8004614:	4602      	mov	r2, r0
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	2b02      	cmp	r3, #2
 800461c:	d901      	bls.n	8004622 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e199      	b.n	8004956 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004622:	4b1e      	ldr	r3, [pc, #120]	; (800469c <HAL_RCC_OscConfig+0x280>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b00      	cmp	r3, #0
 800462c:	d1f0      	bne.n	8004610 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0308 	and.w	r3, r3, #8
 8004636:	2b00      	cmp	r3, #0
 8004638:	d038      	beq.n	80046ac <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	695b      	ldr	r3, [r3, #20]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d019      	beq.n	8004676 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004642:	4b16      	ldr	r3, [pc, #88]	; (800469c <HAL_RCC_OscConfig+0x280>)
 8004644:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004646:	4a15      	ldr	r2, [pc, #84]	; (800469c <HAL_RCC_OscConfig+0x280>)
 8004648:	f043 0301 	orr.w	r3, r3, #1
 800464c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800464e:	f7fe fec1 	bl	80033d4 <HAL_GetTick>
 8004652:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004654:	e008      	b.n	8004668 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004656:	f7fe febd 	bl	80033d4 <HAL_GetTick>
 800465a:	4602      	mov	r2, r0
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	2b02      	cmp	r3, #2
 8004662:	d901      	bls.n	8004668 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e176      	b.n	8004956 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004668:	4b0c      	ldr	r3, [pc, #48]	; (800469c <HAL_RCC_OscConfig+0x280>)
 800466a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800466c:	f003 0302 	and.w	r3, r3, #2
 8004670:	2b00      	cmp	r3, #0
 8004672:	d0f0      	beq.n	8004656 <HAL_RCC_OscConfig+0x23a>
 8004674:	e01a      	b.n	80046ac <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004676:	4b09      	ldr	r3, [pc, #36]	; (800469c <HAL_RCC_OscConfig+0x280>)
 8004678:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800467a:	4a08      	ldr	r2, [pc, #32]	; (800469c <HAL_RCC_OscConfig+0x280>)
 800467c:	f023 0301 	bic.w	r3, r3, #1
 8004680:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004682:	f7fe fea7 	bl	80033d4 <HAL_GetTick>
 8004686:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004688:	e00a      	b.n	80046a0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800468a:	f7fe fea3 	bl	80033d4 <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	2b02      	cmp	r3, #2
 8004696:	d903      	bls.n	80046a0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e15c      	b.n	8004956 <HAL_RCC_OscConfig+0x53a>
 800469c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046a0:	4b91      	ldr	r3, [pc, #580]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 80046a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046a4:	f003 0302 	and.w	r3, r3, #2
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d1ee      	bne.n	800468a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0304 	and.w	r3, r3, #4
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	f000 80a4 	beq.w	8004802 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046ba:	4b8b      	ldr	r3, [pc, #556]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 80046bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d10d      	bne.n	80046e2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80046c6:	4b88      	ldr	r3, [pc, #544]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 80046c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ca:	4a87      	ldr	r2, [pc, #540]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 80046cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046d0:	6413      	str	r3, [r2, #64]	; 0x40
 80046d2:	4b85      	ldr	r3, [pc, #532]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 80046d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046da:	60bb      	str	r3, [r7, #8]
 80046dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046de:	2301      	movs	r3, #1
 80046e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046e2:	4b82      	ldr	r3, [pc, #520]	; (80048ec <HAL_RCC_OscConfig+0x4d0>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d118      	bne.n	8004720 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80046ee:	4b7f      	ldr	r3, [pc, #508]	; (80048ec <HAL_RCC_OscConfig+0x4d0>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a7e      	ldr	r2, [pc, #504]	; (80048ec <HAL_RCC_OscConfig+0x4d0>)
 80046f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046fa:	f7fe fe6b 	bl	80033d4 <HAL_GetTick>
 80046fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004700:	e008      	b.n	8004714 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004702:	f7fe fe67 	bl	80033d4 <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	2b64      	cmp	r3, #100	; 0x64
 800470e:	d901      	bls.n	8004714 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004710:	2303      	movs	r3, #3
 8004712:	e120      	b.n	8004956 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004714:	4b75      	ldr	r3, [pc, #468]	; (80048ec <HAL_RCC_OscConfig+0x4d0>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800471c:	2b00      	cmp	r3, #0
 800471e:	d0f0      	beq.n	8004702 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	2b01      	cmp	r3, #1
 8004726:	d106      	bne.n	8004736 <HAL_RCC_OscConfig+0x31a>
 8004728:	4b6f      	ldr	r3, [pc, #444]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 800472a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800472c:	4a6e      	ldr	r2, [pc, #440]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 800472e:	f043 0301 	orr.w	r3, r3, #1
 8004732:	6713      	str	r3, [r2, #112]	; 0x70
 8004734:	e02d      	b.n	8004792 <HAL_RCC_OscConfig+0x376>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d10c      	bne.n	8004758 <HAL_RCC_OscConfig+0x33c>
 800473e:	4b6a      	ldr	r3, [pc, #424]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 8004740:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004742:	4a69      	ldr	r2, [pc, #420]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 8004744:	f023 0301 	bic.w	r3, r3, #1
 8004748:	6713      	str	r3, [r2, #112]	; 0x70
 800474a:	4b67      	ldr	r3, [pc, #412]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 800474c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800474e:	4a66      	ldr	r2, [pc, #408]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 8004750:	f023 0304 	bic.w	r3, r3, #4
 8004754:	6713      	str	r3, [r2, #112]	; 0x70
 8004756:	e01c      	b.n	8004792 <HAL_RCC_OscConfig+0x376>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	2b05      	cmp	r3, #5
 800475e:	d10c      	bne.n	800477a <HAL_RCC_OscConfig+0x35e>
 8004760:	4b61      	ldr	r3, [pc, #388]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 8004762:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004764:	4a60      	ldr	r2, [pc, #384]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 8004766:	f043 0304 	orr.w	r3, r3, #4
 800476a:	6713      	str	r3, [r2, #112]	; 0x70
 800476c:	4b5e      	ldr	r3, [pc, #376]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 800476e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004770:	4a5d      	ldr	r2, [pc, #372]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 8004772:	f043 0301 	orr.w	r3, r3, #1
 8004776:	6713      	str	r3, [r2, #112]	; 0x70
 8004778:	e00b      	b.n	8004792 <HAL_RCC_OscConfig+0x376>
 800477a:	4b5b      	ldr	r3, [pc, #364]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 800477c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800477e:	4a5a      	ldr	r2, [pc, #360]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 8004780:	f023 0301 	bic.w	r3, r3, #1
 8004784:	6713      	str	r3, [r2, #112]	; 0x70
 8004786:	4b58      	ldr	r3, [pc, #352]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 8004788:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800478a:	4a57      	ldr	r2, [pc, #348]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 800478c:	f023 0304 	bic.w	r3, r3, #4
 8004790:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d015      	beq.n	80047c6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800479a:	f7fe fe1b 	bl	80033d4 <HAL_GetTick>
 800479e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047a0:	e00a      	b.n	80047b8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047a2:	f7fe fe17 	bl	80033d4 <HAL_GetTick>
 80047a6:	4602      	mov	r2, r0
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	1ad3      	subs	r3, r2, r3
 80047ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d901      	bls.n	80047b8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80047b4:	2303      	movs	r3, #3
 80047b6:	e0ce      	b.n	8004956 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047b8:	4b4b      	ldr	r3, [pc, #300]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 80047ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047bc:	f003 0302 	and.w	r3, r3, #2
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d0ee      	beq.n	80047a2 <HAL_RCC_OscConfig+0x386>
 80047c4:	e014      	b.n	80047f0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047c6:	f7fe fe05 	bl	80033d4 <HAL_GetTick>
 80047ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047cc:	e00a      	b.n	80047e4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047ce:	f7fe fe01 	bl	80033d4 <HAL_GetTick>
 80047d2:	4602      	mov	r2, r0
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	1ad3      	subs	r3, r2, r3
 80047d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80047dc:	4293      	cmp	r3, r2
 80047de:	d901      	bls.n	80047e4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80047e0:	2303      	movs	r3, #3
 80047e2:	e0b8      	b.n	8004956 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047e4:	4b40      	ldr	r3, [pc, #256]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 80047e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047e8:	f003 0302 	and.w	r3, r3, #2
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d1ee      	bne.n	80047ce <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047f0:	7dfb      	ldrb	r3, [r7, #23]
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d105      	bne.n	8004802 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047f6:	4b3c      	ldr	r3, [pc, #240]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 80047f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fa:	4a3b      	ldr	r2, [pc, #236]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 80047fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004800:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	699b      	ldr	r3, [r3, #24]
 8004806:	2b00      	cmp	r3, #0
 8004808:	f000 80a4 	beq.w	8004954 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800480c:	4b36      	ldr	r3, [pc, #216]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	f003 030c 	and.w	r3, r3, #12
 8004814:	2b08      	cmp	r3, #8
 8004816:	d06b      	beq.n	80048f0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	699b      	ldr	r3, [r3, #24]
 800481c:	2b02      	cmp	r3, #2
 800481e:	d149      	bne.n	80048b4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004820:	4b31      	ldr	r3, [pc, #196]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a30      	ldr	r2, [pc, #192]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 8004826:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800482a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800482c:	f7fe fdd2 	bl	80033d4 <HAL_GetTick>
 8004830:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004832:	e008      	b.n	8004846 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004834:	f7fe fdce 	bl	80033d4 <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	2b02      	cmp	r3, #2
 8004840:	d901      	bls.n	8004846 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	e087      	b.n	8004956 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004846:	4b28      	ldr	r3, [pc, #160]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d1f0      	bne.n	8004834 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	69da      	ldr	r2, [r3, #28]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6a1b      	ldr	r3, [r3, #32]
 800485a:	431a      	orrs	r2, r3
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004860:	019b      	lsls	r3, r3, #6
 8004862:	431a      	orrs	r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004868:	085b      	lsrs	r3, r3, #1
 800486a:	3b01      	subs	r3, #1
 800486c:	041b      	lsls	r3, r3, #16
 800486e:	431a      	orrs	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004874:	061b      	lsls	r3, r3, #24
 8004876:	4313      	orrs	r3, r2
 8004878:	4a1b      	ldr	r2, [pc, #108]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 800487a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800487e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004880:	4b19      	ldr	r3, [pc, #100]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a18      	ldr	r2, [pc, #96]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 8004886:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800488a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800488c:	f7fe fda2 	bl	80033d4 <HAL_GetTick>
 8004890:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004892:	e008      	b.n	80048a6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004894:	f7fe fd9e 	bl	80033d4 <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d901      	bls.n	80048a6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	e057      	b.n	8004956 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048a6:	4b10      	ldr	r3, [pc, #64]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d0f0      	beq.n	8004894 <HAL_RCC_OscConfig+0x478>
 80048b2:	e04f      	b.n	8004954 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048b4:	4b0c      	ldr	r3, [pc, #48]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a0b      	ldr	r2, [pc, #44]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 80048ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048c0:	f7fe fd88 	bl	80033d4 <HAL_GetTick>
 80048c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048c6:	e008      	b.n	80048da <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048c8:	f7fe fd84 	bl	80033d4 <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	2b02      	cmp	r3, #2
 80048d4:	d901      	bls.n	80048da <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e03d      	b.n	8004956 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048da:	4b03      	ldr	r3, [pc, #12]	; (80048e8 <HAL_RCC_OscConfig+0x4cc>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d1f0      	bne.n	80048c8 <HAL_RCC_OscConfig+0x4ac>
 80048e6:	e035      	b.n	8004954 <HAL_RCC_OscConfig+0x538>
 80048e8:	40023800 	.word	0x40023800
 80048ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80048f0:	4b1b      	ldr	r3, [pc, #108]	; (8004960 <HAL_RCC_OscConfig+0x544>)
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d028      	beq.n	8004950 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004908:	429a      	cmp	r2, r3
 800490a:	d121      	bne.n	8004950 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004916:	429a      	cmp	r2, r3
 8004918:	d11a      	bne.n	8004950 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800491a:	68fa      	ldr	r2, [r7, #12]
 800491c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004920:	4013      	ands	r3, r2
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004926:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004928:	4293      	cmp	r3, r2
 800492a:	d111      	bne.n	8004950 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004936:	085b      	lsrs	r3, r3, #1
 8004938:	3b01      	subs	r3, #1
 800493a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800493c:	429a      	cmp	r2, r3
 800493e:	d107      	bne.n	8004950 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800494a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800494c:	429a      	cmp	r2, r3
 800494e:	d001      	beq.n	8004954 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e000      	b.n	8004956 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004954:	2300      	movs	r3, #0
}
 8004956:	4618      	mov	r0, r3
 8004958:	3718      	adds	r7, #24
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	40023800 	.word	0x40023800

08004964 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b084      	sub	sp, #16
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
 800496c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800496e:	2300      	movs	r3, #0
 8004970:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d101      	bne.n	800497c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e0d0      	b.n	8004b1e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800497c:	4b6a      	ldr	r3, [pc, #424]	; (8004b28 <HAL_RCC_ClockConfig+0x1c4>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 030f 	and.w	r3, r3, #15
 8004984:	683a      	ldr	r2, [r7, #0]
 8004986:	429a      	cmp	r2, r3
 8004988:	d910      	bls.n	80049ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800498a:	4b67      	ldr	r3, [pc, #412]	; (8004b28 <HAL_RCC_ClockConfig+0x1c4>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f023 020f 	bic.w	r2, r3, #15
 8004992:	4965      	ldr	r1, [pc, #404]	; (8004b28 <HAL_RCC_ClockConfig+0x1c4>)
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	4313      	orrs	r3, r2
 8004998:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800499a:	4b63      	ldr	r3, [pc, #396]	; (8004b28 <HAL_RCC_ClockConfig+0x1c4>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 030f 	and.w	r3, r3, #15
 80049a2:	683a      	ldr	r2, [r7, #0]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d001      	beq.n	80049ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e0b8      	b.n	8004b1e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d020      	beq.n	80049fa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0304 	and.w	r3, r3, #4
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d005      	beq.n	80049d0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049c4:	4b59      	ldr	r3, [pc, #356]	; (8004b2c <HAL_RCC_ClockConfig+0x1c8>)
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	4a58      	ldr	r2, [pc, #352]	; (8004b2c <HAL_RCC_ClockConfig+0x1c8>)
 80049ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80049ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f003 0308 	and.w	r3, r3, #8
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d005      	beq.n	80049e8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049dc:	4b53      	ldr	r3, [pc, #332]	; (8004b2c <HAL_RCC_ClockConfig+0x1c8>)
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	4a52      	ldr	r2, [pc, #328]	; (8004b2c <HAL_RCC_ClockConfig+0x1c8>)
 80049e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80049e6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049e8:	4b50      	ldr	r3, [pc, #320]	; (8004b2c <HAL_RCC_ClockConfig+0x1c8>)
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	494d      	ldr	r1, [pc, #308]	; (8004b2c <HAL_RCC_ClockConfig+0x1c8>)
 80049f6:	4313      	orrs	r3, r2
 80049f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0301 	and.w	r3, r3, #1
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d040      	beq.n	8004a88 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d107      	bne.n	8004a1e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a0e:	4b47      	ldr	r3, [pc, #284]	; (8004b2c <HAL_RCC_ClockConfig+0x1c8>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d115      	bne.n	8004a46 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e07f      	b.n	8004b1e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	2b02      	cmp	r3, #2
 8004a24:	d107      	bne.n	8004a36 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a26:	4b41      	ldr	r3, [pc, #260]	; (8004b2c <HAL_RCC_ClockConfig+0x1c8>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d109      	bne.n	8004a46 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e073      	b.n	8004b1e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a36:	4b3d      	ldr	r3, [pc, #244]	; (8004b2c <HAL_RCC_ClockConfig+0x1c8>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d101      	bne.n	8004a46 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e06b      	b.n	8004b1e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a46:	4b39      	ldr	r3, [pc, #228]	; (8004b2c <HAL_RCC_ClockConfig+0x1c8>)
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f023 0203 	bic.w	r2, r3, #3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	4936      	ldr	r1, [pc, #216]	; (8004b2c <HAL_RCC_ClockConfig+0x1c8>)
 8004a54:	4313      	orrs	r3, r2
 8004a56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a58:	f7fe fcbc 	bl	80033d4 <HAL_GetTick>
 8004a5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a5e:	e00a      	b.n	8004a76 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a60:	f7fe fcb8 	bl	80033d4 <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d901      	bls.n	8004a76 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	e053      	b.n	8004b1e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a76:	4b2d      	ldr	r3, [pc, #180]	; (8004b2c <HAL_RCC_ClockConfig+0x1c8>)
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	f003 020c 	and.w	r2, r3, #12
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d1eb      	bne.n	8004a60 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a88:	4b27      	ldr	r3, [pc, #156]	; (8004b28 <HAL_RCC_ClockConfig+0x1c4>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 030f 	and.w	r3, r3, #15
 8004a90:	683a      	ldr	r2, [r7, #0]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d210      	bcs.n	8004ab8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a96:	4b24      	ldr	r3, [pc, #144]	; (8004b28 <HAL_RCC_ClockConfig+0x1c4>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f023 020f 	bic.w	r2, r3, #15
 8004a9e:	4922      	ldr	r1, [pc, #136]	; (8004b28 <HAL_RCC_ClockConfig+0x1c4>)
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aa6:	4b20      	ldr	r3, [pc, #128]	; (8004b28 <HAL_RCC_ClockConfig+0x1c4>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 030f 	and.w	r3, r3, #15
 8004aae:	683a      	ldr	r2, [r7, #0]
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d001      	beq.n	8004ab8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e032      	b.n	8004b1e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0304 	and.w	r3, r3, #4
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d008      	beq.n	8004ad6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ac4:	4b19      	ldr	r3, [pc, #100]	; (8004b2c <HAL_RCC_ClockConfig+0x1c8>)
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	4916      	ldr	r1, [pc, #88]	; (8004b2c <HAL_RCC_ClockConfig+0x1c8>)
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0308 	and.w	r3, r3, #8
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d009      	beq.n	8004af6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004ae2:	4b12      	ldr	r3, [pc, #72]	; (8004b2c <HAL_RCC_ClockConfig+0x1c8>)
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	691b      	ldr	r3, [r3, #16]
 8004aee:	00db      	lsls	r3, r3, #3
 8004af0:	490e      	ldr	r1, [pc, #56]	; (8004b2c <HAL_RCC_ClockConfig+0x1c8>)
 8004af2:	4313      	orrs	r3, r2
 8004af4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004af6:	f000 f821 	bl	8004b3c <HAL_RCC_GetSysClockFreq>
 8004afa:	4602      	mov	r2, r0
 8004afc:	4b0b      	ldr	r3, [pc, #44]	; (8004b2c <HAL_RCC_ClockConfig+0x1c8>)
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	091b      	lsrs	r3, r3, #4
 8004b02:	f003 030f 	and.w	r3, r3, #15
 8004b06:	490a      	ldr	r1, [pc, #40]	; (8004b30 <HAL_RCC_ClockConfig+0x1cc>)
 8004b08:	5ccb      	ldrb	r3, [r1, r3]
 8004b0a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b0e:	4a09      	ldr	r2, [pc, #36]	; (8004b34 <HAL_RCC_ClockConfig+0x1d0>)
 8004b10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004b12:	4b09      	ldr	r3, [pc, #36]	; (8004b38 <HAL_RCC_ClockConfig+0x1d4>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4618      	mov	r0, r3
 8004b18:	f7fe fc18 	bl	800334c <HAL_InitTick>

  return HAL_OK;
 8004b1c:	2300      	movs	r3, #0
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3710      	adds	r7, #16
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	40023c00 	.word	0x40023c00
 8004b2c:	40023800 	.word	0x40023800
 8004b30:	0800d804 	.word	0x0800d804
 8004b34:	20000070 	.word	0x20000070
 8004b38:	20000074 	.word	0x20000074

08004b3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b40:	b094      	sub	sp, #80	; 0x50
 8004b42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004b44:	2300      	movs	r3, #0
 8004b46:	647b      	str	r3, [r7, #68]	; 0x44
 8004b48:	2300      	movs	r3, #0
 8004b4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004b50:	2300      	movs	r3, #0
 8004b52:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b54:	4b79      	ldr	r3, [pc, #484]	; (8004d3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	f003 030c 	and.w	r3, r3, #12
 8004b5c:	2b08      	cmp	r3, #8
 8004b5e:	d00d      	beq.n	8004b7c <HAL_RCC_GetSysClockFreq+0x40>
 8004b60:	2b08      	cmp	r3, #8
 8004b62:	f200 80e1 	bhi.w	8004d28 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d002      	beq.n	8004b70 <HAL_RCC_GetSysClockFreq+0x34>
 8004b6a:	2b04      	cmp	r3, #4
 8004b6c:	d003      	beq.n	8004b76 <HAL_RCC_GetSysClockFreq+0x3a>
 8004b6e:	e0db      	b.n	8004d28 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b70:	4b73      	ldr	r3, [pc, #460]	; (8004d40 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b72:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004b74:	e0db      	b.n	8004d2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b76:	4b73      	ldr	r3, [pc, #460]	; (8004d44 <HAL_RCC_GetSysClockFreq+0x208>)
 8004b78:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004b7a:	e0d8      	b.n	8004d2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b7c:	4b6f      	ldr	r3, [pc, #444]	; (8004d3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b84:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004b86:	4b6d      	ldr	r3, [pc, #436]	; (8004d3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d063      	beq.n	8004c5a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b92:	4b6a      	ldr	r3, [pc, #424]	; (8004d3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	099b      	lsrs	r3, r3, #6
 8004b98:	2200      	movs	r2, #0
 8004b9a:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b9c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ba0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ba4:	633b      	str	r3, [r7, #48]	; 0x30
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	637b      	str	r3, [r7, #52]	; 0x34
 8004baa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004bae:	4622      	mov	r2, r4
 8004bb0:	462b      	mov	r3, r5
 8004bb2:	f04f 0000 	mov.w	r0, #0
 8004bb6:	f04f 0100 	mov.w	r1, #0
 8004bba:	0159      	lsls	r1, r3, #5
 8004bbc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bc0:	0150      	lsls	r0, r2, #5
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	4621      	mov	r1, r4
 8004bc8:	1a51      	subs	r1, r2, r1
 8004bca:	6139      	str	r1, [r7, #16]
 8004bcc:	4629      	mov	r1, r5
 8004bce:	eb63 0301 	sbc.w	r3, r3, r1
 8004bd2:	617b      	str	r3, [r7, #20]
 8004bd4:	f04f 0200 	mov.w	r2, #0
 8004bd8:	f04f 0300 	mov.w	r3, #0
 8004bdc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004be0:	4659      	mov	r1, fp
 8004be2:	018b      	lsls	r3, r1, #6
 8004be4:	4651      	mov	r1, sl
 8004be6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004bea:	4651      	mov	r1, sl
 8004bec:	018a      	lsls	r2, r1, #6
 8004bee:	4651      	mov	r1, sl
 8004bf0:	ebb2 0801 	subs.w	r8, r2, r1
 8004bf4:	4659      	mov	r1, fp
 8004bf6:	eb63 0901 	sbc.w	r9, r3, r1
 8004bfa:	f04f 0200 	mov.w	r2, #0
 8004bfe:	f04f 0300 	mov.w	r3, #0
 8004c02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c0e:	4690      	mov	r8, r2
 8004c10:	4699      	mov	r9, r3
 8004c12:	4623      	mov	r3, r4
 8004c14:	eb18 0303 	adds.w	r3, r8, r3
 8004c18:	60bb      	str	r3, [r7, #8]
 8004c1a:	462b      	mov	r3, r5
 8004c1c:	eb49 0303 	adc.w	r3, r9, r3
 8004c20:	60fb      	str	r3, [r7, #12]
 8004c22:	f04f 0200 	mov.w	r2, #0
 8004c26:	f04f 0300 	mov.w	r3, #0
 8004c2a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c2e:	4629      	mov	r1, r5
 8004c30:	024b      	lsls	r3, r1, #9
 8004c32:	4621      	mov	r1, r4
 8004c34:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c38:	4621      	mov	r1, r4
 8004c3a:	024a      	lsls	r2, r1, #9
 8004c3c:	4610      	mov	r0, r2
 8004c3e:	4619      	mov	r1, r3
 8004c40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c42:	2200      	movs	r2, #0
 8004c44:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c46:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c48:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004c4c:	f7fc f83c 	bl	8000cc8 <__aeabi_uldivmod>
 8004c50:	4602      	mov	r2, r0
 8004c52:	460b      	mov	r3, r1
 8004c54:	4613      	mov	r3, r2
 8004c56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c58:	e058      	b.n	8004d0c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c5a:	4b38      	ldr	r3, [pc, #224]	; (8004d3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	099b      	lsrs	r3, r3, #6
 8004c60:	2200      	movs	r2, #0
 8004c62:	4618      	mov	r0, r3
 8004c64:	4611      	mov	r1, r2
 8004c66:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c6a:	623b      	str	r3, [r7, #32]
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	627b      	str	r3, [r7, #36]	; 0x24
 8004c70:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c74:	4642      	mov	r2, r8
 8004c76:	464b      	mov	r3, r9
 8004c78:	f04f 0000 	mov.w	r0, #0
 8004c7c:	f04f 0100 	mov.w	r1, #0
 8004c80:	0159      	lsls	r1, r3, #5
 8004c82:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c86:	0150      	lsls	r0, r2, #5
 8004c88:	4602      	mov	r2, r0
 8004c8a:	460b      	mov	r3, r1
 8004c8c:	4641      	mov	r1, r8
 8004c8e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c92:	4649      	mov	r1, r9
 8004c94:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c98:	f04f 0200 	mov.w	r2, #0
 8004c9c:	f04f 0300 	mov.w	r3, #0
 8004ca0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004ca4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004ca8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004cac:	ebb2 040a 	subs.w	r4, r2, sl
 8004cb0:	eb63 050b 	sbc.w	r5, r3, fp
 8004cb4:	f04f 0200 	mov.w	r2, #0
 8004cb8:	f04f 0300 	mov.w	r3, #0
 8004cbc:	00eb      	lsls	r3, r5, #3
 8004cbe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cc2:	00e2      	lsls	r2, r4, #3
 8004cc4:	4614      	mov	r4, r2
 8004cc6:	461d      	mov	r5, r3
 8004cc8:	4643      	mov	r3, r8
 8004cca:	18e3      	adds	r3, r4, r3
 8004ccc:	603b      	str	r3, [r7, #0]
 8004cce:	464b      	mov	r3, r9
 8004cd0:	eb45 0303 	adc.w	r3, r5, r3
 8004cd4:	607b      	str	r3, [r7, #4]
 8004cd6:	f04f 0200 	mov.w	r2, #0
 8004cda:	f04f 0300 	mov.w	r3, #0
 8004cde:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ce2:	4629      	mov	r1, r5
 8004ce4:	028b      	lsls	r3, r1, #10
 8004ce6:	4621      	mov	r1, r4
 8004ce8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cec:	4621      	mov	r1, r4
 8004cee:	028a      	lsls	r2, r1, #10
 8004cf0:	4610      	mov	r0, r2
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	61bb      	str	r3, [r7, #24]
 8004cfa:	61fa      	str	r2, [r7, #28]
 8004cfc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d00:	f7fb ffe2 	bl	8000cc8 <__aeabi_uldivmod>
 8004d04:	4602      	mov	r2, r0
 8004d06:	460b      	mov	r3, r1
 8004d08:	4613      	mov	r3, r2
 8004d0a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004d0c:	4b0b      	ldr	r3, [pc, #44]	; (8004d3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	0c1b      	lsrs	r3, r3, #16
 8004d12:	f003 0303 	and.w	r3, r3, #3
 8004d16:	3301      	adds	r3, #1
 8004d18:	005b      	lsls	r3, r3, #1
 8004d1a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004d1c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d24:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d26:	e002      	b.n	8004d2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d28:	4b05      	ldr	r3, [pc, #20]	; (8004d40 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d2a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3750      	adds	r7, #80	; 0x50
 8004d34:	46bd      	mov	sp, r7
 8004d36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d3a:	bf00      	nop
 8004d3c:	40023800 	.word	0x40023800
 8004d40:	00f42400 	.word	0x00f42400
 8004d44:	007a1200 	.word	0x007a1200

08004d48 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d4c:	4b03      	ldr	r3, [pc, #12]	; (8004d5c <HAL_RCC_GetHCLKFreq+0x14>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop
 8004d5c:	20000070 	.word	0x20000070

08004d60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d64:	f7ff fff0 	bl	8004d48 <HAL_RCC_GetHCLKFreq>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	4b05      	ldr	r3, [pc, #20]	; (8004d80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	0a9b      	lsrs	r3, r3, #10
 8004d70:	f003 0307 	and.w	r3, r3, #7
 8004d74:	4903      	ldr	r1, [pc, #12]	; (8004d84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d76:	5ccb      	ldrb	r3, [r1, r3]
 8004d78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	40023800 	.word	0x40023800
 8004d84:	0800d814 	.word	0x0800d814

08004d88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d8c:	f7ff ffdc 	bl	8004d48 <HAL_RCC_GetHCLKFreq>
 8004d90:	4602      	mov	r2, r0
 8004d92:	4b05      	ldr	r3, [pc, #20]	; (8004da8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	0b5b      	lsrs	r3, r3, #13
 8004d98:	f003 0307 	and.w	r3, r3, #7
 8004d9c:	4903      	ldr	r1, [pc, #12]	; (8004dac <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d9e:	5ccb      	ldrb	r3, [r1, r3]
 8004da0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	bd80      	pop	{r7, pc}
 8004da8:	40023800 	.word	0x40023800
 8004dac:	0800d814 	.word	0x0800d814

08004db0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b088      	sub	sp, #32
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004db8:	2300      	movs	r3, #0
 8004dba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 0301 	and.w	r3, r3, #1
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d012      	beq.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004dd8:	4b69      	ldr	r3, [pc, #420]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	4a68      	ldr	r2, [pc, #416]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dde:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004de2:	6093      	str	r3, [r2, #8]
 8004de4:	4b66      	ldr	r3, [pc, #408]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004de6:	689a      	ldr	r2, [r3, #8]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dec:	4964      	ldr	r1, [pc, #400]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d101      	bne.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d017      	beq.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e0a:	4b5d      	ldr	r3, [pc, #372]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e10:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e18:	4959      	ldr	r1, [pc, #356]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e24:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e28:	d101      	bne.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d101      	bne.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004e36:	2301      	movs	r3, #1
 8004e38:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d017      	beq.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e46:	4b4e      	ldr	r3, [pc, #312]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e4c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e54:	494a      	ldr	r1, [pc, #296]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e56:	4313      	orrs	r3, r2
 8004e58:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e64:	d101      	bne.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004e66:	2301      	movs	r3, #1
 8004e68:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d101      	bne.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004e72:	2301      	movs	r3, #1
 8004e74:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d001      	beq.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004e82:	2301      	movs	r3, #1
 8004e84:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0320 	and.w	r3, r3, #32
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	f000 808b 	beq.w	8004faa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e94:	4b3a      	ldr	r3, [pc, #232]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e98:	4a39      	ldr	r2, [pc, #228]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e9e:	6413      	str	r3, [r2, #64]	; 0x40
 8004ea0:	4b37      	ldr	r3, [pc, #220]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ea8:	60bb      	str	r3, [r7, #8]
 8004eaa:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004eac:	4b35      	ldr	r3, [pc, #212]	; (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a34      	ldr	r2, [pc, #208]	; (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004eb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004eb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004eb8:	f7fe fa8c 	bl	80033d4 <HAL_GetTick>
 8004ebc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004ebe:	e008      	b.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ec0:	f7fe fa88 	bl	80033d4 <HAL_GetTick>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	2b64      	cmp	r3, #100	; 0x64
 8004ecc:	d901      	bls.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	e357      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004ed2:	4b2c      	ldr	r3, [pc, #176]	; (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d0f0      	beq.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ede:	4b28      	ldr	r3, [pc, #160]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ee0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ee2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ee6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d035      	beq.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ef6:	693a      	ldr	r2, [r7, #16]
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	d02e      	beq.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004efc:	4b20      	ldr	r3, [pc, #128]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004efe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f04:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f06:	4b1e      	ldr	r3, [pc, #120]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f0a:	4a1d      	ldr	r2, [pc, #116]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f10:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f12:	4b1b      	ldr	r3, [pc, #108]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f16:	4a1a      	ldr	r2, [pc, #104]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f1c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004f1e:	4a18      	ldr	r2, [pc, #96]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f24:	4b16      	ldr	r3, [pc, #88]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f28:	f003 0301 	and.w	r3, r3, #1
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d114      	bne.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f30:	f7fe fa50 	bl	80033d4 <HAL_GetTick>
 8004f34:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f36:	e00a      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f38:	f7fe fa4c 	bl	80033d4 <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d901      	bls.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e319      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f4e:	4b0c      	ldr	r3, [pc, #48]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f52:	f003 0302 	and.w	r3, r3, #2
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d0ee      	beq.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f66:	d111      	bne.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004f68:	4b05      	ldr	r3, [pc, #20]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004f74:	4b04      	ldr	r3, [pc, #16]	; (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004f76:	400b      	ands	r3, r1
 8004f78:	4901      	ldr	r1, [pc, #4]	; (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	608b      	str	r3, [r1, #8]
 8004f7e:	e00b      	b.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004f80:	40023800 	.word	0x40023800
 8004f84:	40007000 	.word	0x40007000
 8004f88:	0ffffcff 	.word	0x0ffffcff
 8004f8c:	4baa      	ldr	r3, [pc, #680]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	4aa9      	ldr	r2, [pc, #676]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f92:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004f96:	6093      	str	r3, [r2, #8]
 8004f98:	4ba7      	ldr	r3, [pc, #668]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f9a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fa4:	49a4      	ldr	r1, [pc, #656]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f003 0310 	and.w	r3, r3, #16
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d010      	beq.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004fb6:	4ba0      	ldr	r3, [pc, #640]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fbc:	4a9e      	ldr	r2, [pc, #632]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004fc2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004fc6:	4b9c      	ldr	r3, [pc, #624]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fc8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fd0:	4999      	ldr	r1, [pc, #612]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d00a      	beq.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004fe4:	4b94      	ldr	r3, [pc, #592]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fea:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ff2:	4991      	ldr	r1, [pc, #580]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005002:	2b00      	cmp	r3, #0
 8005004:	d00a      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005006:	4b8c      	ldr	r3, [pc, #560]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005008:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800500c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005014:	4988      	ldr	r1, [pc, #544]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005016:	4313      	orrs	r3, r2
 8005018:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005024:	2b00      	cmp	r3, #0
 8005026:	d00a      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005028:	4b83      	ldr	r3, [pc, #524]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800502a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800502e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005036:	4980      	ldr	r1, [pc, #512]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005038:	4313      	orrs	r3, r2
 800503a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00a      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800504a:	4b7b      	ldr	r3, [pc, #492]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800504c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005050:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005058:	4977      	ldr	r1, [pc, #476]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800505a:	4313      	orrs	r3, r2
 800505c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005068:	2b00      	cmp	r3, #0
 800506a:	d00a      	beq.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800506c:	4b72      	ldr	r3, [pc, #456]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800506e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005072:	f023 0203 	bic.w	r2, r3, #3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800507a:	496f      	ldr	r1, [pc, #444]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800507c:	4313      	orrs	r3, r2
 800507e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800508a:	2b00      	cmp	r3, #0
 800508c:	d00a      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800508e:	4b6a      	ldr	r3, [pc, #424]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005090:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005094:	f023 020c 	bic.w	r2, r3, #12
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800509c:	4966      	ldr	r1, [pc, #408]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800509e:	4313      	orrs	r3, r2
 80050a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d00a      	beq.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80050b0:	4b61      	ldr	r3, [pc, #388]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050b6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050be:	495e      	ldr	r1, [pc, #376]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d00a      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80050d2:	4b59      	ldr	r3, [pc, #356]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050d8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050e0:	4955      	ldr	r1, [pc, #340]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050e2:	4313      	orrs	r3, r2
 80050e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d00a      	beq.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80050f4:	4b50      	ldr	r3, [pc, #320]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050fa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005102:	494d      	ldr	r1, [pc, #308]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005104:	4313      	orrs	r3, r2
 8005106:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005112:	2b00      	cmp	r3, #0
 8005114:	d00a      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005116:	4b48      	ldr	r3, [pc, #288]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005118:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800511c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005124:	4944      	ldr	r1, [pc, #272]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005126:	4313      	orrs	r3, r2
 8005128:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005134:	2b00      	cmp	r3, #0
 8005136:	d00a      	beq.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005138:	4b3f      	ldr	r3, [pc, #252]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800513a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800513e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005146:	493c      	ldr	r1, [pc, #240]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005148:	4313      	orrs	r3, r2
 800514a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d00a      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800515a:	4b37      	ldr	r3, [pc, #220]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800515c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005160:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005168:	4933      	ldr	r1, [pc, #204]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800516a:	4313      	orrs	r3, r2
 800516c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005178:	2b00      	cmp	r3, #0
 800517a:	d00a      	beq.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800517c:	4b2e      	ldr	r3, [pc, #184]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800517e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005182:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800518a:	492b      	ldr	r1, [pc, #172]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800518c:	4313      	orrs	r3, r2
 800518e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800519a:	2b00      	cmp	r3, #0
 800519c:	d011      	beq.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800519e:	4b26      	ldr	r3, [pc, #152]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051a4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80051ac:	4922      	ldr	r1, [pc, #136]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051ae:	4313      	orrs	r3, r2
 80051b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80051b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80051bc:	d101      	bne.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80051be:	2301      	movs	r3, #1
 80051c0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0308 	and.w	r3, r3, #8
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d001      	beq.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80051ce:	2301      	movs	r3, #1
 80051d0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00a      	beq.n	80051f4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80051de:	4b16      	ldr	r3, [pc, #88]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051e4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051ec:	4912      	ldr	r1, [pc, #72]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051ee:	4313      	orrs	r3, r2
 80051f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d00b      	beq.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005200:	4b0d      	ldr	r3, [pc, #52]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005202:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005206:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005210:	4909      	ldr	r1, [pc, #36]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005212:	4313      	orrs	r3, r2
 8005214:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005218:	69fb      	ldr	r3, [r7, #28]
 800521a:	2b01      	cmp	r3, #1
 800521c:	d006      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005226:	2b00      	cmp	r3, #0
 8005228:	f000 80d9 	beq.w	80053de <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800522c:	4b02      	ldr	r3, [pc, #8]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a01      	ldr	r2, [pc, #4]	; (8005238 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005232:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005236:	e001      	b.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8005238:	40023800 	.word	0x40023800
 800523c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800523e:	f7fe f8c9 	bl	80033d4 <HAL_GetTick>
 8005242:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005244:	e008      	b.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005246:	f7fe f8c5 	bl	80033d4 <HAL_GetTick>
 800524a:	4602      	mov	r2, r0
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	1ad3      	subs	r3, r2, r3
 8005250:	2b64      	cmp	r3, #100	; 0x64
 8005252:	d901      	bls.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005254:	2303      	movs	r3, #3
 8005256:	e194      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005258:	4b6c      	ldr	r3, [pc, #432]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005260:	2b00      	cmp	r3, #0
 8005262:	d1f0      	bne.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0301 	and.w	r3, r3, #1
 800526c:	2b00      	cmp	r3, #0
 800526e:	d021      	beq.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005274:	2b00      	cmp	r3, #0
 8005276:	d11d      	bne.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005278:	4b64      	ldr	r3, [pc, #400]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800527a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800527e:	0c1b      	lsrs	r3, r3, #16
 8005280:	f003 0303 	and.w	r3, r3, #3
 8005284:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005286:	4b61      	ldr	r3, [pc, #388]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005288:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800528c:	0e1b      	lsrs	r3, r3, #24
 800528e:	f003 030f 	and.w	r3, r3, #15
 8005292:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	019a      	lsls	r2, r3, #6
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	041b      	lsls	r3, r3, #16
 800529e:	431a      	orrs	r2, r3
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	061b      	lsls	r3, r3, #24
 80052a4:	431a      	orrs	r2, r3
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	071b      	lsls	r3, r3, #28
 80052ac:	4957      	ldr	r1, [pc, #348]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052ae:	4313      	orrs	r3, r2
 80052b0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d004      	beq.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052c8:	d00a      	beq.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d02e      	beq.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052de:	d129      	bne.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80052e0:	4b4a      	ldr	r3, [pc, #296]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052e6:	0c1b      	lsrs	r3, r3, #16
 80052e8:	f003 0303 	and.w	r3, r3, #3
 80052ec:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80052ee:	4b47      	ldr	r3, [pc, #284]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052f4:	0f1b      	lsrs	r3, r3, #28
 80052f6:	f003 0307 	and.w	r3, r3, #7
 80052fa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	019a      	lsls	r2, r3, #6
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	041b      	lsls	r3, r3, #16
 8005306:	431a      	orrs	r2, r3
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	061b      	lsls	r3, r3, #24
 800530e:	431a      	orrs	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	071b      	lsls	r3, r3, #28
 8005314:	493d      	ldr	r1, [pc, #244]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005316:	4313      	orrs	r3, r2
 8005318:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800531c:	4b3b      	ldr	r3, [pc, #236]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800531e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005322:	f023 021f 	bic.w	r2, r3, #31
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800532a:	3b01      	subs	r3, #1
 800532c:	4937      	ldr	r1, [pc, #220]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800532e:	4313      	orrs	r3, r2
 8005330:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800533c:	2b00      	cmp	r3, #0
 800533e:	d01d      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005340:	4b32      	ldr	r3, [pc, #200]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005342:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005346:	0e1b      	lsrs	r3, r3, #24
 8005348:	f003 030f 	and.w	r3, r3, #15
 800534c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800534e:	4b2f      	ldr	r3, [pc, #188]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005350:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005354:	0f1b      	lsrs	r3, r3, #28
 8005356:	f003 0307 	and.w	r3, r3, #7
 800535a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	019a      	lsls	r2, r3, #6
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	691b      	ldr	r3, [r3, #16]
 8005366:	041b      	lsls	r3, r3, #16
 8005368:	431a      	orrs	r2, r3
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	061b      	lsls	r3, r3, #24
 800536e:	431a      	orrs	r2, r3
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	071b      	lsls	r3, r3, #28
 8005374:	4925      	ldr	r1, [pc, #148]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005376:	4313      	orrs	r3, r2
 8005378:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005384:	2b00      	cmp	r3, #0
 8005386:	d011      	beq.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	019a      	lsls	r2, r3, #6
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	691b      	ldr	r3, [r3, #16]
 8005392:	041b      	lsls	r3, r3, #16
 8005394:	431a      	orrs	r2, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	68db      	ldr	r3, [r3, #12]
 800539a:	061b      	lsls	r3, r3, #24
 800539c:	431a      	orrs	r2, r3
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	071b      	lsls	r3, r3, #28
 80053a4:	4919      	ldr	r1, [pc, #100]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053a6:	4313      	orrs	r3, r2
 80053a8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80053ac:	4b17      	ldr	r3, [pc, #92]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a16      	ldr	r2, [pc, #88]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053b2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80053b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053b8:	f7fe f80c 	bl	80033d4 <HAL_GetTick>
 80053bc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80053be:	e008      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80053c0:	f7fe f808 	bl	80033d4 <HAL_GetTick>
 80053c4:	4602      	mov	r2, r0
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	1ad3      	subs	r3, r2, r3
 80053ca:	2b64      	cmp	r3, #100	; 0x64
 80053cc:	d901      	bls.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053ce:	2303      	movs	r3, #3
 80053d0:	e0d7      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80053d2:	4b0e      	ldr	r3, [pc, #56]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d0f0      	beq.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80053de:	69bb      	ldr	r3, [r7, #24]
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	f040 80cd 	bne.w	8005580 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80053e6:	4b09      	ldr	r3, [pc, #36]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a08      	ldr	r2, [pc, #32]	; (800540c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053f0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053f2:	f7fd ffef 	bl	80033d4 <HAL_GetTick>
 80053f6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80053f8:	e00a      	b.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80053fa:	f7fd ffeb 	bl	80033d4 <HAL_GetTick>
 80053fe:	4602      	mov	r2, r0
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	1ad3      	subs	r3, r2, r3
 8005404:	2b64      	cmp	r3, #100	; 0x64
 8005406:	d903      	bls.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005408:	2303      	movs	r3, #3
 800540a:	e0ba      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800540c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005410:	4b5e      	ldr	r3, [pc, #376]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005418:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800541c:	d0ed      	beq.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005426:	2b00      	cmp	r3, #0
 8005428:	d003      	beq.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800542e:	2b00      	cmp	r3, #0
 8005430:	d009      	beq.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800543a:	2b00      	cmp	r3, #0
 800543c:	d02e      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005442:	2b00      	cmp	r3, #0
 8005444:	d12a      	bne.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005446:	4b51      	ldr	r3, [pc, #324]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005448:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800544c:	0c1b      	lsrs	r3, r3, #16
 800544e:	f003 0303 	and.w	r3, r3, #3
 8005452:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005454:	4b4d      	ldr	r3, [pc, #308]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800545a:	0f1b      	lsrs	r3, r3, #28
 800545c:	f003 0307 	and.w	r3, r3, #7
 8005460:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	695b      	ldr	r3, [r3, #20]
 8005466:	019a      	lsls	r2, r3, #6
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	041b      	lsls	r3, r3, #16
 800546c:	431a      	orrs	r2, r3
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	699b      	ldr	r3, [r3, #24]
 8005472:	061b      	lsls	r3, r3, #24
 8005474:	431a      	orrs	r2, r3
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	071b      	lsls	r3, r3, #28
 800547a:	4944      	ldr	r1, [pc, #272]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800547c:	4313      	orrs	r3, r2
 800547e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005482:	4b42      	ldr	r3, [pc, #264]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005484:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005488:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005490:	3b01      	subs	r3, #1
 8005492:	021b      	lsls	r3, r3, #8
 8005494:	493d      	ldr	r1, [pc, #244]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005496:	4313      	orrs	r3, r2
 8005498:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d022      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80054ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80054b0:	d11d      	bne.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80054b2:	4b36      	ldr	r3, [pc, #216]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054b8:	0e1b      	lsrs	r3, r3, #24
 80054ba:	f003 030f 	and.w	r3, r3, #15
 80054be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80054c0:	4b32      	ldr	r3, [pc, #200]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054c6:	0f1b      	lsrs	r3, r3, #28
 80054c8:	f003 0307 	and.w	r3, r3, #7
 80054cc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	695b      	ldr	r3, [r3, #20]
 80054d2:	019a      	lsls	r2, r3, #6
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6a1b      	ldr	r3, [r3, #32]
 80054d8:	041b      	lsls	r3, r3, #16
 80054da:	431a      	orrs	r2, r3
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	061b      	lsls	r3, r3, #24
 80054e0:	431a      	orrs	r2, r3
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	071b      	lsls	r3, r3, #28
 80054e6:	4929      	ldr	r1, [pc, #164]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054e8:	4313      	orrs	r3, r2
 80054ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 0308 	and.w	r3, r3, #8
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d028      	beq.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80054fa:	4b24      	ldr	r3, [pc, #144]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005500:	0e1b      	lsrs	r3, r3, #24
 8005502:	f003 030f 	and.w	r3, r3, #15
 8005506:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005508:	4b20      	ldr	r3, [pc, #128]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800550a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800550e:	0c1b      	lsrs	r3, r3, #16
 8005510:	f003 0303 	and.w	r3, r3, #3
 8005514:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	695b      	ldr	r3, [r3, #20]
 800551a:	019a      	lsls	r2, r3, #6
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	041b      	lsls	r3, r3, #16
 8005520:	431a      	orrs	r2, r3
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	061b      	lsls	r3, r3, #24
 8005526:	431a      	orrs	r2, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	69db      	ldr	r3, [r3, #28]
 800552c:	071b      	lsls	r3, r3, #28
 800552e:	4917      	ldr	r1, [pc, #92]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005530:	4313      	orrs	r3, r2
 8005532:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005536:	4b15      	ldr	r3, [pc, #84]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005538:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800553c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005544:	4911      	ldr	r1, [pc, #68]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005546:	4313      	orrs	r3, r2
 8005548:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800554c:	4b0f      	ldr	r3, [pc, #60]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a0e      	ldr	r2, [pc, #56]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005552:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005556:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005558:	f7fd ff3c 	bl	80033d4 <HAL_GetTick>
 800555c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800555e:	e008      	b.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005560:	f7fd ff38 	bl	80033d4 <HAL_GetTick>
 8005564:	4602      	mov	r2, r0
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	1ad3      	subs	r3, r2, r3
 800556a:	2b64      	cmp	r3, #100	; 0x64
 800556c:	d901      	bls.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800556e:	2303      	movs	r3, #3
 8005570:	e007      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005572:	4b06      	ldr	r3, [pc, #24]	; (800558c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800557a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800557e:	d1ef      	bne.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8005580:	2300      	movs	r3, #0
}
 8005582:	4618      	mov	r0, r3
 8005584:	3720      	adds	r7, #32
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	40023800 	.word	0x40023800

08005590 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b084      	sub	sp, #16
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d101      	bne.n	80055a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	e09d      	b.n	80056de <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d108      	bne.n	80055bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055b2:	d009      	beq.n	80055c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	61da      	str	r2, [r3, #28]
 80055ba:	e005      	b.n	80055c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2200      	movs	r2, #0
 80055cc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d106      	bne.n	80055e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f7fd fa56 	bl	8002a94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2202      	movs	r2, #2
 80055ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055fe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	68db      	ldr	r3, [r3, #12]
 8005604:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005608:	d902      	bls.n	8005610 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800560a:	2300      	movs	r3, #0
 800560c:	60fb      	str	r3, [r7, #12]
 800560e:	e002      	b.n	8005616 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005610:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005614:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	68db      	ldr	r3, [r3, #12]
 800561a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800561e:	d007      	beq.n	8005630 <HAL_SPI_Init+0xa0>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005628:	d002      	beq.n	8005630 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005640:	431a      	orrs	r2, r3
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	691b      	ldr	r3, [r3, #16]
 8005646:	f003 0302 	and.w	r3, r3, #2
 800564a:	431a      	orrs	r2, r3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	695b      	ldr	r3, [r3, #20]
 8005650:	f003 0301 	and.w	r3, r3, #1
 8005654:	431a      	orrs	r2, r3
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	699b      	ldr	r3, [r3, #24]
 800565a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800565e:	431a      	orrs	r2, r3
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	69db      	ldr	r3, [r3, #28]
 8005664:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005668:	431a      	orrs	r2, r3
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a1b      	ldr	r3, [r3, #32]
 800566e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005672:	ea42 0103 	orr.w	r1, r2, r3
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800567a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	430a      	orrs	r2, r1
 8005684:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	699b      	ldr	r3, [r3, #24]
 800568a:	0c1b      	lsrs	r3, r3, #16
 800568c:	f003 0204 	and.w	r2, r3, #4
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005694:	f003 0310 	and.w	r3, r3, #16
 8005698:	431a      	orrs	r2, r3
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800569e:	f003 0308 	and.w	r3, r3, #8
 80056a2:	431a      	orrs	r2, r3
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80056ac:	ea42 0103 	orr.w	r1, r2, r3
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	430a      	orrs	r2, r1
 80056bc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	69da      	ldr	r2, [r3, #28]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056cc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80056dc:	2300      	movs	r3, #0
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3710      	adds	r7, #16
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}

080056e6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056e6:	b580      	push	{r7, lr}
 80056e8:	b088      	sub	sp, #32
 80056ea:	af00      	add	r7, sp, #0
 80056ec:	60f8      	str	r0, [r7, #12]
 80056ee:	60b9      	str	r1, [r7, #8]
 80056f0:	603b      	str	r3, [r7, #0]
 80056f2:	4613      	mov	r3, r2
 80056f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80056f6:	2300      	movs	r3, #0
 80056f8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005700:	2b01      	cmp	r3, #1
 8005702:	d101      	bne.n	8005708 <HAL_SPI_Transmit+0x22>
 8005704:	2302      	movs	r3, #2
 8005706:	e158      	b.n	80059ba <HAL_SPI_Transmit+0x2d4>
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005710:	f7fd fe60 	bl	80033d4 <HAL_GetTick>
 8005714:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005716:	88fb      	ldrh	r3, [r7, #6]
 8005718:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005720:	b2db      	uxtb	r3, r3
 8005722:	2b01      	cmp	r3, #1
 8005724:	d002      	beq.n	800572c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005726:	2302      	movs	r3, #2
 8005728:	77fb      	strb	r3, [r7, #31]
    goto error;
 800572a:	e13d      	b.n	80059a8 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d002      	beq.n	8005738 <HAL_SPI_Transmit+0x52>
 8005732:	88fb      	ldrh	r3, [r7, #6]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d102      	bne.n	800573e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800573c:	e134      	b.n	80059a8 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2203      	movs	r2, #3
 8005742:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2200      	movs	r2, #0
 800574a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	68ba      	ldr	r2, [r7, #8]
 8005750:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	88fa      	ldrh	r2, [r7, #6]
 8005756:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	88fa      	ldrh	r2, [r7, #6]
 800575c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2200      	movs	r2, #0
 8005762:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2200      	movs	r2, #0
 8005768:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2200      	movs	r2, #0
 8005770:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2200      	movs	r2, #0
 8005778:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2200      	movs	r2, #0
 800577e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005788:	d10f      	bne.n	80057aa <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005798:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80057a8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057b4:	2b40      	cmp	r3, #64	; 0x40
 80057b6:	d007      	beq.n	80057c8 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80057d0:	d94b      	bls.n	800586a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d002      	beq.n	80057e0 <HAL_SPI_Transmit+0xfa>
 80057da:	8afb      	ldrh	r3, [r7, #22]
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d13e      	bne.n	800585e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057e4:	881a      	ldrh	r2, [r3, #0]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057f0:	1c9a      	adds	r2, r3, #2
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	3b01      	subs	r3, #1
 80057fe:	b29a      	uxth	r2, r3
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005804:	e02b      	b.n	800585e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	f003 0302 	and.w	r3, r3, #2
 8005810:	2b02      	cmp	r3, #2
 8005812:	d112      	bne.n	800583a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005818:	881a      	ldrh	r2, [r3, #0]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005824:	1c9a      	adds	r2, r3, #2
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800582e:	b29b      	uxth	r3, r3
 8005830:	3b01      	subs	r3, #1
 8005832:	b29a      	uxth	r2, r3
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005838:	e011      	b.n	800585e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800583a:	f7fd fdcb 	bl	80033d4 <HAL_GetTick>
 800583e:	4602      	mov	r2, r0
 8005840:	69bb      	ldr	r3, [r7, #24]
 8005842:	1ad3      	subs	r3, r2, r3
 8005844:	683a      	ldr	r2, [r7, #0]
 8005846:	429a      	cmp	r2, r3
 8005848:	d803      	bhi.n	8005852 <HAL_SPI_Transmit+0x16c>
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005850:	d102      	bne.n	8005858 <HAL_SPI_Transmit+0x172>
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d102      	bne.n	800585e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8005858:	2303      	movs	r3, #3
 800585a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800585c:	e0a4      	b.n	80059a8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005862:	b29b      	uxth	r3, r3
 8005864:	2b00      	cmp	r3, #0
 8005866:	d1ce      	bne.n	8005806 <HAL_SPI_Transmit+0x120>
 8005868:	e07c      	b.n	8005964 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d002      	beq.n	8005878 <HAL_SPI_Transmit+0x192>
 8005872:	8afb      	ldrh	r3, [r7, #22]
 8005874:	2b01      	cmp	r3, #1
 8005876:	d170      	bne.n	800595a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800587c:	b29b      	uxth	r3, r3
 800587e:	2b01      	cmp	r3, #1
 8005880:	d912      	bls.n	80058a8 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005886:	881a      	ldrh	r2, [r3, #0]
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005892:	1c9a      	adds	r2, r3, #2
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800589c:	b29b      	uxth	r3, r3
 800589e:	3b02      	subs	r3, #2
 80058a0:	b29a      	uxth	r2, r3
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80058a6:	e058      	b.n	800595a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	330c      	adds	r3, #12
 80058b2:	7812      	ldrb	r2, [r2, #0]
 80058b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ba:	1c5a      	adds	r2, r3, #1
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	3b01      	subs	r3, #1
 80058c8:	b29a      	uxth	r2, r3
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80058ce:	e044      	b.n	800595a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	f003 0302 	and.w	r3, r3, #2
 80058da:	2b02      	cmp	r3, #2
 80058dc:	d12b      	bne.n	8005936 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058e2:	b29b      	uxth	r3, r3
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d912      	bls.n	800590e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ec:	881a      	ldrh	r2, [r3, #0]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f8:	1c9a      	adds	r2, r3, #2
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005902:	b29b      	uxth	r3, r3
 8005904:	3b02      	subs	r3, #2
 8005906:	b29a      	uxth	r2, r3
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800590c:	e025      	b.n	800595a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	330c      	adds	r3, #12
 8005918:	7812      	ldrb	r2, [r2, #0]
 800591a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005920:	1c5a      	adds	r2, r3, #1
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800592a:	b29b      	uxth	r3, r3
 800592c:	3b01      	subs	r3, #1
 800592e:	b29a      	uxth	r2, r3
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005934:	e011      	b.n	800595a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005936:	f7fd fd4d 	bl	80033d4 <HAL_GetTick>
 800593a:	4602      	mov	r2, r0
 800593c:	69bb      	ldr	r3, [r7, #24]
 800593e:	1ad3      	subs	r3, r2, r3
 8005940:	683a      	ldr	r2, [r7, #0]
 8005942:	429a      	cmp	r2, r3
 8005944:	d803      	bhi.n	800594e <HAL_SPI_Transmit+0x268>
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800594c:	d102      	bne.n	8005954 <HAL_SPI_Transmit+0x26e>
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d102      	bne.n	800595a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8005954:	2303      	movs	r3, #3
 8005956:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005958:	e026      	b.n	80059a8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800595e:	b29b      	uxth	r3, r3
 8005960:	2b00      	cmp	r3, #0
 8005962:	d1b5      	bne.n	80058d0 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005964:	69ba      	ldr	r2, [r7, #24]
 8005966:	6839      	ldr	r1, [r7, #0]
 8005968:	68f8      	ldr	r0, [r7, #12]
 800596a:	f000 fe27 	bl	80065bc <SPI_EndRxTxTransaction>
 800596e:	4603      	mov	r3, r0
 8005970:	2b00      	cmp	r3, #0
 8005972:	d002      	beq.n	800597a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2220      	movs	r2, #32
 8005978:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d10a      	bne.n	8005998 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005982:	2300      	movs	r3, #0
 8005984:	613b      	str	r3, [r7, #16]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	613b      	str	r3, [r7, #16]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	613b      	str	r3, [r7, #16]
 8005996:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800599c:	2b00      	cmp	r3, #0
 800599e:	d002      	beq.n	80059a6 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	77fb      	strb	r3, [r7, #31]
 80059a4:	e000      	b.n	80059a8 <HAL_SPI_Transmit+0x2c2>
  }

error:
 80059a6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2201      	movs	r2, #1
 80059ac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2200      	movs	r2, #0
 80059b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80059b8:	7ffb      	ldrb	r3, [r7, #31]
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3720      	adds	r7, #32
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}

080059c2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059c2:	b580      	push	{r7, lr}
 80059c4:	b088      	sub	sp, #32
 80059c6:	af02      	add	r7, sp, #8
 80059c8:	60f8      	str	r0, [r7, #12]
 80059ca:	60b9      	str	r1, [r7, #8]
 80059cc:	603b      	str	r3, [r7, #0]
 80059ce:	4613      	mov	r3, r2
 80059d0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80059d2:	2300      	movs	r3, #0
 80059d4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059de:	d112      	bne.n	8005a06 <HAL_SPI_Receive+0x44>
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d10e      	bne.n	8005a06 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2204      	movs	r2, #4
 80059ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80059f0:	88fa      	ldrh	r2, [r7, #6]
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	9300      	str	r3, [sp, #0]
 80059f6:	4613      	mov	r3, r2
 80059f8:	68ba      	ldr	r2, [r7, #8]
 80059fa:	68b9      	ldr	r1, [r7, #8]
 80059fc:	68f8      	ldr	r0, [r7, #12]
 80059fe:	f000 f910 	bl	8005c22 <HAL_SPI_TransmitReceive>
 8005a02:	4603      	mov	r3, r0
 8005a04:	e109      	b.n	8005c1a <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d101      	bne.n	8005a14 <HAL_SPI_Receive+0x52>
 8005a10:	2302      	movs	r3, #2
 8005a12:	e102      	b.n	8005c1a <HAL_SPI_Receive+0x258>
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a1c:	f7fd fcda 	bl	80033d4 <HAL_GetTick>
 8005a20:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	d002      	beq.n	8005a34 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005a2e:	2302      	movs	r3, #2
 8005a30:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005a32:	e0e9      	b.n	8005c08 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d002      	beq.n	8005a40 <HAL_SPI_Receive+0x7e>
 8005a3a:	88fb      	ldrh	r3, [r7, #6]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d102      	bne.n	8005a46 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005a44:	e0e0      	b.n	8005c08 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2204      	movs	r2, #4
 8005a4a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2200      	movs	r2, #0
 8005a52:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	68ba      	ldr	r2, [r7, #8]
 8005a58:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	88fa      	ldrh	r2, [r7, #6]
 8005a5e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	88fa      	ldrh	r2, [r7, #6]
 8005a66:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2200      	movs	r2, #0
 8005a74:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2200      	movs	r2, #0
 8005a86:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a90:	d908      	bls.n	8005aa4 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	685a      	ldr	r2, [r3, #4]
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005aa0:	605a      	str	r2, [r3, #4]
 8005aa2:	e007      	b.n	8005ab4 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	685a      	ldr	r2, [r3, #4]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005ab2:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005abc:	d10f      	bne.n	8005ade <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005acc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005adc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ae8:	2b40      	cmp	r3, #64	; 0x40
 8005aea:	d007      	beq.n	8005afc <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005afa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b04:	d867      	bhi.n	8005bd6 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005b06:	e030      	b.n	8005b6a <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	f003 0301 	and.w	r3, r3, #1
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d117      	bne.n	8005b46 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f103 020c 	add.w	r2, r3, #12
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b22:	7812      	ldrb	r2, [r2, #0]
 8005b24:	b2d2      	uxtb	r2, r2
 8005b26:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b2c:	1c5a      	adds	r2, r3, #1
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b38:	b29b      	uxth	r3, r3
 8005b3a:	3b01      	subs	r3, #1
 8005b3c:	b29a      	uxth	r2, r3
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005b44:	e011      	b.n	8005b6a <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b46:	f7fd fc45 	bl	80033d4 <HAL_GetTick>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	1ad3      	subs	r3, r2, r3
 8005b50:	683a      	ldr	r2, [r7, #0]
 8005b52:	429a      	cmp	r2, r3
 8005b54:	d803      	bhi.n	8005b5e <HAL_SPI_Receive+0x19c>
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b5c:	d102      	bne.n	8005b64 <HAL_SPI_Receive+0x1a2>
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d102      	bne.n	8005b6a <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8005b64:	2303      	movs	r3, #3
 8005b66:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005b68:	e04e      	b.n	8005c08 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b70:	b29b      	uxth	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d1c8      	bne.n	8005b08 <HAL_SPI_Receive+0x146>
 8005b76:	e034      	b.n	8005be2 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	f003 0301 	and.w	r3, r3, #1
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d115      	bne.n	8005bb2 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	68da      	ldr	r2, [r3, #12]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b90:	b292      	uxth	r2, r2
 8005b92:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b98:	1c9a      	adds	r2, r3, #2
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005bb0:	e011      	b.n	8005bd6 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005bb2:	f7fd fc0f 	bl	80033d4 <HAL_GetTick>
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	1ad3      	subs	r3, r2, r3
 8005bbc:	683a      	ldr	r2, [r7, #0]
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d803      	bhi.n	8005bca <HAL_SPI_Receive+0x208>
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bc8:	d102      	bne.n	8005bd0 <HAL_SPI_Receive+0x20e>
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d102      	bne.n	8005bd6 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8005bd0:	2303      	movs	r3, #3
 8005bd2:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005bd4:	e018      	b.n	8005c08 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d1ca      	bne.n	8005b78 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005be2:	693a      	ldr	r2, [r7, #16]
 8005be4:	6839      	ldr	r1, [r7, #0]
 8005be6:	68f8      	ldr	r0, [r7, #12]
 8005be8:	f000 fc6c 	bl	80064c4 <SPI_EndRxTransaction>
 8005bec:	4603      	mov	r3, r0
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d002      	beq.n	8005bf8 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2220      	movs	r2, #32
 8005bf6:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d002      	beq.n	8005c06 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	75fb      	strb	r3, [r7, #23]
 8005c04:	e000      	b.n	8005c08 <HAL_SPI_Receive+0x246>
  }

error :
 8005c06:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2200      	movs	r2, #0
 8005c14:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005c18:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3718      	adds	r7, #24
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}

08005c22 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005c22:	b580      	push	{r7, lr}
 8005c24:	b08a      	sub	sp, #40	; 0x28
 8005c26:	af00      	add	r7, sp, #0
 8005c28:	60f8      	str	r0, [r7, #12]
 8005c2a:	60b9      	str	r1, [r7, #8]
 8005c2c:	607a      	str	r2, [r7, #4]
 8005c2e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005c30:	2301      	movs	r3, #1
 8005c32:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005c34:	2300      	movs	r3, #0
 8005c36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d101      	bne.n	8005c48 <HAL_SPI_TransmitReceive+0x26>
 8005c44:	2302      	movs	r3, #2
 8005c46:	e1fb      	b.n	8006040 <HAL_SPI_TransmitReceive+0x41e>
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c50:	f7fd fbc0 	bl	80033d4 <HAL_GetTick>
 8005c54:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005c5c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005c64:	887b      	ldrh	r3, [r7, #2]
 8005c66:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005c68:	887b      	ldrh	r3, [r7, #2]
 8005c6a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005c6c:	7efb      	ldrb	r3, [r7, #27]
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d00e      	beq.n	8005c90 <HAL_SPI_TransmitReceive+0x6e>
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c78:	d106      	bne.n	8005c88 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d102      	bne.n	8005c88 <HAL_SPI_TransmitReceive+0x66>
 8005c82:	7efb      	ldrb	r3, [r7, #27]
 8005c84:	2b04      	cmp	r3, #4
 8005c86:	d003      	beq.n	8005c90 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005c88:	2302      	movs	r3, #2
 8005c8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005c8e:	e1cd      	b.n	800602c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d005      	beq.n	8005ca2 <HAL_SPI_TransmitReceive+0x80>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d002      	beq.n	8005ca2 <HAL_SPI_TransmitReceive+0x80>
 8005c9c:	887b      	ldrh	r3, [r7, #2]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d103      	bne.n	8005caa <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005ca8:	e1c0      	b.n	800602c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	2b04      	cmp	r3, #4
 8005cb4:	d003      	beq.n	8005cbe <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2205      	movs	r2, #5
 8005cba:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	887a      	ldrh	r2, [r7, #2]
 8005cce:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	887a      	ldrh	r2, [r7, #2]
 8005cd6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	68ba      	ldr	r2, [r7, #8]
 8005cde:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	887a      	ldrh	r2, [r7, #2]
 8005ce4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	887a      	ldrh	r2, [r7, #2]
 8005cea:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005d00:	d802      	bhi.n	8005d08 <HAL_SPI_TransmitReceive+0xe6>
 8005d02:	8a3b      	ldrh	r3, [r7, #16]
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d908      	bls.n	8005d1a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	685a      	ldr	r2, [r3, #4]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005d16:	605a      	str	r2, [r3, #4]
 8005d18:	e007      	b.n	8005d2a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	685a      	ldr	r2, [r3, #4]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005d28:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d34:	2b40      	cmp	r3, #64	; 0x40
 8005d36:	d007      	beq.n	8005d48 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005d50:	d97c      	bls.n	8005e4c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d002      	beq.n	8005d60 <HAL_SPI_TransmitReceive+0x13e>
 8005d5a:	8a7b      	ldrh	r3, [r7, #18]
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d169      	bne.n	8005e34 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d64:	881a      	ldrh	r2, [r3, #0]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d70:	1c9a      	adds	r2, r3, #2
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	b29a      	uxth	r2, r3
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d84:	e056      	b.n	8005e34 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	f003 0302 	and.w	r3, r3, #2
 8005d90:	2b02      	cmp	r3, #2
 8005d92:	d11b      	bne.n	8005dcc <HAL_SPI_TransmitReceive+0x1aa>
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d016      	beq.n	8005dcc <HAL_SPI_TransmitReceive+0x1aa>
 8005d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d113      	bne.n	8005dcc <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da8:	881a      	ldrh	r2, [r3, #0]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005db4:	1c9a      	adds	r2, r3, #2
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	3b01      	subs	r3, #1
 8005dc2:	b29a      	uxth	r2, r3
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	f003 0301 	and.w	r3, r3, #1
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d11c      	bne.n	8005e14 <HAL_SPI_TransmitReceive+0x1f2>
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d016      	beq.n	8005e14 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	68da      	ldr	r2, [r3, #12]
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df0:	b292      	uxth	r2, r2
 8005df2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df8:	1c9a      	adds	r2, r3, #2
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	3b01      	subs	r3, #1
 8005e08:	b29a      	uxth	r2, r3
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e10:	2301      	movs	r3, #1
 8005e12:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005e14:	f7fd fade 	bl	80033d4 <HAL_GetTick>
 8005e18:	4602      	mov	r2, r0
 8005e1a:	69fb      	ldr	r3, [r7, #28]
 8005e1c:	1ad3      	subs	r3, r2, r3
 8005e1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d807      	bhi.n	8005e34 <HAL_SPI_TransmitReceive+0x212>
 8005e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e2a:	d003      	beq.n	8005e34 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005e2c:	2303      	movs	r3, #3
 8005e2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005e32:	e0fb      	b.n	800602c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d1a3      	bne.n	8005d86 <HAL_SPI_TransmitReceive+0x164>
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d19d      	bne.n	8005d86 <HAL_SPI_TransmitReceive+0x164>
 8005e4a:	e0df      	b.n	800600c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d003      	beq.n	8005e5c <HAL_SPI_TransmitReceive+0x23a>
 8005e54:	8a7b      	ldrh	r3, [r7, #18]
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	f040 80cb 	bne.w	8005ff2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	2b01      	cmp	r3, #1
 8005e64:	d912      	bls.n	8005e8c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e6a:	881a      	ldrh	r2, [r3, #0]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e76:	1c9a      	adds	r2, r3, #2
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e80:	b29b      	uxth	r3, r3
 8005e82:	3b02      	subs	r3, #2
 8005e84:	b29a      	uxth	r2, r3
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e8a:	e0b2      	b.n	8005ff2 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	330c      	adds	r3, #12
 8005e96:	7812      	ldrb	r2, [r2, #0]
 8005e98:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e9e:	1c5a      	adds	r2, r3, #1
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	3b01      	subs	r3, #1
 8005eac:	b29a      	uxth	r2, r3
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005eb2:	e09e      	b.n	8005ff2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	f003 0302 	and.w	r3, r3, #2
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d134      	bne.n	8005f2c <HAL_SPI_TransmitReceive+0x30a>
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d02f      	beq.n	8005f2c <HAL_SPI_TransmitReceive+0x30a>
 8005ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ece:	2b01      	cmp	r3, #1
 8005ed0:	d12c      	bne.n	8005f2c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d912      	bls.n	8005f02 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ee0:	881a      	ldrh	r2, [r3, #0]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eec:	1c9a      	adds	r2, r3, #2
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	3b02      	subs	r3, #2
 8005efa:	b29a      	uxth	r2, r3
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f00:	e012      	b.n	8005f28 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	330c      	adds	r3, #12
 8005f0c:	7812      	ldrb	r2, [r2, #0]
 8005f0e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f14:	1c5a      	adds	r2, r3, #1
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	3b01      	subs	r3, #1
 8005f22:	b29a      	uxth	r2, r3
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	f003 0301 	and.w	r3, r3, #1
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	d148      	bne.n	8005fcc <HAL_SPI_TransmitReceive+0x3aa>
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d042      	beq.n	8005fcc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	2b01      	cmp	r3, #1
 8005f50:	d923      	bls.n	8005f9a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68da      	ldr	r2, [r3, #12]
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f5c:	b292      	uxth	r2, r2
 8005f5e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f64:	1c9a      	adds	r2, r3, #2
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	3b02      	subs	r3, #2
 8005f74:	b29a      	uxth	r2, r3
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d81f      	bhi.n	8005fc8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	685a      	ldr	r2, [r3, #4]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f96:	605a      	str	r2, [r3, #4]
 8005f98:	e016      	b.n	8005fc8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f103 020c 	add.w	r2, r3, #12
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa6:	7812      	ldrb	r2, [r2, #0]
 8005fa8:	b2d2      	uxtb	r2, r2
 8005faa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fb0:	1c5a      	adds	r2, r3, #1
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	3b01      	subs	r3, #1
 8005fc0:	b29a      	uxth	r2, r3
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005fcc:	f7fd fa02 	bl	80033d4 <HAL_GetTick>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	1ad3      	subs	r3, r2, r3
 8005fd6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d803      	bhi.n	8005fe4 <HAL_SPI_TransmitReceive+0x3c2>
 8005fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fe2:	d102      	bne.n	8005fea <HAL_SPI_TransmitReceive+0x3c8>
 8005fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d103      	bne.n	8005ff2 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8005fea:	2303      	movs	r3, #3
 8005fec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005ff0:	e01c      	b.n	800602c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	f47f af5b 	bne.w	8005eb4 <HAL_SPI_TransmitReceive+0x292>
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006004:	b29b      	uxth	r3, r3
 8006006:	2b00      	cmp	r3, #0
 8006008:	f47f af54 	bne.w	8005eb4 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800600c:	69fa      	ldr	r2, [r7, #28]
 800600e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f000 fad3 	bl	80065bc <SPI_EndRxTxTransaction>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d006      	beq.n	800602a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800601c:	2301      	movs	r3, #1
 800601e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2220      	movs	r2, #32
 8006026:	661a      	str	r2, [r3, #96]	; 0x60
 8006028:	e000      	b.n	800602c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800602a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2200      	movs	r2, #0
 8006038:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800603c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006040:	4618      	mov	r0, r3
 8006042:	3728      	adds	r7, #40	; 0x28
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}

08006048 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b088      	sub	sp, #32
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006060:	69bb      	ldr	r3, [r7, #24]
 8006062:	099b      	lsrs	r3, r3, #6
 8006064:	f003 0301 	and.w	r3, r3, #1
 8006068:	2b00      	cmp	r3, #0
 800606a:	d10f      	bne.n	800608c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800606c:	69bb      	ldr	r3, [r7, #24]
 800606e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006072:	2b00      	cmp	r3, #0
 8006074:	d00a      	beq.n	800608c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006076:	69fb      	ldr	r3, [r7, #28]
 8006078:	099b      	lsrs	r3, r3, #6
 800607a:	f003 0301 	and.w	r3, r3, #1
 800607e:	2b00      	cmp	r3, #0
 8006080:	d004      	beq.n	800608c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	4798      	blx	r3
    return;
 800608a:	e0d7      	b.n	800623c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800608c:	69bb      	ldr	r3, [r7, #24]
 800608e:	085b      	lsrs	r3, r3, #1
 8006090:	f003 0301 	and.w	r3, r3, #1
 8006094:	2b00      	cmp	r3, #0
 8006096:	d00a      	beq.n	80060ae <HAL_SPI_IRQHandler+0x66>
 8006098:	69fb      	ldr	r3, [r7, #28]
 800609a:	09db      	lsrs	r3, r3, #7
 800609c:	f003 0301 	and.w	r3, r3, #1
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d004      	beq.n	80060ae <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060a8:	6878      	ldr	r0, [r7, #4]
 80060aa:	4798      	blx	r3
    return;
 80060ac:	e0c6      	b.n	800623c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80060ae:	69bb      	ldr	r3, [r7, #24]
 80060b0:	095b      	lsrs	r3, r3, #5
 80060b2:	f003 0301 	and.w	r3, r3, #1
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d10c      	bne.n	80060d4 <HAL_SPI_IRQHandler+0x8c>
 80060ba:	69bb      	ldr	r3, [r7, #24]
 80060bc:	099b      	lsrs	r3, r3, #6
 80060be:	f003 0301 	and.w	r3, r3, #1
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d106      	bne.n	80060d4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80060c6:	69bb      	ldr	r3, [r7, #24]
 80060c8:	0a1b      	lsrs	r3, r3, #8
 80060ca:	f003 0301 	and.w	r3, r3, #1
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	f000 80b4 	beq.w	800623c <HAL_SPI_IRQHandler+0x1f4>
 80060d4:	69fb      	ldr	r3, [r7, #28]
 80060d6:	095b      	lsrs	r3, r3, #5
 80060d8:	f003 0301 	and.w	r3, r3, #1
 80060dc:	2b00      	cmp	r3, #0
 80060de:	f000 80ad 	beq.w	800623c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80060e2:	69bb      	ldr	r3, [r7, #24]
 80060e4:	099b      	lsrs	r3, r3, #6
 80060e6:	f003 0301 	and.w	r3, r3, #1
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d023      	beq.n	8006136 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	2b03      	cmp	r3, #3
 80060f8:	d011      	beq.n	800611e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060fe:	f043 0204 	orr.w	r2, r3, #4
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006106:	2300      	movs	r3, #0
 8006108:	617b      	str	r3, [r7, #20]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	617b      	str	r3, [r7, #20]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	617b      	str	r3, [r7, #20]
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	e00b      	b.n	8006136 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800611e:	2300      	movs	r3, #0
 8006120:	613b      	str	r3, [r7, #16]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	68db      	ldr	r3, [r3, #12]
 8006128:	613b      	str	r3, [r7, #16]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	613b      	str	r3, [r7, #16]
 8006132:	693b      	ldr	r3, [r7, #16]
        return;
 8006134:	e082      	b.n	800623c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006136:	69bb      	ldr	r3, [r7, #24]
 8006138:	095b      	lsrs	r3, r3, #5
 800613a:	f003 0301 	and.w	r3, r3, #1
 800613e:	2b00      	cmp	r3, #0
 8006140:	d014      	beq.n	800616c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006146:	f043 0201 	orr.w	r2, r3, #1
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800614e:	2300      	movs	r3, #0
 8006150:	60fb      	str	r3, [r7, #12]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	60fb      	str	r3, [r7, #12]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006168:	601a      	str	r2, [r3, #0]
 800616a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800616c:	69bb      	ldr	r3, [r7, #24]
 800616e:	0a1b      	lsrs	r3, r3, #8
 8006170:	f003 0301 	and.w	r3, r3, #1
 8006174:	2b00      	cmp	r3, #0
 8006176:	d00c      	beq.n	8006192 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800617c:	f043 0208 	orr.w	r2, r3, #8
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006184:	2300      	movs	r3, #0
 8006186:	60bb      	str	r3, [r7, #8]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	60bb      	str	r3, [r7, #8]
 8006190:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006196:	2b00      	cmp	r3, #0
 8006198:	d04f      	beq.n	800623a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	685a      	ldr	r2, [r3, #4]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80061a8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2201      	movs	r2, #1
 80061ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80061b2:	69fb      	ldr	r3, [r7, #28]
 80061b4:	f003 0302 	and.w	r3, r3, #2
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d104      	bne.n	80061c6 <HAL_SPI_IRQHandler+0x17e>
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	f003 0301 	and.w	r3, r3, #1
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d034      	beq.n	8006230 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	685a      	ldr	r2, [r3, #4]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f022 0203 	bic.w	r2, r2, #3
 80061d4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d011      	beq.n	8006202 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061e2:	4a18      	ldr	r2, [pc, #96]	; (8006244 <HAL_SPI_IRQHandler+0x1fc>)
 80061e4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061ea:	4618      	mov	r0, r3
 80061ec:	f7fd fb52 	bl	8003894 <HAL_DMA_Abort_IT>
 80061f0:	4603      	mov	r3, r0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d005      	beq.n	8006202 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061fa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006206:	2b00      	cmp	r3, #0
 8006208:	d016      	beq.n	8006238 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800620e:	4a0d      	ldr	r2, [pc, #52]	; (8006244 <HAL_SPI_IRQHandler+0x1fc>)
 8006210:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006216:	4618      	mov	r0, r3
 8006218:	f7fd fb3c 	bl	8003894 <HAL_DMA_Abort_IT>
 800621c:	4603      	mov	r3, r0
 800621e:	2b00      	cmp	r3, #0
 8006220:	d00a      	beq.n	8006238 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006226:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800622e:	e003      	b.n	8006238 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006230:	6878      	ldr	r0, [r7, #4]
 8006232:	f000 f809 	bl	8006248 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006236:	e000      	b.n	800623a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006238:	bf00      	nop
    return;
 800623a:	bf00      	nop
  }
}
 800623c:	3720      	adds	r7, #32
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}
 8006242:	bf00      	nop
 8006244:	0800625d 	.word	0x0800625d

08006248 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006248:	b480      	push	{r7}
 800624a:	b083      	sub	sp, #12
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006250:	bf00      	nop
 8006252:	370c      	adds	r7, #12
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr

0800625c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b084      	sub	sp, #16
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006268:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2200      	movs	r2, #0
 800626e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2200      	movs	r2, #0
 8006276:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006278:	68f8      	ldr	r0, [r7, #12]
 800627a:	f7ff ffe5 	bl	8006248 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800627e:	bf00      	nop
 8006280:	3710      	adds	r7, #16
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
	...

08006288 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b088      	sub	sp, #32
 800628c:	af00      	add	r7, sp, #0
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	60b9      	str	r1, [r7, #8]
 8006292:	603b      	str	r3, [r7, #0]
 8006294:	4613      	mov	r3, r2
 8006296:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006298:	f7fd f89c 	bl	80033d4 <HAL_GetTick>
 800629c:	4602      	mov	r2, r0
 800629e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062a0:	1a9b      	subs	r3, r3, r2
 80062a2:	683a      	ldr	r2, [r7, #0]
 80062a4:	4413      	add	r3, r2
 80062a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80062a8:	f7fd f894 	bl	80033d4 <HAL_GetTick>
 80062ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80062ae:	4b39      	ldr	r3, [pc, #228]	; (8006394 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	015b      	lsls	r3, r3, #5
 80062b4:	0d1b      	lsrs	r3, r3, #20
 80062b6:	69fa      	ldr	r2, [r7, #28]
 80062b8:	fb02 f303 	mul.w	r3, r2, r3
 80062bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80062be:	e054      	b.n	800636a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062c6:	d050      	beq.n	800636a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80062c8:	f7fd f884 	bl	80033d4 <HAL_GetTick>
 80062cc:	4602      	mov	r2, r0
 80062ce:	69bb      	ldr	r3, [r7, #24]
 80062d0:	1ad3      	subs	r3, r2, r3
 80062d2:	69fa      	ldr	r2, [r7, #28]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d902      	bls.n	80062de <SPI_WaitFlagStateUntilTimeout+0x56>
 80062d8:	69fb      	ldr	r3, [r7, #28]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d13d      	bne.n	800635a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	685a      	ldr	r2, [r3, #4]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80062ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80062f6:	d111      	bne.n	800631c <SPI_WaitFlagStateUntilTimeout+0x94>
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006300:	d004      	beq.n	800630c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800630a:	d107      	bne.n	800631c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800631a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006320:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006324:	d10f      	bne.n	8006346 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	681a      	ldr	r2, [r3, #0]
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006334:	601a      	str	r2, [r3, #0]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006344:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2201      	movs	r2, #1
 800634a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2200      	movs	r2, #0
 8006352:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006356:	2303      	movs	r3, #3
 8006358:	e017      	b.n	800638a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d101      	bne.n	8006364 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006360:	2300      	movs	r3, #0
 8006362:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	3b01      	subs	r3, #1
 8006368:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	689a      	ldr	r2, [r3, #8]
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	4013      	ands	r3, r2
 8006374:	68ba      	ldr	r2, [r7, #8]
 8006376:	429a      	cmp	r2, r3
 8006378:	bf0c      	ite	eq
 800637a:	2301      	moveq	r3, #1
 800637c:	2300      	movne	r3, #0
 800637e:	b2db      	uxtb	r3, r3
 8006380:	461a      	mov	r2, r3
 8006382:	79fb      	ldrb	r3, [r7, #7]
 8006384:	429a      	cmp	r2, r3
 8006386:	d19b      	bne.n	80062c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006388:	2300      	movs	r3, #0
}
 800638a:	4618      	mov	r0, r3
 800638c:	3720      	adds	r7, #32
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
 8006392:	bf00      	nop
 8006394:	20000070 	.word	0x20000070

08006398 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b08a      	sub	sp, #40	; 0x28
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]
 80063a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80063a6:	2300      	movs	r3, #0
 80063a8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80063aa:	f7fd f813 	bl	80033d4 <HAL_GetTick>
 80063ae:	4602      	mov	r2, r0
 80063b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063b2:	1a9b      	subs	r3, r3, r2
 80063b4:	683a      	ldr	r2, [r7, #0]
 80063b6:	4413      	add	r3, r2
 80063b8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80063ba:	f7fd f80b 	bl	80033d4 <HAL_GetTick>
 80063be:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	330c      	adds	r3, #12
 80063c6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80063c8:	4b3d      	ldr	r3, [pc, #244]	; (80064c0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	4613      	mov	r3, r2
 80063ce:	009b      	lsls	r3, r3, #2
 80063d0:	4413      	add	r3, r2
 80063d2:	00da      	lsls	r2, r3, #3
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	0d1b      	lsrs	r3, r3, #20
 80063d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063da:	fb02 f303 	mul.w	r3, r2, r3
 80063de:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80063e0:	e060      	b.n	80064a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80063e8:	d107      	bne.n	80063fa <SPI_WaitFifoStateUntilTimeout+0x62>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d104      	bne.n	80063fa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80063f0:	69fb      	ldr	r3, [r7, #28]
 80063f2:	781b      	ldrb	r3, [r3, #0]
 80063f4:	b2db      	uxtb	r3, r3
 80063f6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80063f8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006400:	d050      	beq.n	80064a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006402:	f7fc ffe7 	bl	80033d4 <HAL_GetTick>
 8006406:	4602      	mov	r2, r0
 8006408:	6a3b      	ldr	r3, [r7, #32]
 800640a:	1ad3      	subs	r3, r2, r3
 800640c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800640e:	429a      	cmp	r2, r3
 8006410:	d902      	bls.n	8006418 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006414:	2b00      	cmp	r3, #0
 8006416:	d13d      	bne.n	8006494 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	685a      	ldr	r2, [r3, #4]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006426:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006430:	d111      	bne.n	8006456 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	689b      	ldr	r3, [r3, #8]
 8006436:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800643a:	d004      	beq.n	8006446 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006444:	d107      	bne.n	8006456 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006454:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800645a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800645e:	d10f      	bne.n	8006480 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800646e:	601a      	str	r2, [r3, #0]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800647e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2201      	movs	r2, #1
 8006484:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2200      	movs	r2, #0
 800648c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006490:	2303      	movs	r3, #3
 8006492:	e010      	b.n	80064b6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006494:	69bb      	ldr	r3, [r7, #24]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d101      	bne.n	800649e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800649a:	2300      	movs	r3, #0
 800649c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800649e:	69bb      	ldr	r3, [r7, #24]
 80064a0:	3b01      	subs	r3, #1
 80064a2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	689a      	ldr	r2, [r3, #8]
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	4013      	ands	r3, r2
 80064ae:	687a      	ldr	r2, [r7, #4]
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d196      	bne.n	80063e2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3728      	adds	r7, #40	; 0x28
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
 80064be:	bf00      	nop
 80064c0:	20000070 	.word	0x20000070

080064c4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b088      	sub	sp, #32
 80064c8:	af02      	add	r7, sp, #8
 80064ca:	60f8      	str	r0, [r7, #12]
 80064cc:	60b9      	str	r1, [r7, #8]
 80064ce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064d8:	d111      	bne.n	80064fe <SPI_EndRxTransaction+0x3a>
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064e2:	d004      	beq.n	80064ee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064ec:	d107      	bne.n	80064fe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064fc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006506:	d112      	bne.n	800652e <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	9300      	str	r3, [sp, #0]
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	2200      	movs	r2, #0
 8006510:	2180      	movs	r1, #128	; 0x80
 8006512:	68f8      	ldr	r0, [r7, #12]
 8006514:	f7ff feb8 	bl	8006288 <SPI_WaitFlagStateUntilTimeout>
 8006518:	4603      	mov	r3, r0
 800651a:	2b00      	cmp	r3, #0
 800651c:	d021      	beq.n	8006562 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006522:	f043 0220 	orr.w	r2, r3, #32
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800652a:	2303      	movs	r3, #3
 800652c:	e03d      	b.n	80065aa <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in s */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800652e:	4b21      	ldr	r3, [pc, #132]	; (80065b4 <SPI_EndRxTransaction+0xf0>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a21      	ldr	r2, [pc, #132]	; (80065b8 <SPI_EndRxTransaction+0xf4>)
 8006534:	fba2 2303 	umull	r2, r3, r2, r3
 8006538:	0d5b      	lsrs	r3, r3, #21
 800653a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800653e:	fb02 f303 	mul.w	r3, r2, r3
 8006542:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d00a      	beq.n	8006560 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	3b01      	subs	r3, #1
 800654e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800655a:	2b80      	cmp	r3, #128	; 0x80
 800655c:	d0f2      	beq.n	8006544 <SPI_EndRxTransaction+0x80>
 800655e:	e000      	b.n	8006562 <SPI_EndRxTransaction+0x9e>
        break;
 8006560:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800656a:	d11d      	bne.n	80065a8 <SPI_EndRxTransaction+0xe4>
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006574:	d004      	beq.n	8006580 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800657e:	d113      	bne.n	80065a8 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	9300      	str	r3, [sp, #0]
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	2200      	movs	r2, #0
 8006588:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800658c:	68f8      	ldr	r0, [r7, #12]
 800658e:	f7ff ff03 	bl	8006398 <SPI_WaitFifoStateUntilTimeout>
 8006592:	4603      	mov	r3, r0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d007      	beq.n	80065a8 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800659c:	f043 0220 	orr.w	r2, r3, #32
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80065a4:	2303      	movs	r3, #3
 80065a6:	e000      	b.n	80065aa <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3718      	adds	r7, #24
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	bf00      	nop
 80065b4:	20000070 	.word	0x20000070
 80065b8:	165e9f81 	.word	0x165e9f81

080065bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b088      	sub	sp, #32
 80065c0:	af02      	add	r7, sp, #8
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	60b9      	str	r1, [r7, #8]
 80065c6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	9300      	str	r3, [sp, #0]
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80065d4:	68f8      	ldr	r0, [r7, #12]
 80065d6:	f7ff fedf 	bl	8006398 <SPI_WaitFifoStateUntilTimeout>
 80065da:	4603      	mov	r3, r0
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d007      	beq.n	80065f0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065e4:	f043 0220 	orr.w	r2, r3, #32
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80065ec:	2303      	movs	r3, #3
 80065ee:	e046      	b.n	800667e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80065f0:	4b25      	ldr	r3, [pc, #148]	; (8006688 <SPI_EndRxTxTransaction+0xcc>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a25      	ldr	r2, [pc, #148]	; (800668c <SPI_EndRxTxTransaction+0xd0>)
 80065f6:	fba2 2303 	umull	r2, r3, r2, r3
 80065fa:	0d5b      	lsrs	r3, r3, #21
 80065fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006600:	fb02 f303 	mul.w	r3, r2, r3
 8006604:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800660e:	d112      	bne.n	8006636 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	9300      	str	r3, [sp, #0]
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	2200      	movs	r2, #0
 8006618:	2180      	movs	r1, #128	; 0x80
 800661a:	68f8      	ldr	r0, [r7, #12]
 800661c:	f7ff fe34 	bl	8006288 <SPI_WaitFlagStateUntilTimeout>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d016      	beq.n	8006654 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800662a:	f043 0220 	orr.w	r2, r3, #32
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006632:	2303      	movs	r3, #3
 8006634:	e023      	b.n	800667e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d00a      	beq.n	8006652 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	3b01      	subs	r3, #1
 8006640:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800664c:	2b80      	cmp	r3, #128	; 0x80
 800664e:	d0f2      	beq.n	8006636 <SPI_EndRxTxTransaction+0x7a>
 8006650:	e000      	b.n	8006654 <SPI_EndRxTxTransaction+0x98>
        break;
 8006652:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	9300      	str	r3, [sp, #0]
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	2200      	movs	r2, #0
 800665c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006660:	68f8      	ldr	r0, [r7, #12]
 8006662:	f7ff fe99 	bl	8006398 <SPI_WaitFifoStateUntilTimeout>
 8006666:	4603      	mov	r3, r0
 8006668:	2b00      	cmp	r3, #0
 800666a:	d007      	beq.n	800667c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006670:	f043 0220 	orr.w	r2, r3, #32
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006678:	2303      	movs	r3, #3
 800667a:	e000      	b.n	800667e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800667c:	2300      	movs	r3, #0
}
 800667e:	4618      	mov	r0, r3
 8006680:	3718      	adds	r7, #24
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}
 8006686:	bf00      	nop
 8006688:	20000070 	.word	0x20000070
 800668c:	165e9f81 	.word	0x165e9f81

08006690 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b082      	sub	sp, #8
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d101      	bne.n	80066a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	e049      	b.n	8006736 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d106      	bne.n	80066bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f7fc fc8c 	bl	8002fd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2202      	movs	r2, #2
 80066c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	3304      	adds	r3, #4
 80066cc:	4619      	mov	r1, r3
 80066ce:	4610      	mov	r0, r2
 80066d0:	f000 fac0 	bl	8006c54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2201      	movs	r2, #1
 8006730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006734:	2300      	movs	r3, #0
}
 8006736:	4618      	mov	r0, r3
 8006738:	3708      	adds	r7, #8
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}
	...

08006740 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006740:	b480      	push	{r7}
 8006742:	b085      	sub	sp, #20
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800674e:	b2db      	uxtb	r3, r3
 8006750:	2b01      	cmp	r3, #1
 8006752:	d001      	beq.n	8006758 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006754:	2301      	movs	r3, #1
 8006756:	e054      	b.n	8006802 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2202      	movs	r2, #2
 800675c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	68da      	ldr	r2, [r3, #12]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f042 0201 	orr.w	r2, r2, #1
 800676e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4a26      	ldr	r2, [pc, #152]	; (8006810 <HAL_TIM_Base_Start_IT+0xd0>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d022      	beq.n	80067c0 <HAL_TIM_Base_Start_IT+0x80>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006782:	d01d      	beq.n	80067c0 <HAL_TIM_Base_Start_IT+0x80>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a22      	ldr	r2, [pc, #136]	; (8006814 <HAL_TIM_Base_Start_IT+0xd4>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d018      	beq.n	80067c0 <HAL_TIM_Base_Start_IT+0x80>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a21      	ldr	r2, [pc, #132]	; (8006818 <HAL_TIM_Base_Start_IT+0xd8>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d013      	beq.n	80067c0 <HAL_TIM_Base_Start_IT+0x80>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	4a1f      	ldr	r2, [pc, #124]	; (800681c <HAL_TIM_Base_Start_IT+0xdc>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d00e      	beq.n	80067c0 <HAL_TIM_Base_Start_IT+0x80>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4a1e      	ldr	r2, [pc, #120]	; (8006820 <HAL_TIM_Base_Start_IT+0xe0>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d009      	beq.n	80067c0 <HAL_TIM_Base_Start_IT+0x80>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a1c      	ldr	r2, [pc, #112]	; (8006824 <HAL_TIM_Base_Start_IT+0xe4>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d004      	beq.n	80067c0 <HAL_TIM_Base_Start_IT+0x80>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4a1b      	ldr	r2, [pc, #108]	; (8006828 <HAL_TIM_Base_Start_IT+0xe8>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d115      	bne.n	80067ec <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	689a      	ldr	r2, [r3, #8]
 80067c6:	4b19      	ldr	r3, [pc, #100]	; (800682c <HAL_TIM_Base_Start_IT+0xec>)
 80067c8:	4013      	ands	r3, r2
 80067ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2b06      	cmp	r3, #6
 80067d0:	d015      	beq.n	80067fe <HAL_TIM_Base_Start_IT+0xbe>
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067d8:	d011      	beq.n	80067fe <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	681a      	ldr	r2, [r3, #0]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f042 0201 	orr.w	r2, r2, #1
 80067e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067ea:	e008      	b.n	80067fe <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	681a      	ldr	r2, [r3, #0]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f042 0201 	orr.w	r2, r2, #1
 80067fa:	601a      	str	r2, [r3, #0]
 80067fc:	e000      	b.n	8006800 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067fe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006800:	2300      	movs	r3, #0
}
 8006802:	4618      	mov	r0, r3
 8006804:	3714      	adds	r7, #20
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop
 8006810:	40010000 	.word	0x40010000
 8006814:	40000400 	.word	0x40000400
 8006818:	40000800 	.word	0x40000800
 800681c:	40000c00 	.word	0x40000c00
 8006820:	40010400 	.word	0x40010400
 8006824:	40014000 	.word	0x40014000
 8006828:	40001800 	.word	0x40001800
 800682c:	00010007 	.word	0x00010007

08006830 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b082      	sub	sp, #8
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	f003 0302 	and.w	r3, r3, #2
 8006842:	2b02      	cmp	r3, #2
 8006844:	d122      	bne.n	800688c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	f003 0302 	and.w	r3, r3, #2
 8006850:	2b02      	cmp	r3, #2
 8006852:	d11b      	bne.n	800688c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f06f 0202 	mvn.w	r2, #2
 800685c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2201      	movs	r2, #1
 8006862:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	699b      	ldr	r3, [r3, #24]
 800686a:	f003 0303 	and.w	r3, r3, #3
 800686e:	2b00      	cmp	r3, #0
 8006870:	d003      	beq.n	800687a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f000 f9d0 	bl	8006c18 <HAL_TIM_IC_CaptureCallback>
 8006878:	e005      	b.n	8006886 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f000 f9c2 	bl	8006c04 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f000 f9d3 	bl	8006c2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2200      	movs	r2, #0
 800688a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	691b      	ldr	r3, [r3, #16]
 8006892:	f003 0304 	and.w	r3, r3, #4
 8006896:	2b04      	cmp	r3, #4
 8006898:	d122      	bne.n	80068e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	68db      	ldr	r3, [r3, #12]
 80068a0:	f003 0304 	and.w	r3, r3, #4
 80068a4:	2b04      	cmp	r3, #4
 80068a6:	d11b      	bne.n	80068e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f06f 0204 	mvn.w	r2, #4
 80068b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2202      	movs	r2, #2
 80068b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	699b      	ldr	r3, [r3, #24]
 80068be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d003      	beq.n	80068ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f000 f9a6 	bl	8006c18 <HAL_TIM_IC_CaptureCallback>
 80068cc:	e005      	b.n	80068da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f000 f998 	bl	8006c04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f000 f9a9 	bl	8006c2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2200      	movs	r2, #0
 80068de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	691b      	ldr	r3, [r3, #16]
 80068e6:	f003 0308 	and.w	r3, r3, #8
 80068ea:	2b08      	cmp	r3, #8
 80068ec:	d122      	bne.n	8006934 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	68db      	ldr	r3, [r3, #12]
 80068f4:	f003 0308 	and.w	r3, r3, #8
 80068f8:	2b08      	cmp	r3, #8
 80068fa:	d11b      	bne.n	8006934 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f06f 0208 	mvn.w	r2, #8
 8006904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2204      	movs	r2, #4
 800690a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	69db      	ldr	r3, [r3, #28]
 8006912:	f003 0303 	and.w	r3, r3, #3
 8006916:	2b00      	cmp	r3, #0
 8006918:	d003      	beq.n	8006922 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f000 f97c 	bl	8006c18 <HAL_TIM_IC_CaptureCallback>
 8006920:	e005      	b.n	800692e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f000 f96e 	bl	8006c04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	f000 f97f 	bl	8006c2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2200      	movs	r2, #0
 8006932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	691b      	ldr	r3, [r3, #16]
 800693a:	f003 0310 	and.w	r3, r3, #16
 800693e:	2b10      	cmp	r3, #16
 8006940:	d122      	bne.n	8006988 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	68db      	ldr	r3, [r3, #12]
 8006948:	f003 0310 	and.w	r3, r3, #16
 800694c:	2b10      	cmp	r3, #16
 800694e:	d11b      	bne.n	8006988 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f06f 0210 	mvn.w	r2, #16
 8006958:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2208      	movs	r2, #8
 800695e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	69db      	ldr	r3, [r3, #28]
 8006966:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800696a:	2b00      	cmp	r3, #0
 800696c:	d003      	beq.n	8006976 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 f952 	bl	8006c18 <HAL_TIM_IC_CaptureCallback>
 8006974:	e005      	b.n	8006982 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006976:	6878      	ldr	r0, [r7, #4]
 8006978:	f000 f944 	bl	8006c04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f000 f955 	bl	8006c2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2200      	movs	r2, #0
 8006986:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	691b      	ldr	r3, [r3, #16]
 800698e:	f003 0301 	and.w	r3, r3, #1
 8006992:	2b01      	cmp	r3, #1
 8006994:	d10e      	bne.n	80069b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	f003 0301 	and.w	r3, r3, #1
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d107      	bne.n	80069b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f06f 0201 	mvn.w	r2, #1
 80069ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f7fb ff66 	bl	8002880 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	691b      	ldr	r3, [r3, #16]
 80069ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069be:	2b80      	cmp	r3, #128	; 0x80
 80069c0:	d10e      	bne.n	80069e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	68db      	ldr	r3, [r3, #12]
 80069c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069cc:	2b80      	cmp	r3, #128	; 0x80
 80069ce:	d107      	bne.n	80069e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80069d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f000 fb0c 	bl	8006ff8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	691b      	ldr	r3, [r3, #16]
 80069e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069ee:	d10e      	bne.n	8006a0e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	68db      	ldr	r3, [r3, #12]
 80069f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069fa:	2b80      	cmp	r3, #128	; 0x80
 80069fc:	d107      	bne.n	8006a0e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006a06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f000 faff 	bl	800700c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	691b      	ldr	r3, [r3, #16]
 8006a14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a18:	2b40      	cmp	r3, #64	; 0x40
 8006a1a:	d10e      	bne.n	8006a3a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	68db      	ldr	r3, [r3, #12]
 8006a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a26:	2b40      	cmp	r3, #64	; 0x40
 8006a28:	d107      	bne.n	8006a3a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006a32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f000 f903 	bl	8006c40 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	691b      	ldr	r3, [r3, #16]
 8006a40:	f003 0320 	and.w	r3, r3, #32
 8006a44:	2b20      	cmp	r3, #32
 8006a46:	d10e      	bne.n	8006a66 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	68db      	ldr	r3, [r3, #12]
 8006a4e:	f003 0320 	and.w	r3, r3, #32
 8006a52:	2b20      	cmp	r3, #32
 8006a54:	d107      	bne.n	8006a66 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f06f 0220 	mvn.w	r2, #32
 8006a5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	f000 fabf 	bl	8006fe4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a66:	bf00      	nop
 8006a68:	3708      	adds	r7, #8
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
	...

08006a70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b084      	sub	sp, #16
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a84:	2b01      	cmp	r3, #1
 8006a86:	d101      	bne.n	8006a8c <HAL_TIM_ConfigClockSource+0x1c>
 8006a88:	2302      	movs	r3, #2
 8006a8a:	e0b4      	b.n	8006bf6 <HAL_TIM_ConfigClockSource+0x186>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2202      	movs	r2, #2
 8006a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006aa4:	68ba      	ldr	r2, [r7, #8]
 8006aa6:	4b56      	ldr	r3, [pc, #344]	; (8006c00 <HAL_TIM_ConfigClockSource+0x190>)
 8006aa8:	4013      	ands	r3, r2
 8006aaa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ab2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	68ba      	ldr	r2, [r7, #8]
 8006aba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ac4:	d03e      	beq.n	8006b44 <HAL_TIM_ConfigClockSource+0xd4>
 8006ac6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006aca:	f200 8087 	bhi.w	8006bdc <HAL_TIM_ConfigClockSource+0x16c>
 8006ace:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ad2:	f000 8086 	beq.w	8006be2 <HAL_TIM_ConfigClockSource+0x172>
 8006ad6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ada:	d87f      	bhi.n	8006bdc <HAL_TIM_ConfigClockSource+0x16c>
 8006adc:	2b70      	cmp	r3, #112	; 0x70
 8006ade:	d01a      	beq.n	8006b16 <HAL_TIM_ConfigClockSource+0xa6>
 8006ae0:	2b70      	cmp	r3, #112	; 0x70
 8006ae2:	d87b      	bhi.n	8006bdc <HAL_TIM_ConfigClockSource+0x16c>
 8006ae4:	2b60      	cmp	r3, #96	; 0x60
 8006ae6:	d050      	beq.n	8006b8a <HAL_TIM_ConfigClockSource+0x11a>
 8006ae8:	2b60      	cmp	r3, #96	; 0x60
 8006aea:	d877      	bhi.n	8006bdc <HAL_TIM_ConfigClockSource+0x16c>
 8006aec:	2b50      	cmp	r3, #80	; 0x50
 8006aee:	d03c      	beq.n	8006b6a <HAL_TIM_ConfigClockSource+0xfa>
 8006af0:	2b50      	cmp	r3, #80	; 0x50
 8006af2:	d873      	bhi.n	8006bdc <HAL_TIM_ConfigClockSource+0x16c>
 8006af4:	2b40      	cmp	r3, #64	; 0x40
 8006af6:	d058      	beq.n	8006baa <HAL_TIM_ConfigClockSource+0x13a>
 8006af8:	2b40      	cmp	r3, #64	; 0x40
 8006afa:	d86f      	bhi.n	8006bdc <HAL_TIM_ConfigClockSource+0x16c>
 8006afc:	2b30      	cmp	r3, #48	; 0x30
 8006afe:	d064      	beq.n	8006bca <HAL_TIM_ConfigClockSource+0x15a>
 8006b00:	2b30      	cmp	r3, #48	; 0x30
 8006b02:	d86b      	bhi.n	8006bdc <HAL_TIM_ConfigClockSource+0x16c>
 8006b04:	2b20      	cmp	r3, #32
 8006b06:	d060      	beq.n	8006bca <HAL_TIM_ConfigClockSource+0x15a>
 8006b08:	2b20      	cmp	r3, #32
 8006b0a:	d867      	bhi.n	8006bdc <HAL_TIM_ConfigClockSource+0x16c>
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d05c      	beq.n	8006bca <HAL_TIM_ConfigClockSource+0x15a>
 8006b10:	2b10      	cmp	r3, #16
 8006b12:	d05a      	beq.n	8006bca <HAL_TIM_ConfigClockSource+0x15a>
 8006b14:	e062      	b.n	8006bdc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6818      	ldr	r0, [r3, #0]
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	6899      	ldr	r1, [r3, #8]
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	685a      	ldr	r2, [r3, #4]
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	68db      	ldr	r3, [r3, #12]
 8006b26:	f000 f9af 	bl	8006e88 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006b38:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	68ba      	ldr	r2, [r7, #8]
 8006b40:	609a      	str	r2, [r3, #8]
      break;
 8006b42:	e04f      	b.n	8006be4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6818      	ldr	r0, [r3, #0]
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	6899      	ldr	r1, [r3, #8]
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	685a      	ldr	r2, [r3, #4]
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	68db      	ldr	r3, [r3, #12]
 8006b54:	f000 f998 	bl	8006e88 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	689a      	ldr	r2, [r3, #8]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006b66:	609a      	str	r2, [r3, #8]
      break;
 8006b68:	e03c      	b.n	8006be4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6818      	ldr	r0, [r3, #0]
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	6859      	ldr	r1, [r3, #4]
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	68db      	ldr	r3, [r3, #12]
 8006b76:	461a      	mov	r2, r3
 8006b78:	f000 f90c 	bl	8006d94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	2150      	movs	r1, #80	; 0x50
 8006b82:	4618      	mov	r0, r3
 8006b84:	f000 f965 	bl	8006e52 <TIM_ITRx_SetConfig>
      break;
 8006b88:	e02c      	b.n	8006be4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6818      	ldr	r0, [r3, #0]
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	6859      	ldr	r1, [r3, #4]
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	68db      	ldr	r3, [r3, #12]
 8006b96:	461a      	mov	r2, r3
 8006b98:	f000 f92b 	bl	8006df2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	2160      	movs	r1, #96	; 0x60
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	f000 f955 	bl	8006e52 <TIM_ITRx_SetConfig>
      break;
 8006ba8:	e01c      	b.n	8006be4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6818      	ldr	r0, [r3, #0]
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	6859      	ldr	r1, [r3, #4]
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	68db      	ldr	r3, [r3, #12]
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	f000 f8ec 	bl	8006d94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	2140      	movs	r1, #64	; 0x40
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	f000 f945 	bl	8006e52 <TIM_ITRx_SetConfig>
      break;
 8006bc8:	e00c      	b.n	8006be4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4619      	mov	r1, r3
 8006bd4:	4610      	mov	r0, r2
 8006bd6:	f000 f93c 	bl	8006e52 <TIM_ITRx_SetConfig>
      break;
 8006bda:	e003      	b.n	8006be4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006bdc:	2301      	movs	r3, #1
 8006bde:	73fb      	strb	r3, [r7, #15]
      break;
 8006be0:	e000      	b.n	8006be4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006be2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2201      	movs	r2, #1
 8006be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3710      	adds	r7, #16
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}
 8006bfe:	bf00      	nop
 8006c00:	fffeff88 	.word	0xfffeff88

08006c04 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b083      	sub	sp, #12
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c0c:	bf00      	nop
 8006c0e:	370c      	adds	r7, #12
 8006c10:	46bd      	mov	sp, r7
 8006c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c16:	4770      	bx	lr

08006c18 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b083      	sub	sp, #12
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c20:	bf00      	nop
 8006c22:	370c      	adds	r7, #12
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c34:	bf00      	nop
 8006c36:	370c      	adds	r7, #12
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr

08006c40 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b083      	sub	sp, #12
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c48:	bf00      	nop
 8006c4a:	370c      	adds	r7, #12
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr

08006c54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b085      	sub	sp, #20
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
 8006c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	4a40      	ldr	r2, [pc, #256]	; (8006d68 <TIM_Base_SetConfig+0x114>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d013      	beq.n	8006c94 <TIM_Base_SetConfig+0x40>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c72:	d00f      	beq.n	8006c94 <TIM_Base_SetConfig+0x40>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a3d      	ldr	r2, [pc, #244]	; (8006d6c <TIM_Base_SetConfig+0x118>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d00b      	beq.n	8006c94 <TIM_Base_SetConfig+0x40>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	4a3c      	ldr	r2, [pc, #240]	; (8006d70 <TIM_Base_SetConfig+0x11c>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d007      	beq.n	8006c94 <TIM_Base_SetConfig+0x40>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	4a3b      	ldr	r2, [pc, #236]	; (8006d74 <TIM_Base_SetConfig+0x120>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d003      	beq.n	8006c94 <TIM_Base_SetConfig+0x40>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a3a      	ldr	r2, [pc, #232]	; (8006d78 <TIM_Base_SetConfig+0x124>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d108      	bne.n	8006ca6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	68fa      	ldr	r2, [r7, #12]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4a2f      	ldr	r2, [pc, #188]	; (8006d68 <TIM_Base_SetConfig+0x114>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d02b      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cb4:	d027      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	4a2c      	ldr	r2, [pc, #176]	; (8006d6c <TIM_Base_SetConfig+0x118>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d023      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	4a2b      	ldr	r2, [pc, #172]	; (8006d70 <TIM_Base_SetConfig+0x11c>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d01f      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	4a2a      	ldr	r2, [pc, #168]	; (8006d74 <TIM_Base_SetConfig+0x120>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d01b      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	4a29      	ldr	r2, [pc, #164]	; (8006d78 <TIM_Base_SetConfig+0x124>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d017      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	4a28      	ldr	r2, [pc, #160]	; (8006d7c <TIM_Base_SetConfig+0x128>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d013      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	4a27      	ldr	r2, [pc, #156]	; (8006d80 <TIM_Base_SetConfig+0x12c>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d00f      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	4a26      	ldr	r2, [pc, #152]	; (8006d84 <TIM_Base_SetConfig+0x130>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d00b      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	4a25      	ldr	r2, [pc, #148]	; (8006d88 <TIM_Base_SetConfig+0x134>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d007      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	4a24      	ldr	r2, [pc, #144]	; (8006d8c <TIM_Base_SetConfig+0x138>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d003      	beq.n	8006d06 <TIM_Base_SetConfig+0xb2>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	4a23      	ldr	r2, [pc, #140]	; (8006d90 <TIM_Base_SetConfig+0x13c>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d108      	bne.n	8006d18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	68db      	ldr	r3, [r3, #12]
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	695b      	ldr	r3, [r3, #20]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	68fa      	ldr	r2, [r7, #12]
 8006d2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	689a      	ldr	r2, [r3, #8]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	4a0a      	ldr	r2, [pc, #40]	; (8006d68 <TIM_Base_SetConfig+0x114>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d003      	beq.n	8006d4c <TIM_Base_SetConfig+0xf8>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	4a0c      	ldr	r2, [pc, #48]	; (8006d78 <TIM_Base_SetConfig+0x124>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d103      	bne.n	8006d54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	691a      	ldr	r2, [r3, #16]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2201      	movs	r2, #1
 8006d58:	615a      	str	r2, [r3, #20]
}
 8006d5a:	bf00      	nop
 8006d5c:	3714      	adds	r7, #20
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr
 8006d66:	bf00      	nop
 8006d68:	40010000 	.word	0x40010000
 8006d6c:	40000400 	.word	0x40000400
 8006d70:	40000800 	.word	0x40000800
 8006d74:	40000c00 	.word	0x40000c00
 8006d78:	40010400 	.word	0x40010400
 8006d7c:	40014000 	.word	0x40014000
 8006d80:	40014400 	.word	0x40014400
 8006d84:	40014800 	.word	0x40014800
 8006d88:	40001800 	.word	0x40001800
 8006d8c:	40001c00 	.word	0x40001c00
 8006d90:	40002000 	.word	0x40002000

08006d94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b087      	sub	sp, #28
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	60f8      	str	r0, [r7, #12]
 8006d9c:	60b9      	str	r1, [r7, #8]
 8006d9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	6a1b      	ldr	r3, [r3, #32]
 8006da4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	6a1b      	ldr	r3, [r3, #32]
 8006daa:	f023 0201 	bic.w	r2, r3, #1
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	699b      	ldr	r3, [r3, #24]
 8006db6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006dbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	011b      	lsls	r3, r3, #4
 8006dc4:	693a      	ldr	r2, [r7, #16]
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	f023 030a 	bic.w	r3, r3, #10
 8006dd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006dd2:	697a      	ldr	r2, [r7, #20]
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	693a      	ldr	r2, [r7, #16]
 8006dde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	697a      	ldr	r2, [r7, #20]
 8006de4:	621a      	str	r2, [r3, #32]
}
 8006de6:	bf00      	nop
 8006de8:	371c      	adds	r7, #28
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr

08006df2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006df2:	b480      	push	{r7}
 8006df4:	b087      	sub	sp, #28
 8006df6:	af00      	add	r7, sp, #0
 8006df8:	60f8      	str	r0, [r7, #12]
 8006dfa:	60b9      	str	r1, [r7, #8]
 8006dfc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	6a1b      	ldr	r3, [r3, #32]
 8006e02:	f023 0210 	bic.w	r2, r3, #16
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	699b      	ldr	r3, [r3, #24]
 8006e0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6a1b      	ldr	r3, [r3, #32]
 8006e14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006e1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	031b      	lsls	r3, r3, #12
 8006e22:	697a      	ldr	r2, [r7, #20]
 8006e24:	4313      	orrs	r3, r2
 8006e26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e28:	693b      	ldr	r3, [r7, #16]
 8006e2a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006e2e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	011b      	lsls	r3, r3, #4
 8006e34:	693a      	ldr	r2, [r7, #16]
 8006e36:	4313      	orrs	r3, r2
 8006e38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	697a      	ldr	r2, [r7, #20]
 8006e3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	693a      	ldr	r2, [r7, #16]
 8006e44:	621a      	str	r2, [r3, #32]
}
 8006e46:	bf00      	nop
 8006e48:	371c      	adds	r7, #28
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr

08006e52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e52:	b480      	push	{r7}
 8006e54:	b085      	sub	sp, #20
 8006e56:	af00      	add	r7, sp, #0
 8006e58:	6078      	str	r0, [r7, #4]
 8006e5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e6a:	683a      	ldr	r2, [r7, #0]
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	f043 0307 	orr.w	r3, r3, #7
 8006e74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	68fa      	ldr	r2, [r7, #12]
 8006e7a:	609a      	str	r2, [r3, #8]
}
 8006e7c:	bf00      	nop
 8006e7e:	3714      	adds	r7, #20
 8006e80:	46bd      	mov	sp, r7
 8006e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e86:	4770      	bx	lr

08006e88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b087      	sub	sp, #28
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	60f8      	str	r0, [r7, #12]
 8006e90:	60b9      	str	r1, [r7, #8]
 8006e92:	607a      	str	r2, [r7, #4]
 8006e94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	689b      	ldr	r3, [r3, #8]
 8006e9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ea2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	021a      	lsls	r2, r3, #8
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	431a      	orrs	r2, r3
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	697a      	ldr	r2, [r7, #20]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	697a      	ldr	r2, [r7, #20]
 8006eba:	609a      	str	r2, [r3, #8]
}
 8006ebc:	bf00      	nop
 8006ebe:	371c      	adds	r7, #28
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr

08006ec8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b085      	sub	sp, #20
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
 8006ed0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d101      	bne.n	8006ee0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006edc:	2302      	movs	r3, #2
 8006ede:	e06d      	b.n	8006fbc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2202      	movs	r2, #2
 8006eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	689b      	ldr	r3, [r3, #8]
 8006efe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a30      	ldr	r2, [pc, #192]	; (8006fc8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d004      	beq.n	8006f14 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a2f      	ldr	r2, [pc, #188]	; (8006fcc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d108      	bne.n	8006f26 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006f1a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	68fa      	ldr	r2, [r7, #12]
 8006f22:	4313      	orrs	r3, r2
 8006f24:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f2c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	68fa      	ldr	r2, [r7, #12]
 8006f34:	4313      	orrs	r3, r2
 8006f36:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	68fa      	ldr	r2, [r7, #12]
 8006f3e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a20      	ldr	r2, [pc, #128]	; (8006fc8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d022      	beq.n	8006f90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f52:	d01d      	beq.n	8006f90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a1d      	ldr	r2, [pc, #116]	; (8006fd0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d018      	beq.n	8006f90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a1c      	ldr	r2, [pc, #112]	; (8006fd4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d013      	beq.n	8006f90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a1a      	ldr	r2, [pc, #104]	; (8006fd8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d00e      	beq.n	8006f90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a15      	ldr	r2, [pc, #84]	; (8006fcc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d009      	beq.n	8006f90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a16      	ldr	r2, [pc, #88]	; (8006fdc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d004      	beq.n	8006f90 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a15      	ldr	r2, [pc, #84]	; (8006fe0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d10c      	bne.n	8006faa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f96:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	689b      	ldr	r3, [r3, #8]
 8006f9c:	68ba      	ldr	r2, [r7, #8]
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	68ba      	ldr	r2, [r7, #8]
 8006fa8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2201      	movs	r2, #1
 8006fae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fba:	2300      	movs	r3, #0
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3714      	adds	r7, #20
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc6:	4770      	bx	lr
 8006fc8:	40010000 	.word	0x40010000
 8006fcc:	40010400 	.word	0x40010400
 8006fd0:	40000400 	.word	0x40000400
 8006fd4:	40000800 	.word	0x40000800
 8006fd8:	40000c00 	.word	0x40000c00
 8006fdc:	40014000 	.word	0x40014000
 8006fe0:	40001800 	.word	0x40001800

08006fe4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b083      	sub	sp, #12
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006fec:	bf00      	nop
 8006fee:	370c      	adds	r7, #12
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff6:	4770      	bx	lr

08006ff8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b083      	sub	sp, #12
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007000:	bf00      	nop
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007014:	bf00      	nop
 8007016:	370c      	adds	r7, #12
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr

08007020 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b082      	sub	sp, #8
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d101      	bne.n	8007032 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800702e:	2301      	movs	r3, #1
 8007030:	e040      	b.n	80070b4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007036:	2b00      	cmp	r3, #0
 8007038:	d106      	bne.n	8007048 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2200      	movs	r2, #0
 800703e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f7fc f8b2 	bl	80031ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2224      	movs	r2, #36	; 0x24
 800704c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	681a      	ldr	r2, [r3, #0]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f022 0201 	bic.w	r2, r2, #1
 800705c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 fbe6 	bl	8007830 <UART_SetConfig>
 8007064:	4603      	mov	r3, r0
 8007066:	2b01      	cmp	r3, #1
 8007068:	d101      	bne.n	800706e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	e022      	b.n	80070b4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007072:	2b00      	cmp	r3, #0
 8007074:	d002      	beq.n	800707c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f000 fe3e 	bl	8007cf8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	685a      	ldr	r2, [r3, #4]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800708a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	689a      	ldr	r2, [r3, #8]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800709a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	681a      	ldr	r2, [r3, #0]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f042 0201 	orr.w	r2, r2, #1
 80070aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80070ac:	6878      	ldr	r0, [r7, #4]
 80070ae:	f000 fec5 	bl	8007e3c <UART_CheckIdleState>
 80070b2:	4603      	mov	r3, r0
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3708      	adds	r7, #8
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}

080070bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b08a      	sub	sp, #40	; 0x28
 80070c0:	af02      	add	r7, sp, #8
 80070c2:	60f8      	str	r0, [r7, #12]
 80070c4:	60b9      	str	r1, [r7, #8]
 80070c6:	603b      	str	r3, [r7, #0]
 80070c8:	4613      	mov	r3, r2
 80070ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80070d0:	2b20      	cmp	r3, #32
 80070d2:	d171      	bne.n	80071b8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d002      	beq.n	80070e0 <HAL_UART_Transmit+0x24>
 80070da:	88fb      	ldrh	r3, [r7, #6]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d101      	bne.n	80070e4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	e06a      	b.n	80071ba <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	2200      	movs	r2, #0
 80070e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2221      	movs	r2, #33	; 0x21
 80070f0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80070f2:	f7fc f96f 	bl	80033d4 <HAL_GetTick>
 80070f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	88fa      	ldrh	r2, [r7, #6]
 80070fc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	88fa      	ldrh	r2, [r7, #6]
 8007104:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007110:	d108      	bne.n	8007124 <HAL_UART_Transmit+0x68>
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	691b      	ldr	r3, [r3, #16]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d104      	bne.n	8007124 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800711a:	2300      	movs	r3, #0
 800711c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	61bb      	str	r3, [r7, #24]
 8007122:	e003      	b.n	800712c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007128:	2300      	movs	r3, #0
 800712a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800712c:	e02c      	b.n	8007188 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	9300      	str	r3, [sp, #0]
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	2200      	movs	r2, #0
 8007136:	2180      	movs	r1, #128	; 0x80
 8007138:	68f8      	ldr	r0, [r7, #12]
 800713a:	f000 feb6 	bl	8007eaa <UART_WaitOnFlagUntilTimeout>
 800713e:	4603      	mov	r3, r0
 8007140:	2b00      	cmp	r3, #0
 8007142:	d001      	beq.n	8007148 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8007144:	2303      	movs	r3, #3
 8007146:	e038      	b.n	80071ba <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8007148:	69fb      	ldr	r3, [r7, #28]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d10b      	bne.n	8007166 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800714e:	69bb      	ldr	r3, [r7, #24]
 8007150:	881b      	ldrh	r3, [r3, #0]
 8007152:	461a      	mov	r2, r3
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800715c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800715e:	69bb      	ldr	r3, [r7, #24]
 8007160:	3302      	adds	r3, #2
 8007162:	61bb      	str	r3, [r7, #24]
 8007164:	e007      	b.n	8007176 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007166:	69fb      	ldr	r3, [r7, #28]
 8007168:	781a      	ldrb	r2, [r3, #0]
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007170:	69fb      	ldr	r3, [r7, #28]
 8007172:	3301      	adds	r3, #1
 8007174:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800717c:	b29b      	uxth	r3, r3
 800717e:	3b01      	subs	r3, #1
 8007180:	b29a      	uxth	r2, r3
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800718e:	b29b      	uxth	r3, r3
 8007190:	2b00      	cmp	r3, #0
 8007192:	d1cc      	bne.n	800712e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	9300      	str	r3, [sp, #0]
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	2200      	movs	r2, #0
 800719c:	2140      	movs	r1, #64	; 0x40
 800719e:	68f8      	ldr	r0, [r7, #12]
 80071a0:	f000 fe83 	bl	8007eaa <UART_WaitOnFlagUntilTimeout>
 80071a4:	4603      	mov	r3, r0
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d001      	beq.n	80071ae <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80071aa:	2303      	movs	r3, #3
 80071ac:	e005      	b.n	80071ba <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2220      	movs	r2, #32
 80071b2:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80071b4:	2300      	movs	r3, #0
 80071b6:	e000      	b.n	80071ba <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80071b8:	2302      	movs	r3, #2
  }
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3720      	adds	r7, #32
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}

080071c2 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071c2:	b580      	push	{r7, lr}
 80071c4:	b08a      	sub	sp, #40	; 0x28
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	60f8      	str	r0, [r7, #12]
 80071ca:	60b9      	str	r1, [r7, #8]
 80071cc:	4613      	mov	r3, r2
 80071ce:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80071d6:	2b20      	cmp	r3, #32
 80071d8:	d132      	bne.n	8007240 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d002      	beq.n	80071e6 <HAL_UART_Receive_IT+0x24>
 80071e0:	88fb      	ldrh	r3, [r7, #6]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d101      	bne.n	80071ea <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80071e6:	2301      	movs	r3, #1
 80071e8:	e02b      	b.n	8007242 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2200      	movs	r2, #0
 80071ee:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d018      	beq.n	8007230 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	e853 3f00 	ldrex	r3, [r3]
 800720a:	613b      	str	r3, [r7, #16]
   return(result);
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007212:	627b      	str	r3, [r7, #36]	; 0x24
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	461a      	mov	r2, r3
 800721a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800721c:	623b      	str	r3, [r7, #32]
 800721e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007220:	69f9      	ldr	r1, [r7, #28]
 8007222:	6a3a      	ldr	r2, [r7, #32]
 8007224:	e841 2300 	strex	r3, r2, [r1]
 8007228:	61bb      	str	r3, [r7, #24]
   return(result);
 800722a:	69bb      	ldr	r3, [r7, #24]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d1e6      	bne.n	80071fe <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007230:	88fb      	ldrh	r3, [r7, #6]
 8007232:	461a      	mov	r2, r3
 8007234:	68b9      	ldr	r1, [r7, #8]
 8007236:	68f8      	ldr	r0, [r7, #12]
 8007238:	f000 fefe 	bl	8008038 <UART_Start_Receive_IT>
 800723c:	4603      	mov	r3, r0
 800723e:	e000      	b.n	8007242 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8007240:	2302      	movs	r3, #2
  }
}
 8007242:	4618      	mov	r0, r3
 8007244:	3728      	adds	r7, #40	; 0x28
 8007246:	46bd      	mov	sp, r7
 8007248:	bd80      	pop	{r7, pc}
	...

0800724c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b0ba      	sub	sp, #232	; 0xe8
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	69db      	ldr	r3, [r3, #28]
 800725a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	689b      	ldr	r3, [r3, #8]
 800726e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007272:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007276:	f640 030f 	movw	r3, #2063	; 0x80f
 800727a:	4013      	ands	r3, r2
 800727c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007280:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007284:	2b00      	cmp	r3, #0
 8007286:	d115      	bne.n	80072b4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007288:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800728c:	f003 0320 	and.w	r3, r3, #32
 8007290:	2b00      	cmp	r3, #0
 8007292:	d00f      	beq.n	80072b4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007294:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007298:	f003 0320 	and.w	r3, r3, #32
 800729c:	2b00      	cmp	r3, #0
 800729e:	d009      	beq.n	80072b4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	f000 8297 	beq.w	80077d8 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	4798      	blx	r3
      }
      return;
 80072b2:	e291      	b.n	80077d8 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80072b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	f000 8117 	beq.w	80074ec <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80072be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80072c2:	f003 0301 	and.w	r3, r3, #1
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d106      	bne.n	80072d8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80072ca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80072ce:	4b85      	ldr	r3, [pc, #532]	; (80074e4 <HAL_UART_IRQHandler+0x298>)
 80072d0:	4013      	ands	r3, r2
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	f000 810a 	beq.w	80074ec <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80072d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072dc:	f003 0301 	and.w	r3, r3, #1
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d011      	beq.n	8007308 <HAL_UART_IRQHandler+0xbc>
 80072e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d00b      	beq.n	8007308 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	2201      	movs	r2, #1
 80072f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072fe:	f043 0201 	orr.w	r2, r3, #1
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007308:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800730c:	f003 0302 	and.w	r3, r3, #2
 8007310:	2b00      	cmp	r3, #0
 8007312:	d011      	beq.n	8007338 <HAL_UART_IRQHandler+0xec>
 8007314:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007318:	f003 0301 	and.w	r3, r3, #1
 800731c:	2b00      	cmp	r3, #0
 800731e:	d00b      	beq.n	8007338 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	2202      	movs	r2, #2
 8007326:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800732e:	f043 0204 	orr.w	r2, r3, #4
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007338:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800733c:	f003 0304 	and.w	r3, r3, #4
 8007340:	2b00      	cmp	r3, #0
 8007342:	d011      	beq.n	8007368 <HAL_UART_IRQHandler+0x11c>
 8007344:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007348:	f003 0301 	and.w	r3, r3, #1
 800734c:	2b00      	cmp	r3, #0
 800734e:	d00b      	beq.n	8007368 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	2204      	movs	r2, #4
 8007356:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800735e:	f043 0202 	orr.w	r2, r3, #2
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007368:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800736c:	f003 0308 	and.w	r3, r3, #8
 8007370:	2b00      	cmp	r3, #0
 8007372:	d017      	beq.n	80073a4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007374:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007378:	f003 0320 	and.w	r3, r3, #32
 800737c:	2b00      	cmp	r3, #0
 800737e:	d105      	bne.n	800738c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007380:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007384:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007388:	2b00      	cmp	r3, #0
 800738a:	d00b      	beq.n	80073a4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	2208      	movs	r2, #8
 8007392:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800739a:	f043 0208 	orr.w	r2, r3, #8
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80073a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d012      	beq.n	80073d6 <HAL_UART_IRQHandler+0x18a>
 80073b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d00c      	beq.n	80073d6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80073c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80073cc:	f043 0220 	orr.w	r2, r3, #32
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80073dc:	2b00      	cmp	r3, #0
 80073de:	f000 81fd 	beq.w	80077dc <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80073e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073e6:	f003 0320 	and.w	r3, r3, #32
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d00d      	beq.n	800740a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80073ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073f2:	f003 0320 	and.w	r3, r3, #32
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d007      	beq.n	800740a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d003      	beq.n	800740a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007410:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	689b      	ldr	r3, [r3, #8]
 800741a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800741e:	2b40      	cmp	r3, #64	; 0x40
 8007420:	d005      	beq.n	800742e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007422:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007426:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800742a:	2b00      	cmp	r3, #0
 800742c:	d04f      	beq.n	80074ce <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f000 fec8 	bl	80081c4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	689b      	ldr	r3, [r3, #8]
 800743a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800743e:	2b40      	cmp	r3, #64	; 0x40
 8007440:	d141      	bne.n	80074c6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	3308      	adds	r3, #8
 8007448:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800744c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007450:	e853 3f00 	ldrex	r3, [r3]
 8007454:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007458:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800745c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007460:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	3308      	adds	r3, #8
 800746a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800746e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007472:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007476:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800747a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800747e:	e841 2300 	strex	r3, r2, [r1]
 8007482:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007486:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800748a:	2b00      	cmp	r3, #0
 800748c:	d1d9      	bne.n	8007442 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007492:	2b00      	cmp	r3, #0
 8007494:	d013      	beq.n	80074be <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800749a:	4a13      	ldr	r2, [pc, #76]	; (80074e8 <HAL_UART_IRQHandler+0x29c>)
 800749c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074a2:	4618      	mov	r0, r3
 80074a4:	f7fc f9f6 	bl	8003894 <HAL_DMA_Abort_IT>
 80074a8:	4603      	mov	r3, r0
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d017      	beq.n	80074de <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80074b8:	4610      	mov	r0, r2
 80074ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074bc:	e00f      	b.n	80074de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f000 f9a0 	bl	8007804 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074c4:	e00b      	b.n	80074de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f000 f99c 	bl	8007804 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074cc:	e007      	b.n	80074de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f000 f998 	bl	8007804 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2200      	movs	r2, #0
 80074d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80074dc:	e17e      	b.n	80077dc <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074de:	bf00      	nop
    return;
 80074e0:	e17c      	b.n	80077dc <HAL_UART_IRQHandler+0x590>
 80074e2:	bf00      	nop
 80074e4:	04000120 	.word	0x04000120
 80074e8:	0800828d 	.word	0x0800828d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	f040 814c 	bne.w	800778e <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80074f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074fa:	f003 0310 	and.w	r3, r3, #16
 80074fe:	2b00      	cmp	r3, #0
 8007500:	f000 8145 	beq.w	800778e <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007504:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007508:	f003 0310 	and.w	r3, r3, #16
 800750c:	2b00      	cmp	r3, #0
 800750e:	f000 813e 	beq.w	800778e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	2210      	movs	r2, #16
 8007518:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	689b      	ldr	r3, [r3, #8]
 8007520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007524:	2b40      	cmp	r3, #64	; 0x40
 8007526:	f040 80b6 	bne.w	8007696 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007536:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800753a:	2b00      	cmp	r3, #0
 800753c:	f000 8150 	beq.w	80077e0 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007546:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800754a:	429a      	cmp	r2, r3
 800754c:	f080 8148 	bcs.w	80077e0 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007556:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800755e:	69db      	ldr	r3, [r3, #28]
 8007560:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007564:	f000 8086 	beq.w	8007674 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007570:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007574:	e853 3f00 	ldrex	r3, [r3]
 8007578:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800757c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007580:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007584:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	461a      	mov	r2, r3
 800758e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007592:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007596:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800759a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800759e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80075a2:	e841 2300 	strex	r3, r2, [r1]
 80075a6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80075aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d1da      	bne.n	8007568 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	3308      	adds	r3, #8
 80075b8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80075bc:	e853 3f00 	ldrex	r3, [r3]
 80075c0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80075c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80075c4:	f023 0301 	bic.w	r3, r3, #1
 80075c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	3308      	adds	r3, #8
 80075d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80075d6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80075da:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075dc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80075de:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80075e2:	e841 2300 	strex	r3, r2, [r1]
 80075e6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80075e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d1e1      	bne.n	80075b2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	3308      	adds	r3, #8
 80075f4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80075f8:	e853 3f00 	ldrex	r3, [r3]
 80075fc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80075fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007600:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007604:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	3308      	adds	r3, #8
 800760e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007612:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007614:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007616:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007618:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800761a:	e841 2300 	strex	r3, r2, [r1]
 800761e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007620:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007622:	2b00      	cmp	r3, #0
 8007624:	d1e3      	bne.n	80075ee <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2220      	movs	r2, #32
 800762a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2200      	movs	r2, #0
 8007632:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800763a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800763c:	e853 3f00 	ldrex	r3, [r3]
 8007640:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007642:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007644:	f023 0310 	bic.w	r3, r3, #16
 8007648:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	461a      	mov	r2, r3
 8007652:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007656:	65bb      	str	r3, [r7, #88]	; 0x58
 8007658:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800765a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800765c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800765e:	e841 2300 	strex	r3, r2, [r1]
 8007662:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007664:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007666:	2b00      	cmp	r3, #0
 8007668:	d1e4      	bne.n	8007634 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800766e:	4618      	mov	r0, r3
 8007670:	f7fc f8a0 	bl	80037b4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2202      	movs	r2, #2
 8007678:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007686:	b29b      	uxth	r3, r3
 8007688:	1ad3      	subs	r3, r2, r3
 800768a:	b29b      	uxth	r3, r3
 800768c:	4619      	mov	r1, r3
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f000 f8c2 	bl	8007818 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007694:	e0a4      	b.n	80077e0 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80076a2:	b29b      	uxth	r3, r3
 80076a4:	1ad3      	subs	r3, r2, r3
 80076a6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80076b0:	b29b      	uxth	r3, r3
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	f000 8096 	beq.w	80077e4 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 80076b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80076bc:	2b00      	cmp	r3, #0
 80076be:	f000 8091 	beq.w	80077e4 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076ca:	e853 3f00 	ldrex	r3, [r3]
 80076ce:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80076d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076d2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80076d6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	461a      	mov	r2, r3
 80076e0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80076e4:	647b      	str	r3, [r7, #68]	; 0x44
 80076e6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80076ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80076ec:	e841 2300 	strex	r3, r2, [r1]
 80076f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80076f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d1e4      	bne.n	80076c2 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	3308      	adds	r3, #8
 80076fe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007702:	e853 3f00 	ldrex	r3, [r3]
 8007706:	623b      	str	r3, [r7, #32]
   return(result);
 8007708:	6a3b      	ldr	r3, [r7, #32]
 800770a:	f023 0301 	bic.w	r3, r3, #1
 800770e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	3308      	adds	r3, #8
 8007718:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800771c:	633a      	str	r2, [r7, #48]	; 0x30
 800771e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007720:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007722:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007724:	e841 2300 	strex	r3, r2, [r1]
 8007728:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800772a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1e3      	bne.n	80076f8 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2220      	movs	r2, #32
 8007734:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2200      	movs	r2, #0
 800773c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2200      	movs	r2, #0
 8007742:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800774a:	693b      	ldr	r3, [r7, #16]
 800774c:	e853 3f00 	ldrex	r3, [r3]
 8007750:	60fb      	str	r3, [r7, #12]
   return(result);
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	f023 0310 	bic.w	r3, r3, #16
 8007758:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	461a      	mov	r2, r3
 8007762:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007766:	61fb      	str	r3, [r7, #28]
 8007768:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776a:	69b9      	ldr	r1, [r7, #24]
 800776c:	69fa      	ldr	r2, [r7, #28]
 800776e:	e841 2300 	strex	r3, r2, [r1]
 8007772:	617b      	str	r3, [r7, #20]
   return(result);
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d1e4      	bne.n	8007744 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2202      	movs	r2, #2
 800777e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007780:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007784:	4619      	mov	r1, r3
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 f846 	bl	8007818 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800778c:	e02a      	b.n	80077e4 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800778e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007796:	2b00      	cmp	r3, #0
 8007798:	d00e      	beq.n	80077b8 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800779a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800779e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d008      	beq.n	80077b8 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d01c      	beq.n	80077e8 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	4798      	blx	r3
    }
    return;
 80077b6:	e017      	b.n	80077e8 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80077b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d012      	beq.n	80077ea <HAL_UART_IRQHandler+0x59e>
 80077c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d00c      	beq.n	80077ea <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 80077d0:	6878      	ldr	r0, [r7, #4]
 80077d2:	f000 fd71 	bl	80082b8 <UART_EndTransmit_IT>
    return;
 80077d6:	e008      	b.n	80077ea <HAL_UART_IRQHandler+0x59e>
      return;
 80077d8:	bf00      	nop
 80077da:	e006      	b.n	80077ea <HAL_UART_IRQHandler+0x59e>
    return;
 80077dc:	bf00      	nop
 80077de:	e004      	b.n	80077ea <HAL_UART_IRQHandler+0x59e>
      return;
 80077e0:	bf00      	nop
 80077e2:	e002      	b.n	80077ea <HAL_UART_IRQHandler+0x59e>
      return;
 80077e4:	bf00      	nop
 80077e6:	e000      	b.n	80077ea <HAL_UART_IRQHandler+0x59e>
    return;
 80077e8:	bf00      	nop
  }

}
 80077ea:	37e8      	adds	r7, #232	; 0xe8
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}

080077f0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b083      	sub	sp, #12
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80077f8:	bf00      	nop
 80077fa:	370c      	adds	r7, #12
 80077fc:	46bd      	mov	sp, r7
 80077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007802:	4770      	bx	lr

08007804 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007804:	b480      	push	{r7}
 8007806:	b083      	sub	sp, #12
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800780c:	bf00      	nop
 800780e:	370c      	adds	r7, #12
 8007810:	46bd      	mov	sp, r7
 8007812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007816:	4770      	bx	lr

08007818 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007818:	b480      	push	{r7}
 800781a:	b083      	sub	sp, #12
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
 8007820:	460b      	mov	r3, r1
 8007822:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007824:	bf00      	nop
 8007826:	370c      	adds	r7, #12
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr

08007830 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b088      	sub	sp, #32
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007838:	2300      	movs	r3, #0
 800783a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	689a      	ldr	r2, [r3, #8]
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	691b      	ldr	r3, [r3, #16]
 8007844:	431a      	orrs	r2, r3
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	695b      	ldr	r3, [r3, #20]
 800784a:	431a      	orrs	r2, r3
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	69db      	ldr	r3, [r3, #28]
 8007850:	4313      	orrs	r3, r2
 8007852:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	4ba6      	ldr	r3, [pc, #664]	; (8007af4 <UART_SetConfig+0x2c4>)
 800785c:	4013      	ands	r3, r2
 800785e:	687a      	ldr	r2, [r7, #4]
 8007860:	6812      	ldr	r2, [r2, #0]
 8007862:	6979      	ldr	r1, [r7, #20]
 8007864:	430b      	orrs	r3, r1
 8007866:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	68da      	ldr	r2, [r3, #12]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	430a      	orrs	r2, r1
 800787c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	699b      	ldr	r3, [r3, #24]
 8007882:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6a1b      	ldr	r3, [r3, #32]
 8007888:	697a      	ldr	r2, [r7, #20]
 800788a:	4313      	orrs	r3, r2
 800788c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	689b      	ldr	r3, [r3, #8]
 8007894:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	697a      	ldr	r2, [r7, #20]
 800789e:	430a      	orrs	r2, r1
 80078a0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a94      	ldr	r2, [pc, #592]	; (8007af8 <UART_SetConfig+0x2c8>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d120      	bne.n	80078ee <UART_SetConfig+0xbe>
 80078ac:	4b93      	ldr	r3, [pc, #588]	; (8007afc <UART_SetConfig+0x2cc>)
 80078ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078b2:	f003 0303 	and.w	r3, r3, #3
 80078b6:	2b03      	cmp	r3, #3
 80078b8:	d816      	bhi.n	80078e8 <UART_SetConfig+0xb8>
 80078ba:	a201      	add	r2, pc, #4	; (adr r2, 80078c0 <UART_SetConfig+0x90>)
 80078bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078c0:	080078d1 	.word	0x080078d1
 80078c4:	080078dd 	.word	0x080078dd
 80078c8:	080078d7 	.word	0x080078d7
 80078cc:	080078e3 	.word	0x080078e3
 80078d0:	2301      	movs	r3, #1
 80078d2:	77fb      	strb	r3, [r7, #31]
 80078d4:	e150      	b.n	8007b78 <UART_SetConfig+0x348>
 80078d6:	2302      	movs	r3, #2
 80078d8:	77fb      	strb	r3, [r7, #31]
 80078da:	e14d      	b.n	8007b78 <UART_SetConfig+0x348>
 80078dc:	2304      	movs	r3, #4
 80078de:	77fb      	strb	r3, [r7, #31]
 80078e0:	e14a      	b.n	8007b78 <UART_SetConfig+0x348>
 80078e2:	2308      	movs	r3, #8
 80078e4:	77fb      	strb	r3, [r7, #31]
 80078e6:	e147      	b.n	8007b78 <UART_SetConfig+0x348>
 80078e8:	2310      	movs	r3, #16
 80078ea:	77fb      	strb	r3, [r7, #31]
 80078ec:	e144      	b.n	8007b78 <UART_SetConfig+0x348>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	4a83      	ldr	r2, [pc, #524]	; (8007b00 <UART_SetConfig+0x2d0>)
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d132      	bne.n	800795e <UART_SetConfig+0x12e>
 80078f8:	4b80      	ldr	r3, [pc, #512]	; (8007afc <UART_SetConfig+0x2cc>)
 80078fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078fe:	f003 030c 	and.w	r3, r3, #12
 8007902:	2b0c      	cmp	r3, #12
 8007904:	d828      	bhi.n	8007958 <UART_SetConfig+0x128>
 8007906:	a201      	add	r2, pc, #4	; (adr r2, 800790c <UART_SetConfig+0xdc>)
 8007908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800790c:	08007941 	.word	0x08007941
 8007910:	08007959 	.word	0x08007959
 8007914:	08007959 	.word	0x08007959
 8007918:	08007959 	.word	0x08007959
 800791c:	0800794d 	.word	0x0800794d
 8007920:	08007959 	.word	0x08007959
 8007924:	08007959 	.word	0x08007959
 8007928:	08007959 	.word	0x08007959
 800792c:	08007947 	.word	0x08007947
 8007930:	08007959 	.word	0x08007959
 8007934:	08007959 	.word	0x08007959
 8007938:	08007959 	.word	0x08007959
 800793c:	08007953 	.word	0x08007953
 8007940:	2300      	movs	r3, #0
 8007942:	77fb      	strb	r3, [r7, #31]
 8007944:	e118      	b.n	8007b78 <UART_SetConfig+0x348>
 8007946:	2302      	movs	r3, #2
 8007948:	77fb      	strb	r3, [r7, #31]
 800794a:	e115      	b.n	8007b78 <UART_SetConfig+0x348>
 800794c:	2304      	movs	r3, #4
 800794e:	77fb      	strb	r3, [r7, #31]
 8007950:	e112      	b.n	8007b78 <UART_SetConfig+0x348>
 8007952:	2308      	movs	r3, #8
 8007954:	77fb      	strb	r3, [r7, #31]
 8007956:	e10f      	b.n	8007b78 <UART_SetConfig+0x348>
 8007958:	2310      	movs	r3, #16
 800795a:	77fb      	strb	r3, [r7, #31]
 800795c:	e10c      	b.n	8007b78 <UART_SetConfig+0x348>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4a68      	ldr	r2, [pc, #416]	; (8007b04 <UART_SetConfig+0x2d4>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d120      	bne.n	80079aa <UART_SetConfig+0x17a>
 8007968:	4b64      	ldr	r3, [pc, #400]	; (8007afc <UART_SetConfig+0x2cc>)
 800796a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800796e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007972:	2b30      	cmp	r3, #48	; 0x30
 8007974:	d013      	beq.n	800799e <UART_SetConfig+0x16e>
 8007976:	2b30      	cmp	r3, #48	; 0x30
 8007978:	d814      	bhi.n	80079a4 <UART_SetConfig+0x174>
 800797a:	2b20      	cmp	r3, #32
 800797c:	d009      	beq.n	8007992 <UART_SetConfig+0x162>
 800797e:	2b20      	cmp	r3, #32
 8007980:	d810      	bhi.n	80079a4 <UART_SetConfig+0x174>
 8007982:	2b00      	cmp	r3, #0
 8007984:	d002      	beq.n	800798c <UART_SetConfig+0x15c>
 8007986:	2b10      	cmp	r3, #16
 8007988:	d006      	beq.n	8007998 <UART_SetConfig+0x168>
 800798a:	e00b      	b.n	80079a4 <UART_SetConfig+0x174>
 800798c:	2300      	movs	r3, #0
 800798e:	77fb      	strb	r3, [r7, #31]
 8007990:	e0f2      	b.n	8007b78 <UART_SetConfig+0x348>
 8007992:	2302      	movs	r3, #2
 8007994:	77fb      	strb	r3, [r7, #31]
 8007996:	e0ef      	b.n	8007b78 <UART_SetConfig+0x348>
 8007998:	2304      	movs	r3, #4
 800799a:	77fb      	strb	r3, [r7, #31]
 800799c:	e0ec      	b.n	8007b78 <UART_SetConfig+0x348>
 800799e:	2308      	movs	r3, #8
 80079a0:	77fb      	strb	r3, [r7, #31]
 80079a2:	e0e9      	b.n	8007b78 <UART_SetConfig+0x348>
 80079a4:	2310      	movs	r3, #16
 80079a6:	77fb      	strb	r3, [r7, #31]
 80079a8:	e0e6      	b.n	8007b78 <UART_SetConfig+0x348>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	4a56      	ldr	r2, [pc, #344]	; (8007b08 <UART_SetConfig+0x2d8>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d120      	bne.n	80079f6 <UART_SetConfig+0x1c6>
 80079b4:	4b51      	ldr	r3, [pc, #324]	; (8007afc <UART_SetConfig+0x2cc>)
 80079b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079ba:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80079be:	2bc0      	cmp	r3, #192	; 0xc0
 80079c0:	d013      	beq.n	80079ea <UART_SetConfig+0x1ba>
 80079c2:	2bc0      	cmp	r3, #192	; 0xc0
 80079c4:	d814      	bhi.n	80079f0 <UART_SetConfig+0x1c0>
 80079c6:	2b80      	cmp	r3, #128	; 0x80
 80079c8:	d009      	beq.n	80079de <UART_SetConfig+0x1ae>
 80079ca:	2b80      	cmp	r3, #128	; 0x80
 80079cc:	d810      	bhi.n	80079f0 <UART_SetConfig+0x1c0>
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d002      	beq.n	80079d8 <UART_SetConfig+0x1a8>
 80079d2:	2b40      	cmp	r3, #64	; 0x40
 80079d4:	d006      	beq.n	80079e4 <UART_SetConfig+0x1b4>
 80079d6:	e00b      	b.n	80079f0 <UART_SetConfig+0x1c0>
 80079d8:	2300      	movs	r3, #0
 80079da:	77fb      	strb	r3, [r7, #31]
 80079dc:	e0cc      	b.n	8007b78 <UART_SetConfig+0x348>
 80079de:	2302      	movs	r3, #2
 80079e0:	77fb      	strb	r3, [r7, #31]
 80079e2:	e0c9      	b.n	8007b78 <UART_SetConfig+0x348>
 80079e4:	2304      	movs	r3, #4
 80079e6:	77fb      	strb	r3, [r7, #31]
 80079e8:	e0c6      	b.n	8007b78 <UART_SetConfig+0x348>
 80079ea:	2308      	movs	r3, #8
 80079ec:	77fb      	strb	r3, [r7, #31]
 80079ee:	e0c3      	b.n	8007b78 <UART_SetConfig+0x348>
 80079f0:	2310      	movs	r3, #16
 80079f2:	77fb      	strb	r3, [r7, #31]
 80079f4:	e0c0      	b.n	8007b78 <UART_SetConfig+0x348>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a44      	ldr	r2, [pc, #272]	; (8007b0c <UART_SetConfig+0x2dc>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d125      	bne.n	8007a4c <UART_SetConfig+0x21c>
 8007a00:	4b3e      	ldr	r3, [pc, #248]	; (8007afc <UART_SetConfig+0x2cc>)
 8007a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a0a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a0e:	d017      	beq.n	8007a40 <UART_SetConfig+0x210>
 8007a10:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a14:	d817      	bhi.n	8007a46 <UART_SetConfig+0x216>
 8007a16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a1a:	d00b      	beq.n	8007a34 <UART_SetConfig+0x204>
 8007a1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a20:	d811      	bhi.n	8007a46 <UART_SetConfig+0x216>
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d003      	beq.n	8007a2e <UART_SetConfig+0x1fe>
 8007a26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a2a:	d006      	beq.n	8007a3a <UART_SetConfig+0x20a>
 8007a2c:	e00b      	b.n	8007a46 <UART_SetConfig+0x216>
 8007a2e:	2300      	movs	r3, #0
 8007a30:	77fb      	strb	r3, [r7, #31]
 8007a32:	e0a1      	b.n	8007b78 <UART_SetConfig+0x348>
 8007a34:	2302      	movs	r3, #2
 8007a36:	77fb      	strb	r3, [r7, #31]
 8007a38:	e09e      	b.n	8007b78 <UART_SetConfig+0x348>
 8007a3a:	2304      	movs	r3, #4
 8007a3c:	77fb      	strb	r3, [r7, #31]
 8007a3e:	e09b      	b.n	8007b78 <UART_SetConfig+0x348>
 8007a40:	2308      	movs	r3, #8
 8007a42:	77fb      	strb	r3, [r7, #31]
 8007a44:	e098      	b.n	8007b78 <UART_SetConfig+0x348>
 8007a46:	2310      	movs	r3, #16
 8007a48:	77fb      	strb	r3, [r7, #31]
 8007a4a:	e095      	b.n	8007b78 <UART_SetConfig+0x348>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a2f      	ldr	r2, [pc, #188]	; (8007b10 <UART_SetConfig+0x2e0>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d125      	bne.n	8007aa2 <UART_SetConfig+0x272>
 8007a56:	4b29      	ldr	r3, [pc, #164]	; (8007afc <UART_SetConfig+0x2cc>)
 8007a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a5c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007a60:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007a64:	d017      	beq.n	8007a96 <UART_SetConfig+0x266>
 8007a66:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007a6a:	d817      	bhi.n	8007a9c <UART_SetConfig+0x26c>
 8007a6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a70:	d00b      	beq.n	8007a8a <UART_SetConfig+0x25a>
 8007a72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a76:	d811      	bhi.n	8007a9c <UART_SetConfig+0x26c>
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d003      	beq.n	8007a84 <UART_SetConfig+0x254>
 8007a7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a80:	d006      	beq.n	8007a90 <UART_SetConfig+0x260>
 8007a82:	e00b      	b.n	8007a9c <UART_SetConfig+0x26c>
 8007a84:	2301      	movs	r3, #1
 8007a86:	77fb      	strb	r3, [r7, #31]
 8007a88:	e076      	b.n	8007b78 <UART_SetConfig+0x348>
 8007a8a:	2302      	movs	r3, #2
 8007a8c:	77fb      	strb	r3, [r7, #31]
 8007a8e:	e073      	b.n	8007b78 <UART_SetConfig+0x348>
 8007a90:	2304      	movs	r3, #4
 8007a92:	77fb      	strb	r3, [r7, #31]
 8007a94:	e070      	b.n	8007b78 <UART_SetConfig+0x348>
 8007a96:	2308      	movs	r3, #8
 8007a98:	77fb      	strb	r3, [r7, #31]
 8007a9a:	e06d      	b.n	8007b78 <UART_SetConfig+0x348>
 8007a9c:	2310      	movs	r3, #16
 8007a9e:	77fb      	strb	r3, [r7, #31]
 8007aa0:	e06a      	b.n	8007b78 <UART_SetConfig+0x348>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4a1b      	ldr	r2, [pc, #108]	; (8007b14 <UART_SetConfig+0x2e4>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d138      	bne.n	8007b1e <UART_SetConfig+0x2ee>
 8007aac:	4b13      	ldr	r3, [pc, #76]	; (8007afc <UART_SetConfig+0x2cc>)
 8007aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ab2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007ab6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007aba:	d017      	beq.n	8007aec <UART_SetConfig+0x2bc>
 8007abc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007ac0:	d82a      	bhi.n	8007b18 <UART_SetConfig+0x2e8>
 8007ac2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ac6:	d00b      	beq.n	8007ae0 <UART_SetConfig+0x2b0>
 8007ac8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007acc:	d824      	bhi.n	8007b18 <UART_SetConfig+0x2e8>
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d003      	beq.n	8007ada <UART_SetConfig+0x2aa>
 8007ad2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ad6:	d006      	beq.n	8007ae6 <UART_SetConfig+0x2b6>
 8007ad8:	e01e      	b.n	8007b18 <UART_SetConfig+0x2e8>
 8007ada:	2300      	movs	r3, #0
 8007adc:	77fb      	strb	r3, [r7, #31]
 8007ade:	e04b      	b.n	8007b78 <UART_SetConfig+0x348>
 8007ae0:	2302      	movs	r3, #2
 8007ae2:	77fb      	strb	r3, [r7, #31]
 8007ae4:	e048      	b.n	8007b78 <UART_SetConfig+0x348>
 8007ae6:	2304      	movs	r3, #4
 8007ae8:	77fb      	strb	r3, [r7, #31]
 8007aea:	e045      	b.n	8007b78 <UART_SetConfig+0x348>
 8007aec:	2308      	movs	r3, #8
 8007aee:	77fb      	strb	r3, [r7, #31]
 8007af0:	e042      	b.n	8007b78 <UART_SetConfig+0x348>
 8007af2:	bf00      	nop
 8007af4:	efff69f3 	.word	0xefff69f3
 8007af8:	40011000 	.word	0x40011000
 8007afc:	40023800 	.word	0x40023800
 8007b00:	40004400 	.word	0x40004400
 8007b04:	40004800 	.word	0x40004800
 8007b08:	40004c00 	.word	0x40004c00
 8007b0c:	40005000 	.word	0x40005000
 8007b10:	40011400 	.word	0x40011400
 8007b14:	40007800 	.word	0x40007800
 8007b18:	2310      	movs	r3, #16
 8007b1a:	77fb      	strb	r3, [r7, #31]
 8007b1c:	e02c      	b.n	8007b78 <UART_SetConfig+0x348>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	4a72      	ldr	r2, [pc, #456]	; (8007cec <UART_SetConfig+0x4bc>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d125      	bne.n	8007b74 <UART_SetConfig+0x344>
 8007b28:	4b71      	ldr	r3, [pc, #452]	; (8007cf0 <UART_SetConfig+0x4c0>)
 8007b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b2e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007b32:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007b36:	d017      	beq.n	8007b68 <UART_SetConfig+0x338>
 8007b38:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007b3c:	d817      	bhi.n	8007b6e <UART_SetConfig+0x33e>
 8007b3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b42:	d00b      	beq.n	8007b5c <UART_SetConfig+0x32c>
 8007b44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b48:	d811      	bhi.n	8007b6e <UART_SetConfig+0x33e>
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d003      	beq.n	8007b56 <UART_SetConfig+0x326>
 8007b4e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007b52:	d006      	beq.n	8007b62 <UART_SetConfig+0x332>
 8007b54:	e00b      	b.n	8007b6e <UART_SetConfig+0x33e>
 8007b56:	2300      	movs	r3, #0
 8007b58:	77fb      	strb	r3, [r7, #31]
 8007b5a:	e00d      	b.n	8007b78 <UART_SetConfig+0x348>
 8007b5c:	2302      	movs	r3, #2
 8007b5e:	77fb      	strb	r3, [r7, #31]
 8007b60:	e00a      	b.n	8007b78 <UART_SetConfig+0x348>
 8007b62:	2304      	movs	r3, #4
 8007b64:	77fb      	strb	r3, [r7, #31]
 8007b66:	e007      	b.n	8007b78 <UART_SetConfig+0x348>
 8007b68:	2308      	movs	r3, #8
 8007b6a:	77fb      	strb	r3, [r7, #31]
 8007b6c:	e004      	b.n	8007b78 <UART_SetConfig+0x348>
 8007b6e:	2310      	movs	r3, #16
 8007b70:	77fb      	strb	r3, [r7, #31]
 8007b72:	e001      	b.n	8007b78 <UART_SetConfig+0x348>
 8007b74:	2310      	movs	r3, #16
 8007b76:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	69db      	ldr	r3, [r3, #28]
 8007b7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b80:	d15b      	bne.n	8007c3a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007b82:	7ffb      	ldrb	r3, [r7, #31]
 8007b84:	2b08      	cmp	r3, #8
 8007b86:	d828      	bhi.n	8007bda <UART_SetConfig+0x3aa>
 8007b88:	a201      	add	r2, pc, #4	; (adr r2, 8007b90 <UART_SetConfig+0x360>)
 8007b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b8e:	bf00      	nop
 8007b90:	08007bb5 	.word	0x08007bb5
 8007b94:	08007bbd 	.word	0x08007bbd
 8007b98:	08007bc5 	.word	0x08007bc5
 8007b9c:	08007bdb 	.word	0x08007bdb
 8007ba0:	08007bcb 	.word	0x08007bcb
 8007ba4:	08007bdb 	.word	0x08007bdb
 8007ba8:	08007bdb 	.word	0x08007bdb
 8007bac:	08007bdb 	.word	0x08007bdb
 8007bb0:	08007bd3 	.word	0x08007bd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bb4:	f7fd f8d4 	bl	8004d60 <HAL_RCC_GetPCLK1Freq>
 8007bb8:	61b8      	str	r0, [r7, #24]
        break;
 8007bba:	e013      	b.n	8007be4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007bbc:	f7fd f8e4 	bl	8004d88 <HAL_RCC_GetPCLK2Freq>
 8007bc0:	61b8      	str	r0, [r7, #24]
        break;
 8007bc2:	e00f      	b.n	8007be4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007bc4:	4b4b      	ldr	r3, [pc, #300]	; (8007cf4 <UART_SetConfig+0x4c4>)
 8007bc6:	61bb      	str	r3, [r7, #24]
        break;
 8007bc8:	e00c      	b.n	8007be4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007bca:	f7fc ffb7 	bl	8004b3c <HAL_RCC_GetSysClockFreq>
 8007bce:	61b8      	str	r0, [r7, #24]
        break;
 8007bd0:	e008      	b.n	8007be4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007bd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007bd6:	61bb      	str	r3, [r7, #24]
        break;
 8007bd8:	e004      	b.n	8007be4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007bde:	2301      	movs	r3, #1
 8007be0:	77bb      	strb	r3, [r7, #30]
        break;
 8007be2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007be4:	69bb      	ldr	r3, [r7, #24]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d074      	beq.n	8007cd4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007bea:	69bb      	ldr	r3, [r7, #24]
 8007bec:	005a      	lsls	r2, r3, #1
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	085b      	lsrs	r3, r3, #1
 8007bf4:	441a      	add	r2, r3
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	685b      	ldr	r3, [r3, #4]
 8007bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bfe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	2b0f      	cmp	r3, #15
 8007c04:	d916      	bls.n	8007c34 <UART_SetConfig+0x404>
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c0c:	d212      	bcs.n	8007c34 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007c0e:	693b      	ldr	r3, [r7, #16]
 8007c10:	b29b      	uxth	r3, r3
 8007c12:	f023 030f 	bic.w	r3, r3, #15
 8007c16:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007c18:	693b      	ldr	r3, [r7, #16]
 8007c1a:	085b      	lsrs	r3, r3, #1
 8007c1c:	b29b      	uxth	r3, r3
 8007c1e:	f003 0307 	and.w	r3, r3, #7
 8007c22:	b29a      	uxth	r2, r3
 8007c24:	89fb      	ldrh	r3, [r7, #14]
 8007c26:	4313      	orrs	r3, r2
 8007c28:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	89fa      	ldrh	r2, [r7, #14]
 8007c30:	60da      	str	r2, [r3, #12]
 8007c32:	e04f      	b.n	8007cd4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007c34:	2301      	movs	r3, #1
 8007c36:	77bb      	strb	r3, [r7, #30]
 8007c38:	e04c      	b.n	8007cd4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007c3a:	7ffb      	ldrb	r3, [r7, #31]
 8007c3c:	2b08      	cmp	r3, #8
 8007c3e:	d828      	bhi.n	8007c92 <UART_SetConfig+0x462>
 8007c40:	a201      	add	r2, pc, #4	; (adr r2, 8007c48 <UART_SetConfig+0x418>)
 8007c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c46:	bf00      	nop
 8007c48:	08007c6d 	.word	0x08007c6d
 8007c4c:	08007c75 	.word	0x08007c75
 8007c50:	08007c7d 	.word	0x08007c7d
 8007c54:	08007c93 	.word	0x08007c93
 8007c58:	08007c83 	.word	0x08007c83
 8007c5c:	08007c93 	.word	0x08007c93
 8007c60:	08007c93 	.word	0x08007c93
 8007c64:	08007c93 	.word	0x08007c93
 8007c68:	08007c8b 	.word	0x08007c8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c6c:	f7fd f878 	bl	8004d60 <HAL_RCC_GetPCLK1Freq>
 8007c70:	61b8      	str	r0, [r7, #24]
        break;
 8007c72:	e013      	b.n	8007c9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007c74:	f7fd f888 	bl	8004d88 <HAL_RCC_GetPCLK2Freq>
 8007c78:	61b8      	str	r0, [r7, #24]
        break;
 8007c7a:	e00f      	b.n	8007c9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c7c:	4b1d      	ldr	r3, [pc, #116]	; (8007cf4 <UART_SetConfig+0x4c4>)
 8007c7e:	61bb      	str	r3, [r7, #24]
        break;
 8007c80:	e00c      	b.n	8007c9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c82:	f7fc ff5b 	bl	8004b3c <HAL_RCC_GetSysClockFreq>
 8007c86:	61b8      	str	r0, [r7, #24]
        break;
 8007c88:	e008      	b.n	8007c9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c8e:	61bb      	str	r3, [r7, #24]
        break;
 8007c90:	e004      	b.n	8007c9c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007c92:	2300      	movs	r3, #0
 8007c94:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007c96:	2301      	movs	r3, #1
 8007c98:	77bb      	strb	r3, [r7, #30]
        break;
 8007c9a:	bf00      	nop
    }

    if (pclk != 0U)
 8007c9c:	69bb      	ldr	r3, [r7, #24]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d018      	beq.n	8007cd4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	085a      	lsrs	r2, r3, #1
 8007ca8:	69bb      	ldr	r3, [r7, #24]
 8007caa:	441a      	add	r2, r3
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cb4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007cb6:	693b      	ldr	r3, [r7, #16]
 8007cb8:	2b0f      	cmp	r3, #15
 8007cba:	d909      	bls.n	8007cd0 <UART_SetConfig+0x4a0>
 8007cbc:	693b      	ldr	r3, [r7, #16]
 8007cbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007cc2:	d205      	bcs.n	8007cd0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	b29a      	uxth	r2, r3
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	60da      	str	r2, [r3, #12]
 8007cce:	e001      	b.n	8007cd4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007ce0:	7fbb      	ldrb	r3, [r7, #30]
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3720      	adds	r7, #32
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
 8007cea:	bf00      	nop
 8007cec:	40007c00 	.word	0x40007c00
 8007cf0:	40023800 	.word	0x40023800
 8007cf4:	00f42400 	.word	0x00f42400

08007cf8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b083      	sub	sp, #12
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d04:	f003 0301 	and.w	r3, r3, #1
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d00a      	beq.n	8007d22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	430a      	orrs	r2, r1
 8007d20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d26:	f003 0302 	and.w	r3, r3, #2
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d00a      	beq.n	8007d44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	430a      	orrs	r2, r1
 8007d42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d48:	f003 0304 	and.w	r3, r3, #4
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d00a      	beq.n	8007d66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	430a      	orrs	r2, r1
 8007d64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d6a:	f003 0308 	and.w	r3, r3, #8
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d00a      	beq.n	8007d88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	685b      	ldr	r3, [r3, #4]
 8007d78:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	430a      	orrs	r2, r1
 8007d86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d8c:	f003 0310 	and.w	r3, r3, #16
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d00a      	beq.n	8007daa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	689b      	ldr	r3, [r3, #8]
 8007d9a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	430a      	orrs	r2, r1
 8007da8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dae:	f003 0320 	and.w	r3, r3, #32
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d00a      	beq.n	8007dcc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	689b      	ldr	r3, [r3, #8]
 8007dbc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	430a      	orrs	r2, r1
 8007dca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d01a      	beq.n	8007e0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	685b      	ldr	r3, [r3, #4]
 8007dde:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	430a      	orrs	r2, r1
 8007dec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007df2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007df6:	d10a      	bne.n	8007e0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	685b      	ldr	r3, [r3, #4]
 8007dfe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	430a      	orrs	r2, r1
 8007e0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d00a      	beq.n	8007e30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	685b      	ldr	r3, [r3, #4]
 8007e20:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	430a      	orrs	r2, r1
 8007e2e:	605a      	str	r2, [r3, #4]
  }
}
 8007e30:	bf00      	nop
 8007e32:	370c      	adds	r7, #12
 8007e34:	46bd      	mov	sp, r7
 8007e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3a:	4770      	bx	lr

08007e3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b086      	sub	sp, #24
 8007e40:	af02      	add	r7, sp, #8
 8007e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2200      	movs	r2, #0
 8007e48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007e4c:	f7fb fac2 	bl	80033d4 <HAL_GetTick>
 8007e50:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f003 0308 	and.w	r3, r3, #8
 8007e5c:	2b08      	cmp	r3, #8
 8007e5e:	d10e      	bne.n	8007e7e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e60:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007e64:	9300      	str	r3, [sp, #0]
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f000 f81b 	bl	8007eaa <UART_WaitOnFlagUntilTimeout>
 8007e74:	4603      	mov	r3, r0
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d001      	beq.n	8007e7e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e7a:	2303      	movs	r3, #3
 8007e7c:	e011      	b.n	8007ea2 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2220      	movs	r2, #32
 8007e82:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2220      	movs	r2, #32
 8007e88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2200      	movs	r2, #0
 8007e96:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007ea0:	2300      	movs	r3, #0
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3710      	adds	r7, #16
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}

08007eaa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007eaa:	b580      	push	{r7, lr}
 8007eac:	b09c      	sub	sp, #112	; 0x70
 8007eae:	af00      	add	r7, sp, #0
 8007eb0:	60f8      	str	r0, [r7, #12]
 8007eb2:	60b9      	str	r1, [r7, #8]
 8007eb4:	603b      	str	r3, [r7, #0]
 8007eb6:	4613      	mov	r3, r2
 8007eb8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007eba:	e0a7      	b.n	800800c <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ebc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ec2:	f000 80a3 	beq.w	800800c <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ec6:	f7fb fa85 	bl	80033d4 <HAL_GetTick>
 8007eca:	4602      	mov	r2, r0
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	1ad3      	subs	r3, r2, r3
 8007ed0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007ed2:	429a      	cmp	r2, r3
 8007ed4:	d302      	bcc.n	8007edc <UART_WaitOnFlagUntilTimeout+0x32>
 8007ed6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d13f      	bne.n	8007f5c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ee4:	e853 3f00 	ldrex	r3, [r3]
 8007ee8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007eea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007eec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007ef0:	667b      	str	r3, [r7, #100]	; 0x64
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007efa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007efc:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007efe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007f00:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007f02:	e841 2300 	strex	r3, r2, [r1]
 8007f06:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007f08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d1e6      	bne.n	8007edc <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	3308      	adds	r3, #8
 8007f14:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f18:	e853 3f00 	ldrex	r3, [r3]
 8007f1c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007f1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f20:	f023 0301 	bic.w	r3, r3, #1
 8007f24:	663b      	str	r3, [r7, #96]	; 0x60
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	3308      	adds	r3, #8
 8007f2c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007f2e:	64ba      	str	r2, [r7, #72]	; 0x48
 8007f30:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f32:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007f34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007f36:	e841 2300 	strex	r3, r2, [r1]
 8007f3a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007f3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d1e5      	bne.n	8007f0e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2220      	movs	r2, #32
 8007f46:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2220      	movs	r2, #32
 8007f4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2200      	movs	r2, #0
 8007f54:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007f58:	2303      	movs	r3, #3
 8007f5a:	e068      	b.n	800802e <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f003 0304 	and.w	r3, r3, #4
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d050      	beq.n	800800c <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	69db      	ldr	r3, [r3, #28]
 8007f70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007f74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f78:	d148      	bne.n	800800c <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007f82:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f8c:	e853 3f00 	ldrex	r3, [r3]
 8007f90:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f94:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007f98:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fa2:	637b      	str	r3, [r7, #52]	; 0x34
 8007fa4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007fa8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007faa:	e841 2300 	strex	r3, r2, [r1]
 8007fae:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007fb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d1e6      	bne.n	8007f84 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	3308      	adds	r3, #8
 8007fbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	e853 3f00 	ldrex	r3, [r3]
 8007fc4:	613b      	str	r3, [r7, #16]
   return(result);
 8007fc6:	693b      	ldr	r3, [r7, #16]
 8007fc8:	f023 0301 	bic.w	r3, r3, #1
 8007fcc:	66bb      	str	r3, [r7, #104]	; 0x68
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	3308      	adds	r3, #8
 8007fd4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007fd6:	623a      	str	r2, [r7, #32]
 8007fd8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fda:	69f9      	ldr	r1, [r7, #28]
 8007fdc:	6a3a      	ldr	r2, [r7, #32]
 8007fde:	e841 2300 	strex	r3, r2, [r1]
 8007fe2:	61bb      	str	r3, [r7, #24]
   return(result);
 8007fe4:	69bb      	ldr	r3, [r7, #24]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d1e5      	bne.n	8007fb6 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	2220      	movs	r2, #32
 8007fee:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2220      	movs	r2, #32
 8007ff4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	2220      	movs	r2, #32
 8007ffc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2200      	movs	r2, #0
 8008004:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8008008:	2303      	movs	r3, #3
 800800a:	e010      	b.n	800802e <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	69da      	ldr	r2, [r3, #28]
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	4013      	ands	r3, r2
 8008016:	68ba      	ldr	r2, [r7, #8]
 8008018:	429a      	cmp	r2, r3
 800801a:	bf0c      	ite	eq
 800801c:	2301      	moveq	r3, #1
 800801e:	2300      	movne	r3, #0
 8008020:	b2db      	uxtb	r3, r3
 8008022:	461a      	mov	r2, r3
 8008024:	79fb      	ldrb	r3, [r7, #7]
 8008026:	429a      	cmp	r2, r3
 8008028:	f43f af48 	beq.w	8007ebc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800802c:	2300      	movs	r3, #0
}
 800802e:	4618      	mov	r0, r3
 8008030:	3770      	adds	r7, #112	; 0x70
 8008032:	46bd      	mov	sp, r7
 8008034:	bd80      	pop	{r7, pc}
	...

08008038 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008038:	b480      	push	{r7}
 800803a:	b097      	sub	sp, #92	; 0x5c
 800803c:	af00      	add	r7, sp, #0
 800803e:	60f8      	str	r0, [r7, #12]
 8008040:	60b9      	str	r1, [r7, #8]
 8008042:	4613      	mov	r3, r2
 8008044:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	68ba      	ldr	r2, [r7, #8]
 800804a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	88fa      	ldrh	r2, [r7, #6]
 8008050:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	88fa      	ldrh	r2, [r7, #6]
 8008058:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	2200      	movs	r2, #0
 8008060:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	689b      	ldr	r3, [r3, #8]
 8008066:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800806a:	d10e      	bne.n	800808a <UART_Start_Receive_IT+0x52>
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	691b      	ldr	r3, [r3, #16]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d105      	bne.n	8008080 <UART_Start_Receive_IT+0x48>
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	f240 12ff 	movw	r2, #511	; 0x1ff
 800807a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800807e:	e02d      	b.n	80080dc <UART_Start_Receive_IT+0xa4>
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	22ff      	movs	r2, #255	; 0xff
 8008084:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008088:	e028      	b.n	80080dc <UART_Start_Receive_IT+0xa4>
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	689b      	ldr	r3, [r3, #8]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d10d      	bne.n	80080ae <UART_Start_Receive_IT+0x76>
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	691b      	ldr	r3, [r3, #16]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d104      	bne.n	80080a4 <UART_Start_Receive_IT+0x6c>
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	22ff      	movs	r2, #255	; 0xff
 800809e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80080a2:	e01b      	b.n	80080dc <UART_Start_Receive_IT+0xa4>
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	227f      	movs	r2, #127	; 0x7f
 80080a8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80080ac:	e016      	b.n	80080dc <UART_Start_Receive_IT+0xa4>
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	689b      	ldr	r3, [r3, #8]
 80080b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80080b6:	d10d      	bne.n	80080d4 <UART_Start_Receive_IT+0x9c>
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	691b      	ldr	r3, [r3, #16]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d104      	bne.n	80080ca <UART_Start_Receive_IT+0x92>
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	227f      	movs	r2, #127	; 0x7f
 80080c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80080c8:	e008      	b.n	80080dc <UART_Start_Receive_IT+0xa4>
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	223f      	movs	r2, #63	; 0x3f
 80080ce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80080d2:	e003      	b.n	80080dc <UART_Start_Receive_IT+0xa4>
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2200      	movs	r2, #0
 80080d8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2200      	movs	r2, #0
 80080e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	2222      	movs	r2, #34	; 0x22
 80080e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	3308      	adds	r3, #8
 80080f2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080f6:	e853 3f00 	ldrex	r3, [r3]
 80080fa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80080fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080fe:	f043 0301 	orr.w	r3, r3, #1
 8008102:	657b      	str	r3, [r7, #84]	; 0x54
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	3308      	adds	r3, #8
 800810a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800810c:	64ba      	str	r2, [r7, #72]	; 0x48
 800810e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008110:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008112:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008114:	e841 2300 	strex	r3, r2, [r1]
 8008118:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800811a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800811c:	2b00      	cmp	r3, #0
 800811e:	d1e5      	bne.n	80080ec <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	689b      	ldr	r3, [r3, #8]
 8008124:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008128:	d107      	bne.n	800813a <UART_Start_Receive_IT+0x102>
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	691b      	ldr	r3, [r3, #16]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d103      	bne.n	800813a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	4a21      	ldr	r2, [pc, #132]	; (80081bc <UART_Start_Receive_IT+0x184>)
 8008136:	669a      	str	r2, [r3, #104]	; 0x68
 8008138:	e002      	b.n	8008140 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	4a20      	ldr	r2, [pc, #128]	; (80081c0 <UART_Start_Receive_IT+0x188>)
 800813e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	691b      	ldr	r3, [r3, #16]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d019      	beq.n	800817c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800814e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008150:	e853 3f00 	ldrex	r3, [r3]
 8008154:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008158:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800815c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	461a      	mov	r2, r3
 8008164:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008166:	637b      	str	r3, [r7, #52]	; 0x34
 8008168:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800816a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800816c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800816e:	e841 2300 	strex	r3, r2, [r1]
 8008172:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008174:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008176:	2b00      	cmp	r3, #0
 8008178:	d1e6      	bne.n	8008148 <UART_Start_Receive_IT+0x110>
 800817a:	e018      	b.n	80081ae <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008182:	697b      	ldr	r3, [r7, #20]
 8008184:	e853 3f00 	ldrex	r3, [r3]
 8008188:	613b      	str	r3, [r7, #16]
   return(result);
 800818a:	693b      	ldr	r3, [r7, #16]
 800818c:	f043 0320 	orr.w	r3, r3, #32
 8008190:	653b      	str	r3, [r7, #80]	; 0x50
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	461a      	mov	r2, r3
 8008198:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800819a:	623b      	str	r3, [r7, #32]
 800819c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800819e:	69f9      	ldr	r1, [r7, #28]
 80081a0:	6a3a      	ldr	r2, [r7, #32]
 80081a2:	e841 2300 	strex	r3, r2, [r1]
 80081a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80081a8:	69bb      	ldr	r3, [r7, #24]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d1e6      	bne.n	800817c <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80081ae:	2300      	movs	r3, #0
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	375c      	adds	r7, #92	; 0x5c
 80081b4:	46bd      	mov	sp, r7
 80081b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ba:	4770      	bx	lr
 80081bc:	08008473 	.word	0x08008473
 80081c0:	0800830d 	.word	0x0800830d

080081c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b095      	sub	sp, #84	; 0x54
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081d4:	e853 3f00 	ldrex	r3, [r3]
 80081d8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80081da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081dc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80081e0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	461a      	mov	r2, r3
 80081e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80081ea:	643b      	str	r3, [r7, #64]	; 0x40
 80081ec:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ee:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80081f0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80081f2:	e841 2300 	strex	r3, r2, [r1]
 80081f6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80081f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d1e6      	bne.n	80081cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	3308      	adds	r3, #8
 8008204:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008206:	6a3b      	ldr	r3, [r7, #32]
 8008208:	e853 3f00 	ldrex	r3, [r3]
 800820c:	61fb      	str	r3, [r7, #28]
   return(result);
 800820e:	69fb      	ldr	r3, [r7, #28]
 8008210:	f023 0301 	bic.w	r3, r3, #1
 8008214:	64bb      	str	r3, [r7, #72]	; 0x48
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	3308      	adds	r3, #8
 800821c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800821e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008220:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008222:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008224:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008226:	e841 2300 	strex	r3, r2, [r1]
 800822a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800822c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800822e:	2b00      	cmp	r3, #0
 8008230:	d1e5      	bne.n	80081fe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008236:	2b01      	cmp	r3, #1
 8008238:	d118      	bne.n	800826c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	e853 3f00 	ldrex	r3, [r3]
 8008246:	60bb      	str	r3, [r7, #8]
   return(result);
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	f023 0310 	bic.w	r3, r3, #16
 800824e:	647b      	str	r3, [r7, #68]	; 0x44
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	461a      	mov	r2, r3
 8008256:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008258:	61bb      	str	r3, [r7, #24]
 800825a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800825c:	6979      	ldr	r1, [r7, #20]
 800825e:	69ba      	ldr	r2, [r7, #24]
 8008260:	e841 2300 	strex	r3, r2, [r1]
 8008264:	613b      	str	r3, [r7, #16]
   return(result);
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d1e6      	bne.n	800823a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2220      	movs	r2, #32
 8008270:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2200      	movs	r2, #0
 8008278:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2200      	movs	r2, #0
 800827e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008280:	bf00      	nop
 8008282:	3754      	adds	r7, #84	; 0x54
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr

0800828c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b084      	sub	sp, #16
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008298:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	2200      	movs	r2, #0
 800829e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2200      	movs	r2, #0
 80082a6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80082aa:	68f8      	ldr	r0, [r7, #12]
 80082ac:	f7ff faaa 	bl	8007804 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082b0:	bf00      	nop
 80082b2:	3710      	adds	r7, #16
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}

080082b8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b088      	sub	sp, #32
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	e853 3f00 	ldrex	r3, [r3]
 80082cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80082d4:	61fb      	str	r3, [r7, #28]
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	461a      	mov	r2, r3
 80082dc:	69fb      	ldr	r3, [r7, #28]
 80082de:	61bb      	str	r3, [r7, #24]
 80082e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082e2:	6979      	ldr	r1, [r7, #20]
 80082e4:	69ba      	ldr	r2, [r7, #24]
 80082e6:	e841 2300 	strex	r3, r2, [r1]
 80082ea:	613b      	str	r3, [r7, #16]
   return(result);
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d1e6      	bne.n	80082c0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2220      	movs	r2, #32
 80082f6:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2200      	movs	r2, #0
 80082fc:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f7ff fa76 	bl	80077f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008304:	bf00      	nop
 8008306:	3720      	adds	r7, #32
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b096      	sub	sp, #88	; 0x58
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800831a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008324:	2b22      	cmp	r3, #34	; 0x22
 8008326:	f040 8098 	bne.w	800845a <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008330:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008334:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8008338:	b2d9      	uxtb	r1, r3
 800833a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800833e:	b2da      	uxtb	r2, r3
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008344:	400a      	ands	r2, r1
 8008346:	b2d2      	uxtb	r2, r2
 8008348:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800834e:	1c5a      	adds	r2, r3, #1
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800835a:	b29b      	uxth	r3, r3
 800835c:	3b01      	subs	r3, #1
 800835e:	b29a      	uxth	r2, r3
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800836c:	b29b      	uxth	r3, r3
 800836e:	2b00      	cmp	r3, #0
 8008370:	d17b      	bne.n	800846a <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008378:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800837a:	e853 3f00 	ldrex	r3, [r3]
 800837e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008380:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008382:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008386:	653b      	str	r3, [r7, #80]	; 0x50
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	461a      	mov	r2, r3
 800838e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008390:	647b      	str	r3, [r7, #68]	; 0x44
 8008392:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008394:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008396:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008398:	e841 2300 	strex	r3, r2, [r1]
 800839c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800839e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d1e6      	bne.n	8008372 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	3308      	adds	r3, #8
 80083aa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ae:	e853 3f00 	ldrex	r3, [r3]
 80083b2:	623b      	str	r3, [r7, #32]
   return(result);
 80083b4:	6a3b      	ldr	r3, [r7, #32]
 80083b6:	f023 0301 	bic.w	r3, r3, #1
 80083ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	3308      	adds	r3, #8
 80083c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80083c4:	633a      	str	r2, [r7, #48]	; 0x30
 80083c6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083c8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80083ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80083cc:	e841 2300 	strex	r3, r2, [r1]
 80083d0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80083d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d1e5      	bne.n	80083a4 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2220      	movs	r2, #32
 80083dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2200      	movs	r2, #0
 80083e4:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2200      	movs	r2, #0
 80083ea:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	d12e      	bne.n	8008452 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008400:	693b      	ldr	r3, [r7, #16]
 8008402:	e853 3f00 	ldrex	r3, [r3]
 8008406:	60fb      	str	r3, [r7, #12]
   return(result);
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	f023 0310 	bic.w	r3, r3, #16
 800840e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	461a      	mov	r2, r3
 8008416:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008418:	61fb      	str	r3, [r7, #28]
 800841a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800841c:	69b9      	ldr	r1, [r7, #24]
 800841e:	69fa      	ldr	r2, [r7, #28]
 8008420:	e841 2300 	strex	r3, r2, [r1]
 8008424:	617b      	str	r3, [r7, #20]
   return(result);
 8008426:	697b      	ldr	r3, [r7, #20]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d1e6      	bne.n	80083fa <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	69db      	ldr	r3, [r3, #28]
 8008432:	f003 0310 	and.w	r3, r3, #16
 8008436:	2b10      	cmp	r3, #16
 8008438:	d103      	bne.n	8008442 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	2210      	movs	r2, #16
 8008440:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008448:	4619      	mov	r1, r3
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f7ff f9e4 	bl	8007818 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008450:	e00b      	b.n	800846a <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f7fa f9bc 	bl	80027d0 <HAL_UART_RxCpltCallback>
}
 8008458:	e007      	b.n	800846a <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	699a      	ldr	r2, [r3, #24]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f042 0208 	orr.w	r2, r2, #8
 8008468:	619a      	str	r2, [r3, #24]
}
 800846a:	bf00      	nop
 800846c:	3758      	adds	r7, #88	; 0x58
 800846e:	46bd      	mov	sp, r7
 8008470:	bd80      	pop	{r7, pc}

08008472 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008472:	b580      	push	{r7, lr}
 8008474:	b096      	sub	sp, #88	; 0x58
 8008476:	af00      	add	r7, sp, #0
 8008478:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008480:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800848a:	2b22      	cmp	r3, #34	; 0x22
 800848c:	f040 8098 	bne.w	80085c0 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008496:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800849e:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80084a0:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80084a4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80084a8:	4013      	ands	r3, r2
 80084aa:	b29a      	uxth	r2, r3
 80084ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084ae:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084b4:	1c9a      	adds	r2, r3, #2
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80084c0:	b29b      	uxth	r3, r3
 80084c2:	3b01      	subs	r3, #1
 80084c4:	b29a      	uxth	r2, r3
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d17b      	bne.n	80085d0 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084e0:	e853 3f00 	ldrex	r3, [r3]
 80084e4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80084e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084e8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80084ec:	64fb      	str	r3, [r7, #76]	; 0x4c
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	461a      	mov	r2, r3
 80084f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084f6:	643b      	str	r3, [r7, #64]	; 0x40
 80084f8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084fa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80084fc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80084fe:	e841 2300 	strex	r3, r2, [r1]
 8008502:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008506:	2b00      	cmp	r3, #0
 8008508:	d1e6      	bne.n	80084d8 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	3308      	adds	r3, #8
 8008510:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008512:	6a3b      	ldr	r3, [r7, #32]
 8008514:	e853 3f00 	ldrex	r3, [r3]
 8008518:	61fb      	str	r3, [r7, #28]
   return(result);
 800851a:	69fb      	ldr	r3, [r7, #28]
 800851c:	f023 0301 	bic.w	r3, r3, #1
 8008520:	64bb      	str	r3, [r7, #72]	; 0x48
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	3308      	adds	r3, #8
 8008528:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800852a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800852c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800852e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008530:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008532:	e841 2300 	strex	r3, r2, [r1]
 8008536:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800853a:	2b00      	cmp	r3, #0
 800853c:	d1e5      	bne.n	800850a <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2220      	movs	r2, #32
 8008542:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2200      	movs	r2, #0
 800854a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2200      	movs	r2, #0
 8008550:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008556:	2b01      	cmp	r3, #1
 8008558:	d12e      	bne.n	80085b8 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	2200      	movs	r2, #0
 800855e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	e853 3f00 	ldrex	r3, [r3]
 800856c:	60bb      	str	r3, [r7, #8]
   return(result);
 800856e:	68bb      	ldr	r3, [r7, #8]
 8008570:	f023 0310 	bic.w	r3, r3, #16
 8008574:	647b      	str	r3, [r7, #68]	; 0x44
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	461a      	mov	r2, r3
 800857c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800857e:	61bb      	str	r3, [r7, #24]
 8008580:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008582:	6979      	ldr	r1, [r7, #20]
 8008584:	69ba      	ldr	r2, [r7, #24]
 8008586:	e841 2300 	strex	r3, r2, [r1]
 800858a:	613b      	str	r3, [r7, #16]
   return(result);
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d1e6      	bne.n	8008560 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	69db      	ldr	r3, [r3, #28]
 8008598:	f003 0310 	and.w	r3, r3, #16
 800859c:	2b10      	cmp	r3, #16
 800859e:	d103      	bne.n	80085a8 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	2210      	movs	r2, #16
 80085a6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80085ae:	4619      	mov	r1, r3
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f7ff f931 	bl	8007818 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80085b6:	e00b      	b.n	80085d0 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f7fa f909 	bl	80027d0 <HAL_UART_RxCpltCallback>
}
 80085be:	e007      	b.n	80085d0 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	699a      	ldr	r2, [r3, #24]
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f042 0208 	orr.w	r2, r2, #8
 80085ce:	619a      	str	r2, [r3, #24]
}
 80085d0:	bf00      	nop
 80085d2:	3758      	adds	r7, #88	; 0x58
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <__errno>:
 80085d8:	4b01      	ldr	r3, [pc, #4]	; (80085e0 <__errno+0x8>)
 80085da:	6818      	ldr	r0, [r3, #0]
 80085dc:	4770      	bx	lr
 80085de:	bf00      	nop
 80085e0:	2000007c 	.word	0x2000007c

080085e4 <__libc_init_array>:
 80085e4:	b570      	push	{r4, r5, r6, lr}
 80085e6:	4d0d      	ldr	r5, [pc, #52]	; (800861c <__libc_init_array+0x38>)
 80085e8:	4c0d      	ldr	r4, [pc, #52]	; (8008620 <__libc_init_array+0x3c>)
 80085ea:	1b64      	subs	r4, r4, r5
 80085ec:	10a4      	asrs	r4, r4, #2
 80085ee:	2600      	movs	r6, #0
 80085f0:	42a6      	cmp	r6, r4
 80085f2:	d109      	bne.n	8008608 <__libc_init_array+0x24>
 80085f4:	4d0b      	ldr	r5, [pc, #44]	; (8008624 <__libc_init_array+0x40>)
 80085f6:	4c0c      	ldr	r4, [pc, #48]	; (8008628 <__libc_init_array+0x44>)
 80085f8:	f005 f8c8 	bl	800d78c <_init>
 80085fc:	1b64      	subs	r4, r4, r5
 80085fe:	10a4      	asrs	r4, r4, #2
 8008600:	2600      	movs	r6, #0
 8008602:	42a6      	cmp	r6, r4
 8008604:	d105      	bne.n	8008612 <__libc_init_array+0x2e>
 8008606:	bd70      	pop	{r4, r5, r6, pc}
 8008608:	f855 3b04 	ldr.w	r3, [r5], #4
 800860c:	4798      	blx	r3
 800860e:	3601      	adds	r6, #1
 8008610:	e7ee      	b.n	80085f0 <__libc_init_array+0xc>
 8008612:	f855 3b04 	ldr.w	r3, [r5], #4
 8008616:	4798      	blx	r3
 8008618:	3601      	adds	r6, #1
 800861a:	e7f2      	b.n	8008602 <__libc_init_array+0x1e>
 800861c:	0800dce4 	.word	0x0800dce4
 8008620:	0800dce4 	.word	0x0800dce4
 8008624:	0800dce4 	.word	0x0800dce4
 8008628:	0800dce8 	.word	0x0800dce8

0800862c <memset>:
 800862c:	4402      	add	r2, r0
 800862e:	4603      	mov	r3, r0
 8008630:	4293      	cmp	r3, r2
 8008632:	d100      	bne.n	8008636 <memset+0xa>
 8008634:	4770      	bx	lr
 8008636:	f803 1b01 	strb.w	r1, [r3], #1
 800863a:	e7f9      	b.n	8008630 <memset+0x4>

0800863c <__cvt>:
 800863c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008640:	ec55 4b10 	vmov	r4, r5, d0
 8008644:	2d00      	cmp	r5, #0
 8008646:	460e      	mov	r6, r1
 8008648:	4619      	mov	r1, r3
 800864a:	462b      	mov	r3, r5
 800864c:	bfbb      	ittet	lt
 800864e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008652:	461d      	movlt	r5, r3
 8008654:	2300      	movge	r3, #0
 8008656:	232d      	movlt	r3, #45	; 0x2d
 8008658:	700b      	strb	r3, [r1, #0]
 800865a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800865c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008660:	4691      	mov	r9, r2
 8008662:	f023 0820 	bic.w	r8, r3, #32
 8008666:	bfbc      	itt	lt
 8008668:	4622      	movlt	r2, r4
 800866a:	4614      	movlt	r4, r2
 800866c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008670:	d005      	beq.n	800867e <__cvt+0x42>
 8008672:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008676:	d100      	bne.n	800867a <__cvt+0x3e>
 8008678:	3601      	adds	r6, #1
 800867a:	2102      	movs	r1, #2
 800867c:	e000      	b.n	8008680 <__cvt+0x44>
 800867e:	2103      	movs	r1, #3
 8008680:	ab03      	add	r3, sp, #12
 8008682:	9301      	str	r3, [sp, #4]
 8008684:	ab02      	add	r3, sp, #8
 8008686:	9300      	str	r3, [sp, #0]
 8008688:	ec45 4b10 	vmov	d0, r4, r5
 800868c:	4653      	mov	r3, sl
 800868e:	4632      	mov	r2, r6
 8008690:	f001 fe56 	bl	800a340 <_dtoa_r>
 8008694:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008698:	4607      	mov	r7, r0
 800869a:	d102      	bne.n	80086a2 <__cvt+0x66>
 800869c:	f019 0f01 	tst.w	r9, #1
 80086a0:	d022      	beq.n	80086e8 <__cvt+0xac>
 80086a2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80086a6:	eb07 0906 	add.w	r9, r7, r6
 80086aa:	d110      	bne.n	80086ce <__cvt+0x92>
 80086ac:	783b      	ldrb	r3, [r7, #0]
 80086ae:	2b30      	cmp	r3, #48	; 0x30
 80086b0:	d10a      	bne.n	80086c8 <__cvt+0x8c>
 80086b2:	2200      	movs	r2, #0
 80086b4:	2300      	movs	r3, #0
 80086b6:	4620      	mov	r0, r4
 80086b8:	4629      	mov	r1, r5
 80086ba:	f7f8 fa25 	bl	8000b08 <__aeabi_dcmpeq>
 80086be:	b918      	cbnz	r0, 80086c8 <__cvt+0x8c>
 80086c0:	f1c6 0601 	rsb	r6, r6, #1
 80086c4:	f8ca 6000 	str.w	r6, [sl]
 80086c8:	f8da 3000 	ldr.w	r3, [sl]
 80086cc:	4499      	add	r9, r3
 80086ce:	2200      	movs	r2, #0
 80086d0:	2300      	movs	r3, #0
 80086d2:	4620      	mov	r0, r4
 80086d4:	4629      	mov	r1, r5
 80086d6:	f7f8 fa17 	bl	8000b08 <__aeabi_dcmpeq>
 80086da:	b108      	cbz	r0, 80086e0 <__cvt+0xa4>
 80086dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80086e0:	2230      	movs	r2, #48	; 0x30
 80086e2:	9b03      	ldr	r3, [sp, #12]
 80086e4:	454b      	cmp	r3, r9
 80086e6:	d307      	bcc.n	80086f8 <__cvt+0xbc>
 80086e8:	9b03      	ldr	r3, [sp, #12]
 80086ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80086ec:	1bdb      	subs	r3, r3, r7
 80086ee:	4638      	mov	r0, r7
 80086f0:	6013      	str	r3, [r2, #0]
 80086f2:	b004      	add	sp, #16
 80086f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086f8:	1c59      	adds	r1, r3, #1
 80086fa:	9103      	str	r1, [sp, #12]
 80086fc:	701a      	strb	r2, [r3, #0]
 80086fe:	e7f0      	b.n	80086e2 <__cvt+0xa6>

08008700 <__exponent>:
 8008700:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008702:	4603      	mov	r3, r0
 8008704:	2900      	cmp	r1, #0
 8008706:	bfb8      	it	lt
 8008708:	4249      	neglt	r1, r1
 800870a:	f803 2b02 	strb.w	r2, [r3], #2
 800870e:	bfb4      	ite	lt
 8008710:	222d      	movlt	r2, #45	; 0x2d
 8008712:	222b      	movge	r2, #43	; 0x2b
 8008714:	2909      	cmp	r1, #9
 8008716:	7042      	strb	r2, [r0, #1]
 8008718:	dd2a      	ble.n	8008770 <__exponent+0x70>
 800871a:	f10d 0407 	add.w	r4, sp, #7
 800871e:	46a4      	mov	ip, r4
 8008720:	270a      	movs	r7, #10
 8008722:	46a6      	mov	lr, r4
 8008724:	460a      	mov	r2, r1
 8008726:	fb91 f6f7 	sdiv	r6, r1, r7
 800872a:	fb07 1516 	mls	r5, r7, r6, r1
 800872e:	3530      	adds	r5, #48	; 0x30
 8008730:	2a63      	cmp	r2, #99	; 0x63
 8008732:	f104 34ff 	add.w	r4, r4, #4294967295
 8008736:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800873a:	4631      	mov	r1, r6
 800873c:	dcf1      	bgt.n	8008722 <__exponent+0x22>
 800873e:	3130      	adds	r1, #48	; 0x30
 8008740:	f1ae 0502 	sub.w	r5, lr, #2
 8008744:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008748:	1c44      	adds	r4, r0, #1
 800874a:	4629      	mov	r1, r5
 800874c:	4561      	cmp	r1, ip
 800874e:	d30a      	bcc.n	8008766 <__exponent+0x66>
 8008750:	f10d 0209 	add.w	r2, sp, #9
 8008754:	eba2 020e 	sub.w	r2, r2, lr
 8008758:	4565      	cmp	r5, ip
 800875a:	bf88      	it	hi
 800875c:	2200      	movhi	r2, #0
 800875e:	4413      	add	r3, r2
 8008760:	1a18      	subs	r0, r3, r0
 8008762:	b003      	add	sp, #12
 8008764:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008766:	f811 2b01 	ldrb.w	r2, [r1], #1
 800876a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800876e:	e7ed      	b.n	800874c <__exponent+0x4c>
 8008770:	2330      	movs	r3, #48	; 0x30
 8008772:	3130      	adds	r1, #48	; 0x30
 8008774:	7083      	strb	r3, [r0, #2]
 8008776:	70c1      	strb	r1, [r0, #3]
 8008778:	1d03      	adds	r3, r0, #4
 800877a:	e7f1      	b.n	8008760 <__exponent+0x60>

0800877c <_printf_float>:
 800877c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008780:	ed2d 8b02 	vpush	{d8}
 8008784:	b08d      	sub	sp, #52	; 0x34
 8008786:	460c      	mov	r4, r1
 8008788:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800878c:	4616      	mov	r6, r2
 800878e:	461f      	mov	r7, r3
 8008790:	4605      	mov	r5, r0
 8008792:	f002 ff33 	bl	800b5fc <_localeconv_r>
 8008796:	f8d0 a000 	ldr.w	sl, [r0]
 800879a:	4650      	mov	r0, sl
 800879c:	f7f7 fd38 	bl	8000210 <strlen>
 80087a0:	2300      	movs	r3, #0
 80087a2:	930a      	str	r3, [sp, #40]	; 0x28
 80087a4:	6823      	ldr	r3, [r4, #0]
 80087a6:	9305      	str	r3, [sp, #20]
 80087a8:	f8d8 3000 	ldr.w	r3, [r8]
 80087ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 80087b0:	3307      	adds	r3, #7
 80087b2:	f023 0307 	bic.w	r3, r3, #7
 80087b6:	f103 0208 	add.w	r2, r3, #8
 80087ba:	f8c8 2000 	str.w	r2, [r8]
 80087be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087c2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80087c6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80087ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80087ce:	9307      	str	r3, [sp, #28]
 80087d0:	f8cd 8018 	str.w	r8, [sp, #24]
 80087d4:	ee08 0a10 	vmov	s16, r0
 80087d8:	4b9f      	ldr	r3, [pc, #636]	; (8008a58 <_printf_float+0x2dc>)
 80087da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087de:	f04f 32ff 	mov.w	r2, #4294967295
 80087e2:	f7f8 f9c3 	bl	8000b6c <__aeabi_dcmpun>
 80087e6:	bb88      	cbnz	r0, 800884c <_printf_float+0xd0>
 80087e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087ec:	4b9a      	ldr	r3, [pc, #616]	; (8008a58 <_printf_float+0x2dc>)
 80087ee:	f04f 32ff 	mov.w	r2, #4294967295
 80087f2:	f7f8 f99d 	bl	8000b30 <__aeabi_dcmple>
 80087f6:	bb48      	cbnz	r0, 800884c <_printf_float+0xd0>
 80087f8:	2200      	movs	r2, #0
 80087fa:	2300      	movs	r3, #0
 80087fc:	4640      	mov	r0, r8
 80087fe:	4649      	mov	r1, r9
 8008800:	f7f8 f98c 	bl	8000b1c <__aeabi_dcmplt>
 8008804:	b110      	cbz	r0, 800880c <_printf_float+0x90>
 8008806:	232d      	movs	r3, #45	; 0x2d
 8008808:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800880c:	4b93      	ldr	r3, [pc, #588]	; (8008a5c <_printf_float+0x2e0>)
 800880e:	4894      	ldr	r0, [pc, #592]	; (8008a60 <_printf_float+0x2e4>)
 8008810:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008814:	bf94      	ite	ls
 8008816:	4698      	movls	r8, r3
 8008818:	4680      	movhi	r8, r0
 800881a:	2303      	movs	r3, #3
 800881c:	6123      	str	r3, [r4, #16]
 800881e:	9b05      	ldr	r3, [sp, #20]
 8008820:	f023 0204 	bic.w	r2, r3, #4
 8008824:	6022      	str	r2, [r4, #0]
 8008826:	f04f 0900 	mov.w	r9, #0
 800882a:	9700      	str	r7, [sp, #0]
 800882c:	4633      	mov	r3, r6
 800882e:	aa0b      	add	r2, sp, #44	; 0x2c
 8008830:	4621      	mov	r1, r4
 8008832:	4628      	mov	r0, r5
 8008834:	f000 f9d8 	bl	8008be8 <_printf_common>
 8008838:	3001      	adds	r0, #1
 800883a:	f040 8090 	bne.w	800895e <_printf_float+0x1e2>
 800883e:	f04f 30ff 	mov.w	r0, #4294967295
 8008842:	b00d      	add	sp, #52	; 0x34
 8008844:	ecbd 8b02 	vpop	{d8}
 8008848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800884c:	4642      	mov	r2, r8
 800884e:	464b      	mov	r3, r9
 8008850:	4640      	mov	r0, r8
 8008852:	4649      	mov	r1, r9
 8008854:	f7f8 f98a 	bl	8000b6c <__aeabi_dcmpun>
 8008858:	b140      	cbz	r0, 800886c <_printf_float+0xf0>
 800885a:	464b      	mov	r3, r9
 800885c:	2b00      	cmp	r3, #0
 800885e:	bfbc      	itt	lt
 8008860:	232d      	movlt	r3, #45	; 0x2d
 8008862:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008866:	487f      	ldr	r0, [pc, #508]	; (8008a64 <_printf_float+0x2e8>)
 8008868:	4b7f      	ldr	r3, [pc, #508]	; (8008a68 <_printf_float+0x2ec>)
 800886a:	e7d1      	b.n	8008810 <_printf_float+0x94>
 800886c:	6863      	ldr	r3, [r4, #4]
 800886e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008872:	9206      	str	r2, [sp, #24]
 8008874:	1c5a      	adds	r2, r3, #1
 8008876:	d13f      	bne.n	80088f8 <_printf_float+0x17c>
 8008878:	2306      	movs	r3, #6
 800887a:	6063      	str	r3, [r4, #4]
 800887c:	9b05      	ldr	r3, [sp, #20]
 800887e:	6861      	ldr	r1, [r4, #4]
 8008880:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008884:	2300      	movs	r3, #0
 8008886:	9303      	str	r3, [sp, #12]
 8008888:	ab0a      	add	r3, sp, #40	; 0x28
 800888a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800888e:	ab09      	add	r3, sp, #36	; 0x24
 8008890:	ec49 8b10 	vmov	d0, r8, r9
 8008894:	9300      	str	r3, [sp, #0]
 8008896:	6022      	str	r2, [r4, #0]
 8008898:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800889c:	4628      	mov	r0, r5
 800889e:	f7ff fecd 	bl	800863c <__cvt>
 80088a2:	9b06      	ldr	r3, [sp, #24]
 80088a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80088a6:	2b47      	cmp	r3, #71	; 0x47
 80088a8:	4680      	mov	r8, r0
 80088aa:	d108      	bne.n	80088be <_printf_float+0x142>
 80088ac:	1cc8      	adds	r0, r1, #3
 80088ae:	db02      	blt.n	80088b6 <_printf_float+0x13a>
 80088b0:	6863      	ldr	r3, [r4, #4]
 80088b2:	4299      	cmp	r1, r3
 80088b4:	dd41      	ble.n	800893a <_printf_float+0x1be>
 80088b6:	f1ab 0b02 	sub.w	fp, fp, #2
 80088ba:	fa5f fb8b 	uxtb.w	fp, fp
 80088be:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80088c2:	d820      	bhi.n	8008906 <_printf_float+0x18a>
 80088c4:	3901      	subs	r1, #1
 80088c6:	465a      	mov	r2, fp
 80088c8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80088cc:	9109      	str	r1, [sp, #36]	; 0x24
 80088ce:	f7ff ff17 	bl	8008700 <__exponent>
 80088d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088d4:	1813      	adds	r3, r2, r0
 80088d6:	2a01      	cmp	r2, #1
 80088d8:	4681      	mov	r9, r0
 80088da:	6123      	str	r3, [r4, #16]
 80088dc:	dc02      	bgt.n	80088e4 <_printf_float+0x168>
 80088de:	6822      	ldr	r2, [r4, #0]
 80088e0:	07d2      	lsls	r2, r2, #31
 80088e2:	d501      	bpl.n	80088e8 <_printf_float+0x16c>
 80088e4:	3301      	adds	r3, #1
 80088e6:	6123      	str	r3, [r4, #16]
 80088e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d09c      	beq.n	800882a <_printf_float+0xae>
 80088f0:	232d      	movs	r3, #45	; 0x2d
 80088f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088f6:	e798      	b.n	800882a <_printf_float+0xae>
 80088f8:	9a06      	ldr	r2, [sp, #24]
 80088fa:	2a47      	cmp	r2, #71	; 0x47
 80088fc:	d1be      	bne.n	800887c <_printf_float+0x100>
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d1bc      	bne.n	800887c <_printf_float+0x100>
 8008902:	2301      	movs	r3, #1
 8008904:	e7b9      	b.n	800887a <_printf_float+0xfe>
 8008906:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800890a:	d118      	bne.n	800893e <_printf_float+0x1c2>
 800890c:	2900      	cmp	r1, #0
 800890e:	6863      	ldr	r3, [r4, #4]
 8008910:	dd0b      	ble.n	800892a <_printf_float+0x1ae>
 8008912:	6121      	str	r1, [r4, #16]
 8008914:	b913      	cbnz	r3, 800891c <_printf_float+0x1a0>
 8008916:	6822      	ldr	r2, [r4, #0]
 8008918:	07d0      	lsls	r0, r2, #31
 800891a:	d502      	bpl.n	8008922 <_printf_float+0x1a6>
 800891c:	3301      	adds	r3, #1
 800891e:	440b      	add	r3, r1
 8008920:	6123      	str	r3, [r4, #16]
 8008922:	65a1      	str	r1, [r4, #88]	; 0x58
 8008924:	f04f 0900 	mov.w	r9, #0
 8008928:	e7de      	b.n	80088e8 <_printf_float+0x16c>
 800892a:	b913      	cbnz	r3, 8008932 <_printf_float+0x1b6>
 800892c:	6822      	ldr	r2, [r4, #0]
 800892e:	07d2      	lsls	r2, r2, #31
 8008930:	d501      	bpl.n	8008936 <_printf_float+0x1ba>
 8008932:	3302      	adds	r3, #2
 8008934:	e7f4      	b.n	8008920 <_printf_float+0x1a4>
 8008936:	2301      	movs	r3, #1
 8008938:	e7f2      	b.n	8008920 <_printf_float+0x1a4>
 800893a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800893e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008940:	4299      	cmp	r1, r3
 8008942:	db05      	blt.n	8008950 <_printf_float+0x1d4>
 8008944:	6823      	ldr	r3, [r4, #0]
 8008946:	6121      	str	r1, [r4, #16]
 8008948:	07d8      	lsls	r0, r3, #31
 800894a:	d5ea      	bpl.n	8008922 <_printf_float+0x1a6>
 800894c:	1c4b      	adds	r3, r1, #1
 800894e:	e7e7      	b.n	8008920 <_printf_float+0x1a4>
 8008950:	2900      	cmp	r1, #0
 8008952:	bfd4      	ite	le
 8008954:	f1c1 0202 	rsble	r2, r1, #2
 8008958:	2201      	movgt	r2, #1
 800895a:	4413      	add	r3, r2
 800895c:	e7e0      	b.n	8008920 <_printf_float+0x1a4>
 800895e:	6823      	ldr	r3, [r4, #0]
 8008960:	055a      	lsls	r2, r3, #21
 8008962:	d407      	bmi.n	8008974 <_printf_float+0x1f8>
 8008964:	6923      	ldr	r3, [r4, #16]
 8008966:	4642      	mov	r2, r8
 8008968:	4631      	mov	r1, r6
 800896a:	4628      	mov	r0, r5
 800896c:	47b8      	blx	r7
 800896e:	3001      	adds	r0, #1
 8008970:	d12c      	bne.n	80089cc <_printf_float+0x250>
 8008972:	e764      	b.n	800883e <_printf_float+0xc2>
 8008974:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008978:	f240 80e0 	bls.w	8008b3c <_printf_float+0x3c0>
 800897c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008980:	2200      	movs	r2, #0
 8008982:	2300      	movs	r3, #0
 8008984:	f7f8 f8c0 	bl	8000b08 <__aeabi_dcmpeq>
 8008988:	2800      	cmp	r0, #0
 800898a:	d034      	beq.n	80089f6 <_printf_float+0x27a>
 800898c:	4a37      	ldr	r2, [pc, #220]	; (8008a6c <_printf_float+0x2f0>)
 800898e:	2301      	movs	r3, #1
 8008990:	4631      	mov	r1, r6
 8008992:	4628      	mov	r0, r5
 8008994:	47b8      	blx	r7
 8008996:	3001      	adds	r0, #1
 8008998:	f43f af51 	beq.w	800883e <_printf_float+0xc2>
 800899c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80089a0:	429a      	cmp	r2, r3
 80089a2:	db02      	blt.n	80089aa <_printf_float+0x22e>
 80089a4:	6823      	ldr	r3, [r4, #0]
 80089a6:	07d8      	lsls	r0, r3, #31
 80089a8:	d510      	bpl.n	80089cc <_printf_float+0x250>
 80089aa:	ee18 3a10 	vmov	r3, s16
 80089ae:	4652      	mov	r2, sl
 80089b0:	4631      	mov	r1, r6
 80089b2:	4628      	mov	r0, r5
 80089b4:	47b8      	blx	r7
 80089b6:	3001      	adds	r0, #1
 80089b8:	f43f af41 	beq.w	800883e <_printf_float+0xc2>
 80089bc:	f04f 0800 	mov.w	r8, #0
 80089c0:	f104 091a 	add.w	r9, r4, #26
 80089c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089c6:	3b01      	subs	r3, #1
 80089c8:	4543      	cmp	r3, r8
 80089ca:	dc09      	bgt.n	80089e0 <_printf_float+0x264>
 80089cc:	6823      	ldr	r3, [r4, #0]
 80089ce:	079b      	lsls	r3, r3, #30
 80089d0:	f100 8105 	bmi.w	8008bde <_printf_float+0x462>
 80089d4:	68e0      	ldr	r0, [r4, #12]
 80089d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089d8:	4298      	cmp	r0, r3
 80089da:	bfb8      	it	lt
 80089dc:	4618      	movlt	r0, r3
 80089de:	e730      	b.n	8008842 <_printf_float+0xc6>
 80089e0:	2301      	movs	r3, #1
 80089e2:	464a      	mov	r2, r9
 80089e4:	4631      	mov	r1, r6
 80089e6:	4628      	mov	r0, r5
 80089e8:	47b8      	blx	r7
 80089ea:	3001      	adds	r0, #1
 80089ec:	f43f af27 	beq.w	800883e <_printf_float+0xc2>
 80089f0:	f108 0801 	add.w	r8, r8, #1
 80089f4:	e7e6      	b.n	80089c4 <_printf_float+0x248>
 80089f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	dc39      	bgt.n	8008a70 <_printf_float+0x2f4>
 80089fc:	4a1b      	ldr	r2, [pc, #108]	; (8008a6c <_printf_float+0x2f0>)
 80089fe:	2301      	movs	r3, #1
 8008a00:	4631      	mov	r1, r6
 8008a02:	4628      	mov	r0, r5
 8008a04:	47b8      	blx	r7
 8008a06:	3001      	adds	r0, #1
 8008a08:	f43f af19 	beq.w	800883e <_printf_float+0xc2>
 8008a0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a10:	4313      	orrs	r3, r2
 8008a12:	d102      	bne.n	8008a1a <_printf_float+0x29e>
 8008a14:	6823      	ldr	r3, [r4, #0]
 8008a16:	07d9      	lsls	r1, r3, #31
 8008a18:	d5d8      	bpl.n	80089cc <_printf_float+0x250>
 8008a1a:	ee18 3a10 	vmov	r3, s16
 8008a1e:	4652      	mov	r2, sl
 8008a20:	4631      	mov	r1, r6
 8008a22:	4628      	mov	r0, r5
 8008a24:	47b8      	blx	r7
 8008a26:	3001      	adds	r0, #1
 8008a28:	f43f af09 	beq.w	800883e <_printf_float+0xc2>
 8008a2c:	f04f 0900 	mov.w	r9, #0
 8008a30:	f104 0a1a 	add.w	sl, r4, #26
 8008a34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a36:	425b      	negs	r3, r3
 8008a38:	454b      	cmp	r3, r9
 8008a3a:	dc01      	bgt.n	8008a40 <_printf_float+0x2c4>
 8008a3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a3e:	e792      	b.n	8008966 <_printf_float+0x1ea>
 8008a40:	2301      	movs	r3, #1
 8008a42:	4652      	mov	r2, sl
 8008a44:	4631      	mov	r1, r6
 8008a46:	4628      	mov	r0, r5
 8008a48:	47b8      	blx	r7
 8008a4a:	3001      	adds	r0, #1
 8008a4c:	f43f aef7 	beq.w	800883e <_printf_float+0xc2>
 8008a50:	f109 0901 	add.w	r9, r9, #1
 8008a54:	e7ee      	b.n	8008a34 <_printf_float+0x2b8>
 8008a56:	bf00      	nop
 8008a58:	7fefffff 	.word	0x7fefffff
 8008a5c:	0800d828 	.word	0x0800d828
 8008a60:	0800d82c 	.word	0x0800d82c
 8008a64:	0800d834 	.word	0x0800d834
 8008a68:	0800d830 	.word	0x0800d830
 8008a6c:	0800dc29 	.word	0x0800dc29
 8008a70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a72:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008a74:	429a      	cmp	r2, r3
 8008a76:	bfa8      	it	ge
 8008a78:	461a      	movge	r2, r3
 8008a7a:	2a00      	cmp	r2, #0
 8008a7c:	4691      	mov	r9, r2
 8008a7e:	dc37      	bgt.n	8008af0 <_printf_float+0x374>
 8008a80:	f04f 0b00 	mov.w	fp, #0
 8008a84:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a88:	f104 021a 	add.w	r2, r4, #26
 8008a8c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008a8e:	9305      	str	r3, [sp, #20]
 8008a90:	eba3 0309 	sub.w	r3, r3, r9
 8008a94:	455b      	cmp	r3, fp
 8008a96:	dc33      	bgt.n	8008b00 <_printf_float+0x384>
 8008a98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a9c:	429a      	cmp	r2, r3
 8008a9e:	db3b      	blt.n	8008b18 <_printf_float+0x39c>
 8008aa0:	6823      	ldr	r3, [r4, #0]
 8008aa2:	07da      	lsls	r2, r3, #31
 8008aa4:	d438      	bmi.n	8008b18 <_printf_float+0x39c>
 8008aa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008aa8:	9a05      	ldr	r2, [sp, #20]
 8008aaa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008aac:	1a9a      	subs	r2, r3, r2
 8008aae:	eba3 0901 	sub.w	r9, r3, r1
 8008ab2:	4591      	cmp	r9, r2
 8008ab4:	bfa8      	it	ge
 8008ab6:	4691      	movge	r9, r2
 8008ab8:	f1b9 0f00 	cmp.w	r9, #0
 8008abc:	dc35      	bgt.n	8008b2a <_printf_float+0x3ae>
 8008abe:	f04f 0800 	mov.w	r8, #0
 8008ac2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008ac6:	f104 0a1a 	add.w	sl, r4, #26
 8008aca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008ace:	1a9b      	subs	r3, r3, r2
 8008ad0:	eba3 0309 	sub.w	r3, r3, r9
 8008ad4:	4543      	cmp	r3, r8
 8008ad6:	f77f af79 	ble.w	80089cc <_printf_float+0x250>
 8008ada:	2301      	movs	r3, #1
 8008adc:	4652      	mov	r2, sl
 8008ade:	4631      	mov	r1, r6
 8008ae0:	4628      	mov	r0, r5
 8008ae2:	47b8      	blx	r7
 8008ae4:	3001      	adds	r0, #1
 8008ae6:	f43f aeaa 	beq.w	800883e <_printf_float+0xc2>
 8008aea:	f108 0801 	add.w	r8, r8, #1
 8008aee:	e7ec      	b.n	8008aca <_printf_float+0x34e>
 8008af0:	4613      	mov	r3, r2
 8008af2:	4631      	mov	r1, r6
 8008af4:	4642      	mov	r2, r8
 8008af6:	4628      	mov	r0, r5
 8008af8:	47b8      	blx	r7
 8008afa:	3001      	adds	r0, #1
 8008afc:	d1c0      	bne.n	8008a80 <_printf_float+0x304>
 8008afe:	e69e      	b.n	800883e <_printf_float+0xc2>
 8008b00:	2301      	movs	r3, #1
 8008b02:	4631      	mov	r1, r6
 8008b04:	4628      	mov	r0, r5
 8008b06:	9205      	str	r2, [sp, #20]
 8008b08:	47b8      	blx	r7
 8008b0a:	3001      	adds	r0, #1
 8008b0c:	f43f ae97 	beq.w	800883e <_printf_float+0xc2>
 8008b10:	9a05      	ldr	r2, [sp, #20]
 8008b12:	f10b 0b01 	add.w	fp, fp, #1
 8008b16:	e7b9      	b.n	8008a8c <_printf_float+0x310>
 8008b18:	ee18 3a10 	vmov	r3, s16
 8008b1c:	4652      	mov	r2, sl
 8008b1e:	4631      	mov	r1, r6
 8008b20:	4628      	mov	r0, r5
 8008b22:	47b8      	blx	r7
 8008b24:	3001      	adds	r0, #1
 8008b26:	d1be      	bne.n	8008aa6 <_printf_float+0x32a>
 8008b28:	e689      	b.n	800883e <_printf_float+0xc2>
 8008b2a:	9a05      	ldr	r2, [sp, #20]
 8008b2c:	464b      	mov	r3, r9
 8008b2e:	4442      	add	r2, r8
 8008b30:	4631      	mov	r1, r6
 8008b32:	4628      	mov	r0, r5
 8008b34:	47b8      	blx	r7
 8008b36:	3001      	adds	r0, #1
 8008b38:	d1c1      	bne.n	8008abe <_printf_float+0x342>
 8008b3a:	e680      	b.n	800883e <_printf_float+0xc2>
 8008b3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b3e:	2a01      	cmp	r2, #1
 8008b40:	dc01      	bgt.n	8008b46 <_printf_float+0x3ca>
 8008b42:	07db      	lsls	r3, r3, #31
 8008b44:	d538      	bpl.n	8008bb8 <_printf_float+0x43c>
 8008b46:	2301      	movs	r3, #1
 8008b48:	4642      	mov	r2, r8
 8008b4a:	4631      	mov	r1, r6
 8008b4c:	4628      	mov	r0, r5
 8008b4e:	47b8      	blx	r7
 8008b50:	3001      	adds	r0, #1
 8008b52:	f43f ae74 	beq.w	800883e <_printf_float+0xc2>
 8008b56:	ee18 3a10 	vmov	r3, s16
 8008b5a:	4652      	mov	r2, sl
 8008b5c:	4631      	mov	r1, r6
 8008b5e:	4628      	mov	r0, r5
 8008b60:	47b8      	blx	r7
 8008b62:	3001      	adds	r0, #1
 8008b64:	f43f ae6b 	beq.w	800883e <_printf_float+0xc2>
 8008b68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	2300      	movs	r3, #0
 8008b70:	f7f7 ffca 	bl	8000b08 <__aeabi_dcmpeq>
 8008b74:	b9d8      	cbnz	r0, 8008bae <_printf_float+0x432>
 8008b76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b78:	f108 0201 	add.w	r2, r8, #1
 8008b7c:	3b01      	subs	r3, #1
 8008b7e:	4631      	mov	r1, r6
 8008b80:	4628      	mov	r0, r5
 8008b82:	47b8      	blx	r7
 8008b84:	3001      	adds	r0, #1
 8008b86:	d10e      	bne.n	8008ba6 <_printf_float+0x42a>
 8008b88:	e659      	b.n	800883e <_printf_float+0xc2>
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	4652      	mov	r2, sl
 8008b8e:	4631      	mov	r1, r6
 8008b90:	4628      	mov	r0, r5
 8008b92:	47b8      	blx	r7
 8008b94:	3001      	adds	r0, #1
 8008b96:	f43f ae52 	beq.w	800883e <_printf_float+0xc2>
 8008b9a:	f108 0801 	add.w	r8, r8, #1
 8008b9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ba0:	3b01      	subs	r3, #1
 8008ba2:	4543      	cmp	r3, r8
 8008ba4:	dcf1      	bgt.n	8008b8a <_printf_float+0x40e>
 8008ba6:	464b      	mov	r3, r9
 8008ba8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008bac:	e6dc      	b.n	8008968 <_printf_float+0x1ec>
 8008bae:	f04f 0800 	mov.w	r8, #0
 8008bb2:	f104 0a1a 	add.w	sl, r4, #26
 8008bb6:	e7f2      	b.n	8008b9e <_printf_float+0x422>
 8008bb8:	2301      	movs	r3, #1
 8008bba:	4642      	mov	r2, r8
 8008bbc:	e7df      	b.n	8008b7e <_printf_float+0x402>
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	464a      	mov	r2, r9
 8008bc2:	4631      	mov	r1, r6
 8008bc4:	4628      	mov	r0, r5
 8008bc6:	47b8      	blx	r7
 8008bc8:	3001      	adds	r0, #1
 8008bca:	f43f ae38 	beq.w	800883e <_printf_float+0xc2>
 8008bce:	f108 0801 	add.w	r8, r8, #1
 8008bd2:	68e3      	ldr	r3, [r4, #12]
 8008bd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008bd6:	1a5b      	subs	r3, r3, r1
 8008bd8:	4543      	cmp	r3, r8
 8008bda:	dcf0      	bgt.n	8008bbe <_printf_float+0x442>
 8008bdc:	e6fa      	b.n	80089d4 <_printf_float+0x258>
 8008bde:	f04f 0800 	mov.w	r8, #0
 8008be2:	f104 0919 	add.w	r9, r4, #25
 8008be6:	e7f4      	b.n	8008bd2 <_printf_float+0x456>

08008be8 <_printf_common>:
 8008be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bec:	4616      	mov	r6, r2
 8008bee:	4699      	mov	r9, r3
 8008bf0:	688a      	ldr	r2, [r1, #8]
 8008bf2:	690b      	ldr	r3, [r1, #16]
 8008bf4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	bfb8      	it	lt
 8008bfc:	4613      	movlt	r3, r2
 8008bfe:	6033      	str	r3, [r6, #0]
 8008c00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008c04:	4607      	mov	r7, r0
 8008c06:	460c      	mov	r4, r1
 8008c08:	b10a      	cbz	r2, 8008c0e <_printf_common+0x26>
 8008c0a:	3301      	adds	r3, #1
 8008c0c:	6033      	str	r3, [r6, #0]
 8008c0e:	6823      	ldr	r3, [r4, #0]
 8008c10:	0699      	lsls	r1, r3, #26
 8008c12:	bf42      	ittt	mi
 8008c14:	6833      	ldrmi	r3, [r6, #0]
 8008c16:	3302      	addmi	r3, #2
 8008c18:	6033      	strmi	r3, [r6, #0]
 8008c1a:	6825      	ldr	r5, [r4, #0]
 8008c1c:	f015 0506 	ands.w	r5, r5, #6
 8008c20:	d106      	bne.n	8008c30 <_printf_common+0x48>
 8008c22:	f104 0a19 	add.w	sl, r4, #25
 8008c26:	68e3      	ldr	r3, [r4, #12]
 8008c28:	6832      	ldr	r2, [r6, #0]
 8008c2a:	1a9b      	subs	r3, r3, r2
 8008c2c:	42ab      	cmp	r3, r5
 8008c2e:	dc26      	bgt.n	8008c7e <_printf_common+0x96>
 8008c30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008c34:	1e13      	subs	r3, r2, #0
 8008c36:	6822      	ldr	r2, [r4, #0]
 8008c38:	bf18      	it	ne
 8008c3a:	2301      	movne	r3, #1
 8008c3c:	0692      	lsls	r2, r2, #26
 8008c3e:	d42b      	bmi.n	8008c98 <_printf_common+0xb0>
 8008c40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008c44:	4649      	mov	r1, r9
 8008c46:	4638      	mov	r0, r7
 8008c48:	47c0      	blx	r8
 8008c4a:	3001      	adds	r0, #1
 8008c4c:	d01e      	beq.n	8008c8c <_printf_common+0xa4>
 8008c4e:	6823      	ldr	r3, [r4, #0]
 8008c50:	68e5      	ldr	r5, [r4, #12]
 8008c52:	6832      	ldr	r2, [r6, #0]
 8008c54:	f003 0306 	and.w	r3, r3, #6
 8008c58:	2b04      	cmp	r3, #4
 8008c5a:	bf08      	it	eq
 8008c5c:	1aad      	subeq	r5, r5, r2
 8008c5e:	68a3      	ldr	r3, [r4, #8]
 8008c60:	6922      	ldr	r2, [r4, #16]
 8008c62:	bf0c      	ite	eq
 8008c64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c68:	2500      	movne	r5, #0
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	bfc4      	itt	gt
 8008c6e:	1a9b      	subgt	r3, r3, r2
 8008c70:	18ed      	addgt	r5, r5, r3
 8008c72:	2600      	movs	r6, #0
 8008c74:	341a      	adds	r4, #26
 8008c76:	42b5      	cmp	r5, r6
 8008c78:	d11a      	bne.n	8008cb0 <_printf_common+0xc8>
 8008c7a:	2000      	movs	r0, #0
 8008c7c:	e008      	b.n	8008c90 <_printf_common+0xa8>
 8008c7e:	2301      	movs	r3, #1
 8008c80:	4652      	mov	r2, sl
 8008c82:	4649      	mov	r1, r9
 8008c84:	4638      	mov	r0, r7
 8008c86:	47c0      	blx	r8
 8008c88:	3001      	adds	r0, #1
 8008c8a:	d103      	bne.n	8008c94 <_printf_common+0xac>
 8008c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c94:	3501      	adds	r5, #1
 8008c96:	e7c6      	b.n	8008c26 <_printf_common+0x3e>
 8008c98:	18e1      	adds	r1, r4, r3
 8008c9a:	1c5a      	adds	r2, r3, #1
 8008c9c:	2030      	movs	r0, #48	; 0x30
 8008c9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008ca2:	4422      	add	r2, r4
 8008ca4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008ca8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008cac:	3302      	adds	r3, #2
 8008cae:	e7c7      	b.n	8008c40 <_printf_common+0x58>
 8008cb0:	2301      	movs	r3, #1
 8008cb2:	4622      	mov	r2, r4
 8008cb4:	4649      	mov	r1, r9
 8008cb6:	4638      	mov	r0, r7
 8008cb8:	47c0      	blx	r8
 8008cba:	3001      	adds	r0, #1
 8008cbc:	d0e6      	beq.n	8008c8c <_printf_common+0xa4>
 8008cbe:	3601      	adds	r6, #1
 8008cc0:	e7d9      	b.n	8008c76 <_printf_common+0x8e>
	...

08008cc4 <_printf_i>:
 8008cc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008cc8:	7e0f      	ldrb	r7, [r1, #24]
 8008cca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008ccc:	2f78      	cmp	r7, #120	; 0x78
 8008cce:	4691      	mov	r9, r2
 8008cd0:	4680      	mov	r8, r0
 8008cd2:	460c      	mov	r4, r1
 8008cd4:	469a      	mov	sl, r3
 8008cd6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008cda:	d807      	bhi.n	8008cec <_printf_i+0x28>
 8008cdc:	2f62      	cmp	r7, #98	; 0x62
 8008cde:	d80a      	bhi.n	8008cf6 <_printf_i+0x32>
 8008ce0:	2f00      	cmp	r7, #0
 8008ce2:	f000 80d8 	beq.w	8008e96 <_printf_i+0x1d2>
 8008ce6:	2f58      	cmp	r7, #88	; 0x58
 8008ce8:	f000 80a3 	beq.w	8008e32 <_printf_i+0x16e>
 8008cec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008cf0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008cf4:	e03a      	b.n	8008d6c <_printf_i+0xa8>
 8008cf6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008cfa:	2b15      	cmp	r3, #21
 8008cfc:	d8f6      	bhi.n	8008cec <_printf_i+0x28>
 8008cfe:	a101      	add	r1, pc, #4	; (adr r1, 8008d04 <_printf_i+0x40>)
 8008d00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008d04:	08008d5d 	.word	0x08008d5d
 8008d08:	08008d71 	.word	0x08008d71
 8008d0c:	08008ced 	.word	0x08008ced
 8008d10:	08008ced 	.word	0x08008ced
 8008d14:	08008ced 	.word	0x08008ced
 8008d18:	08008ced 	.word	0x08008ced
 8008d1c:	08008d71 	.word	0x08008d71
 8008d20:	08008ced 	.word	0x08008ced
 8008d24:	08008ced 	.word	0x08008ced
 8008d28:	08008ced 	.word	0x08008ced
 8008d2c:	08008ced 	.word	0x08008ced
 8008d30:	08008e7d 	.word	0x08008e7d
 8008d34:	08008da1 	.word	0x08008da1
 8008d38:	08008e5f 	.word	0x08008e5f
 8008d3c:	08008ced 	.word	0x08008ced
 8008d40:	08008ced 	.word	0x08008ced
 8008d44:	08008e9f 	.word	0x08008e9f
 8008d48:	08008ced 	.word	0x08008ced
 8008d4c:	08008da1 	.word	0x08008da1
 8008d50:	08008ced 	.word	0x08008ced
 8008d54:	08008ced 	.word	0x08008ced
 8008d58:	08008e67 	.word	0x08008e67
 8008d5c:	682b      	ldr	r3, [r5, #0]
 8008d5e:	1d1a      	adds	r2, r3, #4
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	602a      	str	r2, [r5, #0]
 8008d64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008d68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	e0a3      	b.n	8008eb8 <_printf_i+0x1f4>
 8008d70:	6820      	ldr	r0, [r4, #0]
 8008d72:	6829      	ldr	r1, [r5, #0]
 8008d74:	0606      	lsls	r6, r0, #24
 8008d76:	f101 0304 	add.w	r3, r1, #4
 8008d7a:	d50a      	bpl.n	8008d92 <_printf_i+0xce>
 8008d7c:	680e      	ldr	r6, [r1, #0]
 8008d7e:	602b      	str	r3, [r5, #0]
 8008d80:	2e00      	cmp	r6, #0
 8008d82:	da03      	bge.n	8008d8c <_printf_i+0xc8>
 8008d84:	232d      	movs	r3, #45	; 0x2d
 8008d86:	4276      	negs	r6, r6
 8008d88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d8c:	485e      	ldr	r0, [pc, #376]	; (8008f08 <_printf_i+0x244>)
 8008d8e:	230a      	movs	r3, #10
 8008d90:	e019      	b.n	8008dc6 <_printf_i+0x102>
 8008d92:	680e      	ldr	r6, [r1, #0]
 8008d94:	602b      	str	r3, [r5, #0]
 8008d96:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008d9a:	bf18      	it	ne
 8008d9c:	b236      	sxthne	r6, r6
 8008d9e:	e7ef      	b.n	8008d80 <_printf_i+0xbc>
 8008da0:	682b      	ldr	r3, [r5, #0]
 8008da2:	6820      	ldr	r0, [r4, #0]
 8008da4:	1d19      	adds	r1, r3, #4
 8008da6:	6029      	str	r1, [r5, #0]
 8008da8:	0601      	lsls	r1, r0, #24
 8008daa:	d501      	bpl.n	8008db0 <_printf_i+0xec>
 8008dac:	681e      	ldr	r6, [r3, #0]
 8008dae:	e002      	b.n	8008db6 <_printf_i+0xf2>
 8008db0:	0646      	lsls	r6, r0, #25
 8008db2:	d5fb      	bpl.n	8008dac <_printf_i+0xe8>
 8008db4:	881e      	ldrh	r6, [r3, #0]
 8008db6:	4854      	ldr	r0, [pc, #336]	; (8008f08 <_printf_i+0x244>)
 8008db8:	2f6f      	cmp	r7, #111	; 0x6f
 8008dba:	bf0c      	ite	eq
 8008dbc:	2308      	moveq	r3, #8
 8008dbe:	230a      	movne	r3, #10
 8008dc0:	2100      	movs	r1, #0
 8008dc2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008dc6:	6865      	ldr	r5, [r4, #4]
 8008dc8:	60a5      	str	r5, [r4, #8]
 8008dca:	2d00      	cmp	r5, #0
 8008dcc:	bfa2      	ittt	ge
 8008dce:	6821      	ldrge	r1, [r4, #0]
 8008dd0:	f021 0104 	bicge.w	r1, r1, #4
 8008dd4:	6021      	strge	r1, [r4, #0]
 8008dd6:	b90e      	cbnz	r6, 8008ddc <_printf_i+0x118>
 8008dd8:	2d00      	cmp	r5, #0
 8008dda:	d04d      	beq.n	8008e78 <_printf_i+0x1b4>
 8008ddc:	4615      	mov	r5, r2
 8008dde:	fbb6 f1f3 	udiv	r1, r6, r3
 8008de2:	fb03 6711 	mls	r7, r3, r1, r6
 8008de6:	5dc7      	ldrb	r7, [r0, r7]
 8008de8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008dec:	4637      	mov	r7, r6
 8008dee:	42bb      	cmp	r3, r7
 8008df0:	460e      	mov	r6, r1
 8008df2:	d9f4      	bls.n	8008dde <_printf_i+0x11a>
 8008df4:	2b08      	cmp	r3, #8
 8008df6:	d10b      	bne.n	8008e10 <_printf_i+0x14c>
 8008df8:	6823      	ldr	r3, [r4, #0]
 8008dfa:	07de      	lsls	r6, r3, #31
 8008dfc:	d508      	bpl.n	8008e10 <_printf_i+0x14c>
 8008dfe:	6923      	ldr	r3, [r4, #16]
 8008e00:	6861      	ldr	r1, [r4, #4]
 8008e02:	4299      	cmp	r1, r3
 8008e04:	bfde      	ittt	le
 8008e06:	2330      	movle	r3, #48	; 0x30
 8008e08:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008e0c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008e10:	1b52      	subs	r2, r2, r5
 8008e12:	6122      	str	r2, [r4, #16]
 8008e14:	f8cd a000 	str.w	sl, [sp]
 8008e18:	464b      	mov	r3, r9
 8008e1a:	aa03      	add	r2, sp, #12
 8008e1c:	4621      	mov	r1, r4
 8008e1e:	4640      	mov	r0, r8
 8008e20:	f7ff fee2 	bl	8008be8 <_printf_common>
 8008e24:	3001      	adds	r0, #1
 8008e26:	d14c      	bne.n	8008ec2 <_printf_i+0x1fe>
 8008e28:	f04f 30ff 	mov.w	r0, #4294967295
 8008e2c:	b004      	add	sp, #16
 8008e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e32:	4835      	ldr	r0, [pc, #212]	; (8008f08 <_printf_i+0x244>)
 8008e34:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008e38:	6829      	ldr	r1, [r5, #0]
 8008e3a:	6823      	ldr	r3, [r4, #0]
 8008e3c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008e40:	6029      	str	r1, [r5, #0]
 8008e42:	061d      	lsls	r5, r3, #24
 8008e44:	d514      	bpl.n	8008e70 <_printf_i+0x1ac>
 8008e46:	07df      	lsls	r7, r3, #31
 8008e48:	bf44      	itt	mi
 8008e4a:	f043 0320 	orrmi.w	r3, r3, #32
 8008e4e:	6023      	strmi	r3, [r4, #0]
 8008e50:	b91e      	cbnz	r6, 8008e5a <_printf_i+0x196>
 8008e52:	6823      	ldr	r3, [r4, #0]
 8008e54:	f023 0320 	bic.w	r3, r3, #32
 8008e58:	6023      	str	r3, [r4, #0]
 8008e5a:	2310      	movs	r3, #16
 8008e5c:	e7b0      	b.n	8008dc0 <_printf_i+0xfc>
 8008e5e:	6823      	ldr	r3, [r4, #0]
 8008e60:	f043 0320 	orr.w	r3, r3, #32
 8008e64:	6023      	str	r3, [r4, #0]
 8008e66:	2378      	movs	r3, #120	; 0x78
 8008e68:	4828      	ldr	r0, [pc, #160]	; (8008f0c <_printf_i+0x248>)
 8008e6a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008e6e:	e7e3      	b.n	8008e38 <_printf_i+0x174>
 8008e70:	0659      	lsls	r1, r3, #25
 8008e72:	bf48      	it	mi
 8008e74:	b2b6      	uxthmi	r6, r6
 8008e76:	e7e6      	b.n	8008e46 <_printf_i+0x182>
 8008e78:	4615      	mov	r5, r2
 8008e7a:	e7bb      	b.n	8008df4 <_printf_i+0x130>
 8008e7c:	682b      	ldr	r3, [r5, #0]
 8008e7e:	6826      	ldr	r6, [r4, #0]
 8008e80:	6961      	ldr	r1, [r4, #20]
 8008e82:	1d18      	adds	r0, r3, #4
 8008e84:	6028      	str	r0, [r5, #0]
 8008e86:	0635      	lsls	r5, r6, #24
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	d501      	bpl.n	8008e90 <_printf_i+0x1cc>
 8008e8c:	6019      	str	r1, [r3, #0]
 8008e8e:	e002      	b.n	8008e96 <_printf_i+0x1d2>
 8008e90:	0670      	lsls	r0, r6, #25
 8008e92:	d5fb      	bpl.n	8008e8c <_printf_i+0x1c8>
 8008e94:	8019      	strh	r1, [r3, #0]
 8008e96:	2300      	movs	r3, #0
 8008e98:	6123      	str	r3, [r4, #16]
 8008e9a:	4615      	mov	r5, r2
 8008e9c:	e7ba      	b.n	8008e14 <_printf_i+0x150>
 8008e9e:	682b      	ldr	r3, [r5, #0]
 8008ea0:	1d1a      	adds	r2, r3, #4
 8008ea2:	602a      	str	r2, [r5, #0]
 8008ea4:	681d      	ldr	r5, [r3, #0]
 8008ea6:	6862      	ldr	r2, [r4, #4]
 8008ea8:	2100      	movs	r1, #0
 8008eaa:	4628      	mov	r0, r5
 8008eac:	f7f7 f9b8 	bl	8000220 <memchr>
 8008eb0:	b108      	cbz	r0, 8008eb6 <_printf_i+0x1f2>
 8008eb2:	1b40      	subs	r0, r0, r5
 8008eb4:	6060      	str	r0, [r4, #4]
 8008eb6:	6863      	ldr	r3, [r4, #4]
 8008eb8:	6123      	str	r3, [r4, #16]
 8008eba:	2300      	movs	r3, #0
 8008ebc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ec0:	e7a8      	b.n	8008e14 <_printf_i+0x150>
 8008ec2:	6923      	ldr	r3, [r4, #16]
 8008ec4:	462a      	mov	r2, r5
 8008ec6:	4649      	mov	r1, r9
 8008ec8:	4640      	mov	r0, r8
 8008eca:	47d0      	blx	sl
 8008ecc:	3001      	adds	r0, #1
 8008ece:	d0ab      	beq.n	8008e28 <_printf_i+0x164>
 8008ed0:	6823      	ldr	r3, [r4, #0]
 8008ed2:	079b      	lsls	r3, r3, #30
 8008ed4:	d413      	bmi.n	8008efe <_printf_i+0x23a>
 8008ed6:	68e0      	ldr	r0, [r4, #12]
 8008ed8:	9b03      	ldr	r3, [sp, #12]
 8008eda:	4298      	cmp	r0, r3
 8008edc:	bfb8      	it	lt
 8008ede:	4618      	movlt	r0, r3
 8008ee0:	e7a4      	b.n	8008e2c <_printf_i+0x168>
 8008ee2:	2301      	movs	r3, #1
 8008ee4:	4632      	mov	r2, r6
 8008ee6:	4649      	mov	r1, r9
 8008ee8:	4640      	mov	r0, r8
 8008eea:	47d0      	blx	sl
 8008eec:	3001      	adds	r0, #1
 8008eee:	d09b      	beq.n	8008e28 <_printf_i+0x164>
 8008ef0:	3501      	adds	r5, #1
 8008ef2:	68e3      	ldr	r3, [r4, #12]
 8008ef4:	9903      	ldr	r1, [sp, #12]
 8008ef6:	1a5b      	subs	r3, r3, r1
 8008ef8:	42ab      	cmp	r3, r5
 8008efa:	dcf2      	bgt.n	8008ee2 <_printf_i+0x21e>
 8008efc:	e7eb      	b.n	8008ed6 <_printf_i+0x212>
 8008efe:	2500      	movs	r5, #0
 8008f00:	f104 0619 	add.w	r6, r4, #25
 8008f04:	e7f5      	b.n	8008ef2 <_printf_i+0x22e>
 8008f06:	bf00      	nop
 8008f08:	0800d838 	.word	0x0800d838
 8008f0c:	0800d849 	.word	0x0800d849

08008f10 <_scanf_float>:
 8008f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f14:	b087      	sub	sp, #28
 8008f16:	4617      	mov	r7, r2
 8008f18:	9303      	str	r3, [sp, #12]
 8008f1a:	688b      	ldr	r3, [r1, #8]
 8008f1c:	1e5a      	subs	r2, r3, #1
 8008f1e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008f22:	bf83      	ittte	hi
 8008f24:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008f28:	195b      	addhi	r3, r3, r5
 8008f2a:	9302      	strhi	r3, [sp, #8]
 8008f2c:	2300      	movls	r3, #0
 8008f2e:	bf86      	itte	hi
 8008f30:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008f34:	608b      	strhi	r3, [r1, #8]
 8008f36:	9302      	strls	r3, [sp, #8]
 8008f38:	680b      	ldr	r3, [r1, #0]
 8008f3a:	468b      	mov	fp, r1
 8008f3c:	2500      	movs	r5, #0
 8008f3e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008f42:	f84b 3b1c 	str.w	r3, [fp], #28
 8008f46:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008f4a:	4680      	mov	r8, r0
 8008f4c:	460c      	mov	r4, r1
 8008f4e:	465e      	mov	r6, fp
 8008f50:	46aa      	mov	sl, r5
 8008f52:	46a9      	mov	r9, r5
 8008f54:	9501      	str	r5, [sp, #4]
 8008f56:	68a2      	ldr	r2, [r4, #8]
 8008f58:	b152      	cbz	r2, 8008f70 <_scanf_float+0x60>
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	781b      	ldrb	r3, [r3, #0]
 8008f5e:	2b4e      	cmp	r3, #78	; 0x4e
 8008f60:	d864      	bhi.n	800902c <_scanf_float+0x11c>
 8008f62:	2b40      	cmp	r3, #64	; 0x40
 8008f64:	d83c      	bhi.n	8008fe0 <_scanf_float+0xd0>
 8008f66:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008f6a:	b2c8      	uxtb	r0, r1
 8008f6c:	280e      	cmp	r0, #14
 8008f6e:	d93a      	bls.n	8008fe6 <_scanf_float+0xd6>
 8008f70:	f1b9 0f00 	cmp.w	r9, #0
 8008f74:	d003      	beq.n	8008f7e <_scanf_float+0x6e>
 8008f76:	6823      	ldr	r3, [r4, #0]
 8008f78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008f7c:	6023      	str	r3, [r4, #0]
 8008f7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f82:	f1ba 0f01 	cmp.w	sl, #1
 8008f86:	f200 8113 	bhi.w	80091b0 <_scanf_float+0x2a0>
 8008f8a:	455e      	cmp	r6, fp
 8008f8c:	f200 8105 	bhi.w	800919a <_scanf_float+0x28a>
 8008f90:	2501      	movs	r5, #1
 8008f92:	4628      	mov	r0, r5
 8008f94:	b007      	add	sp, #28
 8008f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f9a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008f9e:	2a0d      	cmp	r2, #13
 8008fa0:	d8e6      	bhi.n	8008f70 <_scanf_float+0x60>
 8008fa2:	a101      	add	r1, pc, #4	; (adr r1, 8008fa8 <_scanf_float+0x98>)
 8008fa4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008fa8:	080090e7 	.word	0x080090e7
 8008fac:	08008f71 	.word	0x08008f71
 8008fb0:	08008f71 	.word	0x08008f71
 8008fb4:	08008f71 	.word	0x08008f71
 8008fb8:	08009147 	.word	0x08009147
 8008fbc:	0800911f 	.word	0x0800911f
 8008fc0:	08008f71 	.word	0x08008f71
 8008fc4:	08008f71 	.word	0x08008f71
 8008fc8:	080090f5 	.word	0x080090f5
 8008fcc:	08008f71 	.word	0x08008f71
 8008fd0:	08008f71 	.word	0x08008f71
 8008fd4:	08008f71 	.word	0x08008f71
 8008fd8:	08008f71 	.word	0x08008f71
 8008fdc:	080090ad 	.word	0x080090ad
 8008fe0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008fe4:	e7db      	b.n	8008f9e <_scanf_float+0x8e>
 8008fe6:	290e      	cmp	r1, #14
 8008fe8:	d8c2      	bhi.n	8008f70 <_scanf_float+0x60>
 8008fea:	a001      	add	r0, pc, #4	; (adr r0, 8008ff0 <_scanf_float+0xe0>)
 8008fec:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008ff0:	0800909f 	.word	0x0800909f
 8008ff4:	08008f71 	.word	0x08008f71
 8008ff8:	0800909f 	.word	0x0800909f
 8008ffc:	08009133 	.word	0x08009133
 8009000:	08008f71 	.word	0x08008f71
 8009004:	0800904d 	.word	0x0800904d
 8009008:	08009089 	.word	0x08009089
 800900c:	08009089 	.word	0x08009089
 8009010:	08009089 	.word	0x08009089
 8009014:	08009089 	.word	0x08009089
 8009018:	08009089 	.word	0x08009089
 800901c:	08009089 	.word	0x08009089
 8009020:	08009089 	.word	0x08009089
 8009024:	08009089 	.word	0x08009089
 8009028:	08009089 	.word	0x08009089
 800902c:	2b6e      	cmp	r3, #110	; 0x6e
 800902e:	d809      	bhi.n	8009044 <_scanf_float+0x134>
 8009030:	2b60      	cmp	r3, #96	; 0x60
 8009032:	d8b2      	bhi.n	8008f9a <_scanf_float+0x8a>
 8009034:	2b54      	cmp	r3, #84	; 0x54
 8009036:	d077      	beq.n	8009128 <_scanf_float+0x218>
 8009038:	2b59      	cmp	r3, #89	; 0x59
 800903a:	d199      	bne.n	8008f70 <_scanf_float+0x60>
 800903c:	2d07      	cmp	r5, #7
 800903e:	d197      	bne.n	8008f70 <_scanf_float+0x60>
 8009040:	2508      	movs	r5, #8
 8009042:	e029      	b.n	8009098 <_scanf_float+0x188>
 8009044:	2b74      	cmp	r3, #116	; 0x74
 8009046:	d06f      	beq.n	8009128 <_scanf_float+0x218>
 8009048:	2b79      	cmp	r3, #121	; 0x79
 800904a:	e7f6      	b.n	800903a <_scanf_float+0x12a>
 800904c:	6821      	ldr	r1, [r4, #0]
 800904e:	05c8      	lsls	r0, r1, #23
 8009050:	d51a      	bpl.n	8009088 <_scanf_float+0x178>
 8009052:	9b02      	ldr	r3, [sp, #8]
 8009054:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009058:	6021      	str	r1, [r4, #0]
 800905a:	f109 0901 	add.w	r9, r9, #1
 800905e:	b11b      	cbz	r3, 8009068 <_scanf_float+0x158>
 8009060:	3b01      	subs	r3, #1
 8009062:	3201      	adds	r2, #1
 8009064:	9302      	str	r3, [sp, #8]
 8009066:	60a2      	str	r2, [r4, #8]
 8009068:	68a3      	ldr	r3, [r4, #8]
 800906a:	3b01      	subs	r3, #1
 800906c:	60a3      	str	r3, [r4, #8]
 800906e:	6923      	ldr	r3, [r4, #16]
 8009070:	3301      	adds	r3, #1
 8009072:	6123      	str	r3, [r4, #16]
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	3b01      	subs	r3, #1
 8009078:	2b00      	cmp	r3, #0
 800907a:	607b      	str	r3, [r7, #4]
 800907c:	f340 8084 	ble.w	8009188 <_scanf_float+0x278>
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	3301      	adds	r3, #1
 8009084:	603b      	str	r3, [r7, #0]
 8009086:	e766      	b.n	8008f56 <_scanf_float+0x46>
 8009088:	eb1a 0f05 	cmn.w	sl, r5
 800908c:	f47f af70 	bne.w	8008f70 <_scanf_float+0x60>
 8009090:	6822      	ldr	r2, [r4, #0]
 8009092:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009096:	6022      	str	r2, [r4, #0]
 8009098:	f806 3b01 	strb.w	r3, [r6], #1
 800909c:	e7e4      	b.n	8009068 <_scanf_float+0x158>
 800909e:	6822      	ldr	r2, [r4, #0]
 80090a0:	0610      	lsls	r0, r2, #24
 80090a2:	f57f af65 	bpl.w	8008f70 <_scanf_float+0x60>
 80090a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80090aa:	e7f4      	b.n	8009096 <_scanf_float+0x186>
 80090ac:	f1ba 0f00 	cmp.w	sl, #0
 80090b0:	d10e      	bne.n	80090d0 <_scanf_float+0x1c0>
 80090b2:	f1b9 0f00 	cmp.w	r9, #0
 80090b6:	d10e      	bne.n	80090d6 <_scanf_float+0x1c6>
 80090b8:	6822      	ldr	r2, [r4, #0]
 80090ba:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80090be:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80090c2:	d108      	bne.n	80090d6 <_scanf_float+0x1c6>
 80090c4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80090c8:	6022      	str	r2, [r4, #0]
 80090ca:	f04f 0a01 	mov.w	sl, #1
 80090ce:	e7e3      	b.n	8009098 <_scanf_float+0x188>
 80090d0:	f1ba 0f02 	cmp.w	sl, #2
 80090d4:	d055      	beq.n	8009182 <_scanf_float+0x272>
 80090d6:	2d01      	cmp	r5, #1
 80090d8:	d002      	beq.n	80090e0 <_scanf_float+0x1d0>
 80090da:	2d04      	cmp	r5, #4
 80090dc:	f47f af48 	bne.w	8008f70 <_scanf_float+0x60>
 80090e0:	3501      	adds	r5, #1
 80090e2:	b2ed      	uxtb	r5, r5
 80090e4:	e7d8      	b.n	8009098 <_scanf_float+0x188>
 80090e6:	f1ba 0f01 	cmp.w	sl, #1
 80090ea:	f47f af41 	bne.w	8008f70 <_scanf_float+0x60>
 80090ee:	f04f 0a02 	mov.w	sl, #2
 80090f2:	e7d1      	b.n	8009098 <_scanf_float+0x188>
 80090f4:	b97d      	cbnz	r5, 8009116 <_scanf_float+0x206>
 80090f6:	f1b9 0f00 	cmp.w	r9, #0
 80090fa:	f47f af3c 	bne.w	8008f76 <_scanf_float+0x66>
 80090fe:	6822      	ldr	r2, [r4, #0]
 8009100:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009104:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009108:	f47f af39 	bne.w	8008f7e <_scanf_float+0x6e>
 800910c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009110:	6022      	str	r2, [r4, #0]
 8009112:	2501      	movs	r5, #1
 8009114:	e7c0      	b.n	8009098 <_scanf_float+0x188>
 8009116:	2d03      	cmp	r5, #3
 8009118:	d0e2      	beq.n	80090e0 <_scanf_float+0x1d0>
 800911a:	2d05      	cmp	r5, #5
 800911c:	e7de      	b.n	80090dc <_scanf_float+0x1cc>
 800911e:	2d02      	cmp	r5, #2
 8009120:	f47f af26 	bne.w	8008f70 <_scanf_float+0x60>
 8009124:	2503      	movs	r5, #3
 8009126:	e7b7      	b.n	8009098 <_scanf_float+0x188>
 8009128:	2d06      	cmp	r5, #6
 800912a:	f47f af21 	bne.w	8008f70 <_scanf_float+0x60>
 800912e:	2507      	movs	r5, #7
 8009130:	e7b2      	b.n	8009098 <_scanf_float+0x188>
 8009132:	6822      	ldr	r2, [r4, #0]
 8009134:	0591      	lsls	r1, r2, #22
 8009136:	f57f af1b 	bpl.w	8008f70 <_scanf_float+0x60>
 800913a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800913e:	6022      	str	r2, [r4, #0]
 8009140:	f8cd 9004 	str.w	r9, [sp, #4]
 8009144:	e7a8      	b.n	8009098 <_scanf_float+0x188>
 8009146:	6822      	ldr	r2, [r4, #0]
 8009148:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800914c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009150:	d006      	beq.n	8009160 <_scanf_float+0x250>
 8009152:	0550      	lsls	r0, r2, #21
 8009154:	f57f af0c 	bpl.w	8008f70 <_scanf_float+0x60>
 8009158:	f1b9 0f00 	cmp.w	r9, #0
 800915c:	f43f af0f 	beq.w	8008f7e <_scanf_float+0x6e>
 8009160:	0591      	lsls	r1, r2, #22
 8009162:	bf58      	it	pl
 8009164:	9901      	ldrpl	r1, [sp, #4]
 8009166:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800916a:	bf58      	it	pl
 800916c:	eba9 0101 	subpl.w	r1, r9, r1
 8009170:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009174:	bf58      	it	pl
 8009176:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800917a:	6022      	str	r2, [r4, #0]
 800917c:	f04f 0900 	mov.w	r9, #0
 8009180:	e78a      	b.n	8009098 <_scanf_float+0x188>
 8009182:	f04f 0a03 	mov.w	sl, #3
 8009186:	e787      	b.n	8009098 <_scanf_float+0x188>
 8009188:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800918c:	4639      	mov	r1, r7
 800918e:	4640      	mov	r0, r8
 8009190:	4798      	blx	r3
 8009192:	2800      	cmp	r0, #0
 8009194:	f43f aedf 	beq.w	8008f56 <_scanf_float+0x46>
 8009198:	e6ea      	b.n	8008f70 <_scanf_float+0x60>
 800919a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800919e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80091a2:	463a      	mov	r2, r7
 80091a4:	4640      	mov	r0, r8
 80091a6:	4798      	blx	r3
 80091a8:	6923      	ldr	r3, [r4, #16]
 80091aa:	3b01      	subs	r3, #1
 80091ac:	6123      	str	r3, [r4, #16]
 80091ae:	e6ec      	b.n	8008f8a <_scanf_float+0x7a>
 80091b0:	1e6b      	subs	r3, r5, #1
 80091b2:	2b06      	cmp	r3, #6
 80091b4:	d825      	bhi.n	8009202 <_scanf_float+0x2f2>
 80091b6:	2d02      	cmp	r5, #2
 80091b8:	d836      	bhi.n	8009228 <_scanf_float+0x318>
 80091ba:	455e      	cmp	r6, fp
 80091bc:	f67f aee8 	bls.w	8008f90 <_scanf_float+0x80>
 80091c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80091c4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80091c8:	463a      	mov	r2, r7
 80091ca:	4640      	mov	r0, r8
 80091cc:	4798      	blx	r3
 80091ce:	6923      	ldr	r3, [r4, #16]
 80091d0:	3b01      	subs	r3, #1
 80091d2:	6123      	str	r3, [r4, #16]
 80091d4:	e7f1      	b.n	80091ba <_scanf_float+0x2aa>
 80091d6:	9802      	ldr	r0, [sp, #8]
 80091d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80091dc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80091e0:	9002      	str	r0, [sp, #8]
 80091e2:	463a      	mov	r2, r7
 80091e4:	4640      	mov	r0, r8
 80091e6:	4798      	blx	r3
 80091e8:	6923      	ldr	r3, [r4, #16]
 80091ea:	3b01      	subs	r3, #1
 80091ec:	6123      	str	r3, [r4, #16]
 80091ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80091f2:	fa5f fa8a 	uxtb.w	sl, sl
 80091f6:	f1ba 0f02 	cmp.w	sl, #2
 80091fa:	d1ec      	bne.n	80091d6 <_scanf_float+0x2c6>
 80091fc:	3d03      	subs	r5, #3
 80091fe:	b2ed      	uxtb	r5, r5
 8009200:	1b76      	subs	r6, r6, r5
 8009202:	6823      	ldr	r3, [r4, #0]
 8009204:	05da      	lsls	r2, r3, #23
 8009206:	d52f      	bpl.n	8009268 <_scanf_float+0x358>
 8009208:	055b      	lsls	r3, r3, #21
 800920a:	d510      	bpl.n	800922e <_scanf_float+0x31e>
 800920c:	455e      	cmp	r6, fp
 800920e:	f67f aebf 	bls.w	8008f90 <_scanf_float+0x80>
 8009212:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009216:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800921a:	463a      	mov	r2, r7
 800921c:	4640      	mov	r0, r8
 800921e:	4798      	blx	r3
 8009220:	6923      	ldr	r3, [r4, #16]
 8009222:	3b01      	subs	r3, #1
 8009224:	6123      	str	r3, [r4, #16]
 8009226:	e7f1      	b.n	800920c <_scanf_float+0x2fc>
 8009228:	46aa      	mov	sl, r5
 800922a:	9602      	str	r6, [sp, #8]
 800922c:	e7df      	b.n	80091ee <_scanf_float+0x2de>
 800922e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009232:	6923      	ldr	r3, [r4, #16]
 8009234:	2965      	cmp	r1, #101	; 0x65
 8009236:	f103 33ff 	add.w	r3, r3, #4294967295
 800923a:	f106 35ff 	add.w	r5, r6, #4294967295
 800923e:	6123      	str	r3, [r4, #16]
 8009240:	d00c      	beq.n	800925c <_scanf_float+0x34c>
 8009242:	2945      	cmp	r1, #69	; 0x45
 8009244:	d00a      	beq.n	800925c <_scanf_float+0x34c>
 8009246:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800924a:	463a      	mov	r2, r7
 800924c:	4640      	mov	r0, r8
 800924e:	4798      	blx	r3
 8009250:	6923      	ldr	r3, [r4, #16]
 8009252:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009256:	3b01      	subs	r3, #1
 8009258:	1eb5      	subs	r5, r6, #2
 800925a:	6123      	str	r3, [r4, #16]
 800925c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009260:	463a      	mov	r2, r7
 8009262:	4640      	mov	r0, r8
 8009264:	4798      	blx	r3
 8009266:	462e      	mov	r6, r5
 8009268:	6825      	ldr	r5, [r4, #0]
 800926a:	f015 0510 	ands.w	r5, r5, #16
 800926e:	d159      	bne.n	8009324 <_scanf_float+0x414>
 8009270:	7035      	strb	r5, [r6, #0]
 8009272:	6823      	ldr	r3, [r4, #0]
 8009274:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009278:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800927c:	d11b      	bne.n	80092b6 <_scanf_float+0x3a6>
 800927e:	9b01      	ldr	r3, [sp, #4]
 8009280:	454b      	cmp	r3, r9
 8009282:	eba3 0209 	sub.w	r2, r3, r9
 8009286:	d123      	bne.n	80092d0 <_scanf_float+0x3c0>
 8009288:	2200      	movs	r2, #0
 800928a:	4659      	mov	r1, fp
 800928c:	4640      	mov	r0, r8
 800928e:	f000 ff1d 	bl	800a0cc <_strtod_r>
 8009292:	6822      	ldr	r2, [r4, #0]
 8009294:	9b03      	ldr	r3, [sp, #12]
 8009296:	f012 0f02 	tst.w	r2, #2
 800929a:	ec57 6b10 	vmov	r6, r7, d0
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	d021      	beq.n	80092e6 <_scanf_float+0x3d6>
 80092a2:	9903      	ldr	r1, [sp, #12]
 80092a4:	1d1a      	adds	r2, r3, #4
 80092a6:	600a      	str	r2, [r1, #0]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	e9c3 6700 	strd	r6, r7, [r3]
 80092ae:	68e3      	ldr	r3, [r4, #12]
 80092b0:	3301      	adds	r3, #1
 80092b2:	60e3      	str	r3, [r4, #12]
 80092b4:	e66d      	b.n	8008f92 <_scanf_float+0x82>
 80092b6:	9b04      	ldr	r3, [sp, #16]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d0e5      	beq.n	8009288 <_scanf_float+0x378>
 80092bc:	9905      	ldr	r1, [sp, #20]
 80092be:	230a      	movs	r3, #10
 80092c0:	462a      	mov	r2, r5
 80092c2:	3101      	adds	r1, #1
 80092c4:	4640      	mov	r0, r8
 80092c6:	f000 ff89 	bl	800a1dc <_strtol_r>
 80092ca:	9b04      	ldr	r3, [sp, #16]
 80092cc:	9e05      	ldr	r6, [sp, #20]
 80092ce:	1ac2      	subs	r2, r0, r3
 80092d0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80092d4:	429e      	cmp	r6, r3
 80092d6:	bf28      	it	cs
 80092d8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80092dc:	4912      	ldr	r1, [pc, #72]	; (8009328 <_scanf_float+0x418>)
 80092de:	4630      	mov	r0, r6
 80092e0:	f000 f82c 	bl	800933c <siprintf>
 80092e4:	e7d0      	b.n	8009288 <_scanf_float+0x378>
 80092e6:	9903      	ldr	r1, [sp, #12]
 80092e8:	f012 0f04 	tst.w	r2, #4
 80092ec:	f103 0204 	add.w	r2, r3, #4
 80092f0:	600a      	str	r2, [r1, #0]
 80092f2:	d1d9      	bne.n	80092a8 <_scanf_float+0x398>
 80092f4:	f8d3 8000 	ldr.w	r8, [r3]
 80092f8:	ee10 2a10 	vmov	r2, s0
 80092fc:	ee10 0a10 	vmov	r0, s0
 8009300:	463b      	mov	r3, r7
 8009302:	4639      	mov	r1, r7
 8009304:	f7f7 fc32 	bl	8000b6c <__aeabi_dcmpun>
 8009308:	b128      	cbz	r0, 8009316 <_scanf_float+0x406>
 800930a:	4808      	ldr	r0, [pc, #32]	; (800932c <_scanf_float+0x41c>)
 800930c:	f000 f810 	bl	8009330 <nanf>
 8009310:	ed88 0a00 	vstr	s0, [r8]
 8009314:	e7cb      	b.n	80092ae <_scanf_float+0x39e>
 8009316:	4630      	mov	r0, r6
 8009318:	4639      	mov	r1, r7
 800931a:	f7f7 fc85 	bl	8000c28 <__aeabi_d2f>
 800931e:	f8c8 0000 	str.w	r0, [r8]
 8009322:	e7c4      	b.n	80092ae <_scanf_float+0x39e>
 8009324:	2500      	movs	r5, #0
 8009326:	e634      	b.n	8008f92 <_scanf_float+0x82>
 8009328:	0800d85a 	.word	0x0800d85a
 800932c:	0800dc7b 	.word	0x0800dc7b

08009330 <nanf>:
 8009330:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009338 <nanf+0x8>
 8009334:	4770      	bx	lr
 8009336:	bf00      	nop
 8009338:	7fc00000 	.word	0x7fc00000

0800933c <siprintf>:
 800933c:	b40e      	push	{r1, r2, r3}
 800933e:	b500      	push	{lr}
 8009340:	b09c      	sub	sp, #112	; 0x70
 8009342:	ab1d      	add	r3, sp, #116	; 0x74
 8009344:	9002      	str	r0, [sp, #8]
 8009346:	9006      	str	r0, [sp, #24]
 8009348:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800934c:	4809      	ldr	r0, [pc, #36]	; (8009374 <siprintf+0x38>)
 800934e:	9107      	str	r1, [sp, #28]
 8009350:	9104      	str	r1, [sp, #16]
 8009352:	4909      	ldr	r1, [pc, #36]	; (8009378 <siprintf+0x3c>)
 8009354:	f853 2b04 	ldr.w	r2, [r3], #4
 8009358:	9105      	str	r1, [sp, #20]
 800935a:	6800      	ldr	r0, [r0, #0]
 800935c:	9301      	str	r3, [sp, #4]
 800935e:	a902      	add	r1, sp, #8
 8009360:	f002 ff9e 	bl	800c2a0 <_svfiprintf_r>
 8009364:	9b02      	ldr	r3, [sp, #8]
 8009366:	2200      	movs	r2, #0
 8009368:	701a      	strb	r2, [r3, #0]
 800936a:	b01c      	add	sp, #112	; 0x70
 800936c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009370:	b003      	add	sp, #12
 8009372:	4770      	bx	lr
 8009374:	2000007c 	.word	0x2000007c
 8009378:	ffff0208 	.word	0xffff0208

0800937c <siscanf>:
 800937c:	b40e      	push	{r1, r2, r3}
 800937e:	b510      	push	{r4, lr}
 8009380:	b09f      	sub	sp, #124	; 0x7c
 8009382:	ac21      	add	r4, sp, #132	; 0x84
 8009384:	f44f 7101 	mov.w	r1, #516	; 0x204
 8009388:	f854 2b04 	ldr.w	r2, [r4], #4
 800938c:	9201      	str	r2, [sp, #4]
 800938e:	f8ad 101c 	strh.w	r1, [sp, #28]
 8009392:	9004      	str	r0, [sp, #16]
 8009394:	9008      	str	r0, [sp, #32]
 8009396:	f7f6 ff3b 	bl	8000210 <strlen>
 800939a:	4b0c      	ldr	r3, [pc, #48]	; (80093cc <siscanf+0x50>)
 800939c:	9005      	str	r0, [sp, #20]
 800939e:	9009      	str	r0, [sp, #36]	; 0x24
 80093a0:	930d      	str	r3, [sp, #52]	; 0x34
 80093a2:	480b      	ldr	r0, [pc, #44]	; (80093d0 <siscanf+0x54>)
 80093a4:	9a01      	ldr	r2, [sp, #4]
 80093a6:	6800      	ldr	r0, [r0, #0]
 80093a8:	9403      	str	r4, [sp, #12]
 80093aa:	2300      	movs	r3, #0
 80093ac:	9311      	str	r3, [sp, #68]	; 0x44
 80093ae:	9316      	str	r3, [sp, #88]	; 0x58
 80093b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80093b4:	f8ad 301e 	strh.w	r3, [sp, #30]
 80093b8:	a904      	add	r1, sp, #16
 80093ba:	4623      	mov	r3, r4
 80093bc:	f003 f8ca 	bl	800c554 <__ssvfiscanf_r>
 80093c0:	b01f      	add	sp, #124	; 0x7c
 80093c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093c6:	b003      	add	sp, #12
 80093c8:	4770      	bx	lr
 80093ca:	bf00      	nop
 80093cc:	080093f7 	.word	0x080093f7
 80093d0:	2000007c 	.word	0x2000007c

080093d4 <__sread>:
 80093d4:	b510      	push	{r4, lr}
 80093d6:	460c      	mov	r4, r1
 80093d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093dc:	f003 fb84 	bl	800cae8 <_read_r>
 80093e0:	2800      	cmp	r0, #0
 80093e2:	bfab      	itete	ge
 80093e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80093e6:	89a3      	ldrhlt	r3, [r4, #12]
 80093e8:	181b      	addge	r3, r3, r0
 80093ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80093ee:	bfac      	ite	ge
 80093f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80093f2:	81a3      	strhlt	r3, [r4, #12]
 80093f4:	bd10      	pop	{r4, pc}

080093f6 <__seofread>:
 80093f6:	2000      	movs	r0, #0
 80093f8:	4770      	bx	lr

080093fa <__swrite>:
 80093fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093fe:	461f      	mov	r7, r3
 8009400:	898b      	ldrh	r3, [r1, #12]
 8009402:	05db      	lsls	r3, r3, #23
 8009404:	4605      	mov	r5, r0
 8009406:	460c      	mov	r4, r1
 8009408:	4616      	mov	r6, r2
 800940a:	d505      	bpl.n	8009418 <__swrite+0x1e>
 800940c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009410:	2302      	movs	r3, #2
 8009412:	2200      	movs	r2, #0
 8009414:	f002 f8f6 	bl	800b604 <_lseek_r>
 8009418:	89a3      	ldrh	r3, [r4, #12]
 800941a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800941e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009422:	81a3      	strh	r3, [r4, #12]
 8009424:	4632      	mov	r2, r6
 8009426:	463b      	mov	r3, r7
 8009428:	4628      	mov	r0, r5
 800942a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800942e:	f000 bed7 	b.w	800a1e0 <_write_r>

08009432 <__sseek>:
 8009432:	b510      	push	{r4, lr}
 8009434:	460c      	mov	r4, r1
 8009436:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800943a:	f002 f8e3 	bl	800b604 <_lseek_r>
 800943e:	1c43      	adds	r3, r0, #1
 8009440:	89a3      	ldrh	r3, [r4, #12]
 8009442:	bf15      	itete	ne
 8009444:	6560      	strne	r0, [r4, #84]	; 0x54
 8009446:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800944a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800944e:	81a3      	strheq	r3, [r4, #12]
 8009450:	bf18      	it	ne
 8009452:	81a3      	strhne	r3, [r4, #12]
 8009454:	bd10      	pop	{r4, pc}

08009456 <__sclose>:
 8009456:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800945a:	f000 bed3 	b.w	800a204 <_close_r>

0800945e <strncmp>:
 800945e:	b510      	push	{r4, lr}
 8009460:	b17a      	cbz	r2, 8009482 <strncmp+0x24>
 8009462:	4603      	mov	r3, r0
 8009464:	3901      	subs	r1, #1
 8009466:	1884      	adds	r4, r0, r2
 8009468:	f813 0b01 	ldrb.w	r0, [r3], #1
 800946c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009470:	4290      	cmp	r0, r2
 8009472:	d101      	bne.n	8009478 <strncmp+0x1a>
 8009474:	42a3      	cmp	r3, r4
 8009476:	d101      	bne.n	800947c <strncmp+0x1e>
 8009478:	1a80      	subs	r0, r0, r2
 800947a:	bd10      	pop	{r4, pc}
 800947c:	2800      	cmp	r0, #0
 800947e:	d1f3      	bne.n	8009468 <strncmp+0xa>
 8009480:	e7fa      	b.n	8009478 <strncmp+0x1a>
 8009482:	4610      	mov	r0, r2
 8009484:	e7f9      	b.n	800947a <strncmp+0x1c>

08009486 <sulp>:
 8009486:	b570      	push	{r4, r5, r6, lr}
 8009488:	4604      	mov	r4, r0
 800948a:	460d      	mov	r5, r1
 800948c:	ec45 4b10 	vmov	d0, r4, r5
 8009490:	4616      	mov	r6, r2
 8009492:	f002 fc63 	bl	800bd5c <__ulp>
 8009496:	ec51 0b10 	vmov	r0, r1, d0
 800949a:	b17e      	cbz	r6, 80094bc <sulp+0x36>
 800949c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80094a0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	dd09      	ble.n	80094bc <sulp+0x36>
 80094a8:	051b      	lsls	r3, r3, #20
 80094aa:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80094ae:	2400      	movs	r4, #0
 80094b0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80094b4:	4622      	mov	r2, r4
 80094b6:	462b      	mov	r3, r5
 80094b8:	f7f7 f8be 	bl	8000638 <__aeabi_dmul>
 80094bc:	bd70      	pop	{r4, r5, r6, pc}
	...

080094c0 <_strtod_l>:
 80094c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094c4:	ed2d 8b02 	vpush	{d8}
 80094c8:	b09d      	sub	sp, #116	; 0x74
 80094ca:	461f      	mov	r7, r3
 80094cc:	2300      	movs	r3, #0
 80094ce:	9318      	str	r3, [sp, #96]	; 0x60
 80094d0:	4ba2      	ldr	r3, [pc, #648]	; (800975c <_strtod_l+0x29c>)
 80094d2:	9213      	str	r2, [sp, #76]	; 0x4c
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	9305      	str	r3, [sp, #20]
 80094d8:	4604      	mov	r4, r0
 80094da:	4618      	mov	r0, r3
 80094dc:	4688      	mov	r8, r1
 80094de:	f7f6 fe97 	bl	8000210 <strlen>
 80094e2:	f04f 0a00 	mov.w	sl, #0
 80094e6:	4605      	mov	r5, r0
 80094e8:	f04f 0b00 	mov.w	fp, #0
 80094ec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80094f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80094f2:	781a      	ldrb	r2, [r3, #0]
 80094f4:	2a2b      	cmp	r2, #43	; 0x2b
 80094f6:	d04e      	beq.n	8009596 <_strtod_l+0xd6>
 80094f8:	d83b      	bhi.n	8009572 <_strtod_l+0xb2>
 80094fa:	2a0d      	cmp	r2, #13
 80094fc:	d834      	bhi.n	8009568 <_strtod_l+0xa8>
 80094fe:	2a08      	cmp	r2, #8
 8009500:	d834      	bhi.n	800956c <_strtod_l+0xac>
 8009502:	2a00      	cmp	r2, #0
 8009504:	d03e      	beq.n	8009584 <_strtod_l+0xc4>
 8009506:	2300      	movs	r3, #0
 8009508:	930a      	str	r3, [sp, #40]	; 0x28
 800950a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800950c:	7833      	ldrb	r3, [r6, #0]
 800950e:	2b30      	cmp	r3, #48	; 0x30
 8009510:	f040 80b0 	bne.w	8009674 <_strtod_l+0x1b4>
 8009514:	7873      	ldrb	r3, [r6, #1]
 8009516:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800951a:	2b58      	cmp	r3, #88	; 0x58
 800951c:	d168      	bne.n	80095f0 <_strtod_l+0x130>
 800951e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009520:	9301      	str	r3, [sp, #4]
 8009522:	ab18      	add	r3, sp, #96	; 0x60
 8009524:	9702      	str	r7, [sp, #8]
 8009526:	9300      	str	r3, [sp, #0]
 8009528:	4a8d      	ldr	r2, [pc, #564]	; (8009760 <_strtod_l+0x2a0>)
 800952a:	ab19      	add	r3, sp, #100	; 0x64
 800952c:	a917      	add	r1, sp, #92	; 0x5c
 800952e:	4620      	mov	r0, r4
 8009530:	f001 fd5c 	bl	800afec <__gethex>
 8009534:	f010 0707 	ands.w	r7, r0, #7
 8009538:	4605      	mov	r5, r0
 800953a:	d005      	beq.n	8009548 <_strtod_l+0x88>
 800953c:	2f06      	cmp	r7, #6
 800953e:	d12c      	bne.n	800959a <_strtod_l+0xda>
 8009540:	3601      	adds	r6, #1
 8009542:	2300      	movs	r3, #0
 8009544:	9617      	str	r6, [sp, #92]	; 0x5c
 8009546:	930a      	str	r3, [sp, #40]	; 0x28
 8009548:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800954a:	2b00      	cmp	r3, #0
 800954c:	f040 8590 	bne.w	800a070 <_strtod_l+0xbb0>
 8009550:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009552:	b1eb      	cbz	r3, 8009590 <_strtod_l+0xd0>
 8009554:	4652      	mov	r2, sl
 8009556:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800955a:	ec43 2b10 	vmov	d0, r2, r3
 800955e:	b01d      	add	sp, #116	; 0x74
 8009560:	ecbd 8b02 	vpop	{d8}
 8009564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009568:	2a20      	cmp	r2, #32
 800956a:	d1cc      	bne.n	8009506 <_strtod_l+0x46>
 800956c:	3301      	adds	r3, #1
 800956e:	9317      	str	r3, [sp, #92]	; 0x5c
 8009570:	e7be      	b.n	80094f0 <_strtod_l+0x30>
 8009572:	2a2d      	cmp	r2, #45	; 0x2d
 8009574:	d1c7      	bne.n	8009506 <_strtod_l+0x46>
 8009576:	2201      	movs	r2, #1
 8009578:	920a      	str	r2, [sp, #40]	; 0x28
 800957a:	1c5a      	adds	r2, r3, #1
 800957c:	9217      	str	r2, [sp, #92]	; 0x5c
 800957e:	785b      	ldrb	r3, [r3, #1]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d1c2      	bne.n	800950a <_strtod_l+0x4a>
 8009584:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009586:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800958a:	2b00      	cmp	r3, #0
 800958c:	f040 856e 	bne.w	800a06c <_strtod_l+0xbac>
 8009590:	4652      	mov	r2, sl
 8009592:	465b      	mov	r3, fp
 8009594:	e7e1      	b.n	800955a <_strtod_l+0x9a>
 8009596:	2200      	movs	r2, #0
 8009598:	e7ee      	b.n	8009578 <_strtod_l+0xb8>
 800959a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800959c:	b13a      	cbz	r2, 80095ae <_strtod_l+0xee>
 800959e:	2135      	movs	r1, #53	; 0x35
 80095a0:	a81a      	add	r0, sp, #104	; 0x68
 80095a2:	f002 fce6 	bl	800bf72 <__copybits>
 80095a6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80095a8:	4620      	mov	r0, r4
 80095aa:	f002 f8a5 	bl	800b6f8 <_Bfree>
 80095ae:	3f01      	subs	r7, #1
 80095b0:	2f04      	cmp	r7, #4
 80095b2:	d806      	bhi.n	80095c2 <_strtod_l+0x102>
 80095b4:	e8df f007 	tbb	[pc, r7]
 80095b8:	1714030a 	.word	0x1714030a
 80095bc:	0a          	.byte	0x0a
 80095bd:	00          	.byte	0x00
 80095be:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80095c2:	0728      	lsls	r0, r5, #28
 80095c4:	d5c0      	bpl.n	8009548 <_strtod_l+0x88>
 80095c6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80095ca:	e7bd      	b.n	8009548 <_strtod_l+0x88>
 80095cc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80095d0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80095d2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80095d6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80095da:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80095de:	e7f0      	b.n	80095c2 <_strtod_l+0x102>
 80095e0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8009764 <_strtod_l+0x2a4>
 80095e4:	e7ed      	b.n	80095c2 <_strtod_l+0x102>
 80095e6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80095ea:	f04f 3aff 	mov.w	sl, #4294967295
 80095ee:	e7e8      	b.n	80095c2 <_strtod_l+0x102>
 80095f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80095f2:	1c5a      	adds	r2, r3, #1
 80095f4:	9217      	str	r2, [sp, #92]	; 0x5c
 80095f6:	785b      	ldrb	r3, [r3, #1]
 80095f8:	2b30      	cmp	r3, #48	; 0x30
 80095fa:	d0f9      	beq.n	80095f0 <_strtod_l+0x130>
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d0a3      	beq.n	8009548 <_strtod_l+0x88>
 8009600:	2301      	movs	r3, #1
 8009602:	f04f 0900 	mov.w	r9, #0
 8009606:	9304      	str	r3, [sp, #16]
 8009608:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800960a:	9308      	str	r3, [sp, #32]
 800960c:	f8cd 901c 	str.w	r9, [sp, #28]
 8009610:	464f      	mov	r7, r9
 8009612:	220a      	movs	r2, #10
 8009614:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009616:	7806      	ldrb	r6, [r0, #0]
 8009618:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800961c:	b2d9      	uxtb	r1, r3
 800961e:	2909      	cmp	r1, #9
 8009620:	d92a      	bls.n	8009678 <_strtod_l+0x1b8>
 8009622:	9905      	ldr	r1, [sp, #20]
 8009624:	462a      	mov	r2, r5
 8009626:	f7ff ff1a 	bl	800945e <strncmp>
 800962a:	b398      	cbz	r0, 8009694 <_strtod_l+0x1d4>
 800962c:	2000      	movs	r0, #0
 800962e:	4632      	mov	r2, r6
 8009630:	463d      	mov	r5, r7
 8009632:	9005      	str	r0, [sp, #20]
 8009634:	4603      	mov	r3, r0
 8009636:	2a65      	cmp	r2, #101	; 0x65
 8009638:	d001      	beq.n	800963e <_strtod_l+0x17e>
 800963a:	2a45      	cmp	r2, #69	; 0x45
 800963c:	d118      	bne.n	8009670 <_strtod_l+0x1b0>
 800963e:	b91d      	cbnz	r5, 8009648 <_strtod_l+0x188>
 8009640:	9a04      	ldr	r2, [sp, #16]
 8009642:	4302      	orrs	r2, r0
 8009644:	d09e      	beq.n	8009584 <_strtod_l+0xc4>
 8009646:	2500      	movs	r5, #0
 8009648:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800964c:	f108 0201 	add.w	r2, r8, #1
 8009650:	9217      	str	r2, [sp, #92]	; 0x5c
 8009652:	f898 2001 	ldrb.w	r2, [r8, #1]
 8009656:	2a2b      	cmp	r2, #43	; 0x2b
 8009658:	d075      	beq.n	8009746 <_strtod_l+0x286>
 800965a:	2a2d      	cmp	r2, #45	; 0x2d
 800965c:	d07b      	beq.n	8009756 <_strtod_l+0x296>
 800965e:	f04f 0c00 	mov.w	ip, #0
 8009662:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009666:	2909      	cmp	r1, #9
 8009668:	f240 8082 	bls.w	8009770 <_strtod_l+0x2b0>
 800966c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009670:	2600      	movs	r6, #0
 8009672:	e09d      	b.n	80097b0 <_strtod_l+0x2f0>
 8009674:	2300      	movs	r3, #0
 8009676:	e7c4      	b.n	8009602 <_strtod_l+0x142>
 8009678:	2f08      	cmp	r7, #8
 800967a:	bfd8      	it	le
 800967c:	9907      	ldrle	r1, [sp, #28]
 800967e:	f100 0001 	add.w	r0, r0, #1
 8009682:	bfda      	itte	le
 8009684:	fb02 3301 	mlale	r3, r2, r1, r3
 8009688:	9307      	strle	r3, [sp, #28]
 800968a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800968e:	3701      	adds	r7, #1
 8009690:	9017      	str	r0, [sp, #92]	; 0x5c
 8009692:	e7bf      	b.n	8009614 <_strtod_l+0x154>
 8009694:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009696:	195a      	adds	r2, r3, r5
 8009698:	9217      	str	r2, [sp, #92]	; 0x5c
 800969a:	5d5a      	ldrb	r2, [r3, r5]
 800969c:	2f00      	cmp	r7, #0
 800969e:	d037      	beq.n	8009710 <_strtod_l+0x250>
 80096a0:	9005      	str	r0, [sp, #20]
 80096a2:	463d      	mov	r5, r7
 80096a4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80096a8:	2b09      	cmp	r3, #9
 80096aa:	d912      	bls.n	80096d2 <_strtod_l+0x212>
 80096ac:	2301      	movs	r3, #1
 80096ae:	e7c2      	b.n	8009636 <_strtod_l+0x176>
 80096b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80096b2:	1c5a      	adds	r2, r3, #1
 80096b4:	9217      	str	r2, [sp, #92]	; 0x5c
 80096b6:	785a      	ldrb	r2, [r3, #1]
 80096b8:	3001      	adds	r0, #1
 80096ba:	2a30      	cmp	r2, #48	; 0x30
 80096bc:	d0f8      	beq.n	80096b0 <_strtod_l+0x1f0>
 80096be:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80096c2:	2b08      	cmp	r3, #8
 80096c4:	f200 84d9 	bhi.w	800a07a <_strtod_l+0xbba>
 80096c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80096ca:	9005      	str	r0, [sp, #20]
 80096cc:	2000      	movs	r0, #0
 80096ce:	9308      	str	r3, [sp, #32]
 80096d0:	4605      	mov	r5, r0
 80096d2:	3a30      	subs	r2, #48	; 0x30
 80096d4:	f100 0301 	add.w	r3, r0, #1
 80096d8:	d014      	beq.n	8009704 <_strtod_l+0x244>
 80096da:	9905      	ldr	r1, [sp, #20]
 80096dc:	4419      	add	r1, r3
 80096de:	9105      	str	r1, [sp, #20]
 80096e0:	462b      	mov	r3, r5
 80096e2:	eb00 0e05 	add.w	lr, r0, r5
 80096e6:	210a      	movs	r1, #10
 80096e8:	4573      	cmp	r3, lr
 80096ea:	d113      	bne.n	8009714 <_strtod_l+0x254>
 80096ec:	182b      	adds	r3, r5, r0
 80096ee:	2b08      	cmp	r3, #8
 80096f0:	f105 0501 	add.w	r5, r5, #1
 80096f4:	4405      	add	r5, r0
 80096f6:	dc1c      	bgt.n	8009732 <_strtod_l+0x272>
 80096f8:	9907      	ldr	r1, [sp, #28]
 80096fa:	230a      	movs	r3, #10
 80096fc:	fb03 2301 	mla	r3, r3, r1, r2
 8009700:	9307      	str	r3, [sp, #28]
 8009702:	2300      	movs	r3, #0
 8009704:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009706:	1c51      	adds	r1, r2, #1
 8009708:	9117      	str	r1, [sp, #92]	; 0x5c
 800970a:	7852      	ldrb	r2, [r2, #1]
 800970c:	4618      	mov	r0, r3
 800970e:	e7c9      	b.n	80096a4 <_strtod_l+0x1e4>
 8009710:	4638      	mov	r0, r7
 8009712:	e7d2      	b.n	80096ba <_strtod_l+0x1fa>
 8009714:	2b08      	cmp	r3, #8
 8009716:	dc04      	bgt.n	8009722 <_strtod_l+0x262>
 8009718:	9e07      	ldr	r6, [sp, #28]
 800971a:	434e      	muls	r6, r1
 800971c:	9607      	str	r6, [sp, #28]
 800971e:	3301      	adds	r3, #1
 8009720:	e7e2      	b.n	80096e8 <_strtod_l+0x228>
 8009722:	f103 0c01 	add.w	ip, r3, #1
 8009726:	f1bc 0f10 	cmp.w	ip, #16
 800972a:	bfd8      	it	le
 800972c:	fb01 f909 	mulle.w	r9, r1, r9
 8009730:	e7f5      	b.n	800971e <_strtod_l+0x25e>
 8009732:	2d10      	cmp	r5, #16
 8009734:	bfdc      	itt	le
 8009736:	230a      	movle	r3, #10
 8009738:	fb03 2909 	mlale	r9, r3, r9, r2
 800973c:	e7e1      	b.n	8009702 <_strtod_l+0x242>
 800973e:	2300      	movs	r3, #0
 8009740:	9305      	str	r3, [sp, #20]
 8009742:	2301      	movs	r3, #1
 8009744:	e77c      	b.n	8009640 <_strtod_l+0x180>
 8009746:	f04f 0c00 	mov.w	ip, #0
 800974a:	f108 0202 	add.w	r2, r8, #2
 800974e:	9217      	str	r2, [sp, #92]	; 0x5c
 8009750:	f898 2002 	ldrb.w	r2, [r8, #2]
 8009754:	e785      	b.n	8009662 <_strtod_l+0x1a2>
 8009756:	f04f 0c01 	mov.w	ip, #1
 800975a:	e7f6      	b.n	800974a <_strtod_l+0x28a>
 800975c:	0800daa8 	.word	0x0800daa8
 8009760:	0800d860 	.word	0x0800d860
 8009764:	7ff00000 	.word	0x7ff00000
 8009768:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800976a:	1c51      	adds	r1, r2, #1
 800976c:	9117      	str	r1, [sp, #92]	; 0x5c
 800976e:	7852      	ldrb	r2, [r2, #1]
 8009770:	2a30      	cmp	r2, #48	; 0x30
 8009772:	d0f9      	beq.n	8009768 <_strtod_l+0x2a8>
 8009774:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009778:	2908      	cmp	r1, #8
 800977a:	f63f af79 	bhi.w	8009670 <_strtod_l+0x1b0>
 800977e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8009782:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009784:	9206      	str	r2, [sp, #24]
 8009786:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009788:	1c51      	adds	r1, r2, #1
 800978a:	9117      	str	r1, [sp, #92]	; 0x5c
 800978c:	7852      	ldrb	r2, [r2, #1]
 800978e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8009792:	2e09      	cmp	r6, #9
 8009794:	d937      	bls.n	8009806 <_strtod_l+0x346>
 8009796:	9e06      	ldr	r6, [sp, #24]
 8009798:	1b89      	subs	r1, r1, r6
 800979a:	2908      	cmp	r1, #8
 800979c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80097a0:	dc02      	bgt.n	80097a8 <_strtod_l+0x2e8>
 80097a2:	4576      	cmp	r6, lr
 80097a4:	bfa8      	it	ge
 80097a6:	4676      	movge	r6, lr
 80097a8:	f1bc 0f00 	cmp.w	ip, #0
 80097ac:	d000      	beq.n	80097b0 <_strtod_l+0x2f0>
 80097ae:	4276      	negs	r6, r6
 80097b0:	2d00      	cmp	r5, #0
 80097b2:	d14d      	bne.n	8009850 <_strtod_l+0x390>
 80097b4:	9904      	ldr	r1, [sp, #16]
 80097b6:	4301      	orrs	r1, r0
 80097b8:	f47f aec6 	bne.w	8009548 <_strtod_l+0x88>
 80097bc:	2b00      	cmp	r3, #0
 80097be:	f47f aee1 	bne.w	8009584 <_strtod_l+0xc4>
 80097c2:	2a69      	cmp	r2, #105	; 0x69
 80097c4:	d027      	beq.n	8009816 <_strtod_l+0x356>
 80097c6:	dc24      	bgt.n	8009812 <_strtod_l+0x352>
 80097c8:	2a49      	cmp	r2, #73	; 0x49
 80097ca:	d024      	beq.n	8009816 <_strtod_l+0x356>
 80097cc:	2a4e      	cmp	r2, #78	; 0x4e
 80097ce:	f47f aed9 	bne.w	8009584 <_strtod_l+0xc4>
 80097d2:	499f      	ldr	r1, [pc, #636]	; (8009a50 <_strtod_l+0x590>)
 80097d4:	a817      	add	r0, sp, #92	; 0x5c
 80097d6:	f001 fe61 	bl	800b49c <__match>
 80097da:	2800      	cmp	r0, #0
 80097dc:	f43f aed2 	beq.w	8009584 <_strtod_l+0xc4>
 80097e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80097e2:	781b      	ldrb	r3, [r3, #0]
 80097e4:	2b28      	cmp	r3, #40	; 0x28
 80097e6:	d12d      	bne.n	8009844 <_strtod_l+0x384>
 80097e8:	499a      	ldr	r1, [pc, #616]	; (8009a54 <_strtod_l+0x594>)
 80097ea:	aa1a      	add	r2, sp, #104	; 0x68
 80097ec:	a817      	add	r0, sp, #92	; 0x5c
 80097ee:	f001 fe69 	bl	800b4c4 <__hexnan>
 80097f2:	2805      	cmp	r0, #5
 80097f4:	d126      	bne.n	8009844 <_strtod_l+0x384>
 80097f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80097f8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80097fc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009800:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009804:	e6a0      	b.n	8009548 <_strtod_l+0x88>
 8009806:	210a      	movs	r1, #10
 8009808:	fb01 2e0e 	mla	lr, r1, lr, r2
 800980c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009810:	e7b9      	b.n	8009786 <_strtod_l+0x2c6>
 8009812:	2a6e      	cmp	r2, #110	; 0x6e
 8009814:	e7db      	b.n	80097ce <_strtod_l+0x30e>
 8009816:	4990      	ldr	r1, [pc, #576]	; (8009a58 <_strtod_l+0x598>)
 8009818:	a817      	add	r0, sp, #92	; 0x5c
 800981a:	f001 fe3f 	bl	800b49c <__match>
 800981e:	2800      	cmp	r0, #0
 8009820:	f43f aeb0 	beq.w	8009584 <_strtod_l+0xc4>
 8009824:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009826:	498d      	ldr	r1, [pc, #564]	; (8009a5c <_strtod_l+0x59c>)
 8009828:	3b01      	subs	r3, #1
 800982a:	a817      	add	r0, sp, #92	; 0x5c
 800982c:	9317      	str	r3, [sp, #92]	; 0x5c
 800982e:	f001 fe35 	bl	800b49c <__match>
 8009832:	b910      	cbnz	r0, 800983a <_strtod_l+0x37a>
 8009834:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009836:	3301      	adds	r3, #1
 8009838:	9317      	str	r3, [sp, #92]	; 0x5c
 800983a:	f8df b230 	ldr.w	fp, [pc, #560]	; 8009a6c <_strtod_l+0x5ac>
 800983e:	f04f 0a00 	mov.w	sl, #0
 8009842:	e681      	b.n	8009548 <_strtod_l+0x88>
 8009844:	4886      	ldr	r0, [pc, #536]	; (8009a60 <_strtod_l+0x5a0>)
 8009846:	f003 f963 	bl	800cb10 <nan>
 800984a:	ec5b ab10 	vmov	sl, fp, d0
 800984e:	e67b      	b.n	8009548 <_strtod_l+0x88>
 8009850:	9b05      	ldr	r3, [sp, #20]
 8009852:	9807      	ldr	r0, [sp, #28]
 8009854:	1af3      	subs	r3, r6, r3
 8009856:	2f00      	cmp	r7, #0
 8009858:	bf08      	it	eq
 800985a:	462f      	moveq	r7, r5
 800985c:	2d10      	cmp	r5, #16
 800985e:	9306      	str	r3, [sp, #24]
 8009860:	46a8      	mov	r8, r5
 8009862:	bfa8      	it	ge
 8009864:	f04f 0810 	movge.w	r8, #16
 8009868:	f7f6 fe6c 	bl	8000544 <__aeabi_ui2d>
 800986c:	2d09      	cmp	r5, #9
 800986e:	4682      	mov	sl, r0
 8009870:	468b      	mov	fp, r1
 8009872:	dd13      	ble.n	800989c <_strtod_l+0x3dc>
 8009874:	4b7b      	ldr	r3, [pc, #492]	; (8009a64 <_strtod_l+0x5a4>)
 8009876:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800987a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800987e:	f7f6 fedb 	bl	8000638 <__aeabi_dmul>
 8009882:	4682      	mov	sl, r0
 8009884:	4648      	mov	r0, r9
 8009886:	468b      	mov	fp, r1
 8009888:	f7f6 fe5c 	bl	8000544 <__aeabi_ui2d>
 800988c:	4602      	mov	r2, r0
 800988e:	460b      	mov	r3, r1
 8009890:	4650      	mov	r0, sl
 8009892:	4659      	mov	r1, fp
 8009894:	f7f6 fd1a 	bl	80002cc <__adddf3>
 8009898:	4682      	mov	sl, r0
 800989a:	468b      	mov	fp, r1
 800989c:	2d0f      	cmp	r5, #15
 800989e:	dc38      	bgt.n	8009912 <_strtod_l+0x452>
 80098a0:	9b06      	ldr	r3, [sp, #24]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	f43f ae50 	beq.w	8009548 <_strtod_l+0x88>
 80098a8:	dd24      	ble.n	80098f4 <_strtod_l+0x434>
 80098aa:	2b16      	cmp	r3, #22
 80098ac:	dc0b      	bgt.n	80098c6 <_strtod_l+0x406>
 80098ae:	496d      	ldr	r1, [pc, #436]	; (8009a64 <_strtod_l+0x5a4>)
 80098b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80098b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098b8:	4652      	mov	r2, sl
 80098ba:	465b      	mov	r3, fp
 80098bc:	f7f6 febc 	bl	8000638 <__aeabi_dmul>
 80098c0:	4682      	mov	sl, r0
 80098c2:	468b      	mov	fp, r1
 80098c4:	e640      	b.n	8009548 <_strtod_l+0x88>
 80098c6:	9a06      	ldr	r2, [sp, #24]
 80098c8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80098cc:	4293      	cmp	r3, r2
 80098ce:	db20      	blt.n	8009912 <_strtod_l+0x452>
 80098d0:	4c64      	ldr	r4, [pc, #400]	; (8009a64 <_strtod_l+0x5a4>)
 80098d2:	f1c5 050f 	rsb	r5, r5, #15
 80098d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80098da:	4652      	mov	r2, sl
 80098dc:	465b      	mov	r3, fp
 80098de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098e2:	f7f6 fea9 	bl	8000638 <__aeabi_dmul>
 80098e6:	9b06      	ldr	r3, [sp, #24]
 80098e8:	1b5d      	subs	r5, r3, r5
 80098ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80098ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 80098f2:	e7e3      	b.n	80098bc <_strtod_l+0x3fc>
 80098f4:	9b06      	ldr	r3, [sp, #24]
 80098f6:	3316      	adds	r3, #22
 80098f8:	db0b      	blt.n	8009912 <_strtod_l+0x452>
 80098fa:	9b05      	ldr	r3, [sp, #20]
 80098fc:	1b9e      	subs	r6, r3, r6
 80098fe:	4b59      	ldr	r3, [pc, #356]	; (8009a64 <_strtod_l+0x5a4>)
 8009900:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8009904:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009908:	4650      	mov	r0, sl
 800990a:	4659      	mov	r1, fp
 800990c:	f7f6 ffbe 	bl	800088c <__aeabi_ddiv>
 8009910:	e7d6      	b.n	80098c0 <_strtod_l+0x400>
 8009912:	9b06      	ldr	r3, [sp, #24]
 8009914:	eba5 0808 	sub.w	r8, r5, r8
 8009918:	4498      	add	r8, r3
 800991a:	f1b8 0f00 	cmp.w	r8, #0
 800991e:	dd74      	ble.n	8009a0a <_strtod_l+0x54a>
 8009920:	f018 030f 	ands.w	r3, r8, #15
 8009924:	d00a      	beq.n	800993c <_strtod_l+0x47c>
 8009926:	494f      	ldr	r1, [pc, #316]	; (8009a64 <_strtod_l+0x5a4>)
 8009928:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800992c:	4652      	mov	r2, sl
 800992e:	465b      	mov	r3, fp
 8009930:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009934:	f7f6 fe80 	bl	8000638 <__aeabi_dmul>
 8009938:	4682      	mov	sl, r0
 800993a:	468b      	mov	fp, r1
 800993c:	f038 080f 	bics.w	r8, r8, #15
 8009940:	d04f      	beq.n	80099e2 <_strtod_l+0x522>
 8009942:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009946:	dd22      	ble.n	800998e <_strtod_l+0x4ce>
 8009948:	2500      	movs	r5, #0
 800994a:	462e      	mov	r6, r5
 800994c:	9507      	str	r5, [sp, #28]
 800994e:	9505      	str	r5, [sp, #20]
 8009950:	2322      	movs	r3, #34	; 0x22
 8009952:	f8df b118 	ldr.w	fp, [pc, #280]	; 8009a6c <_strtod_l+0x5ac>
 8009956:	6023      	str	r3, [r4, #0]
 8009958:	f04f 0a00 	mov.w	sl, #0
 800995c:	9b07      	ldr	r3, [sp, #28]
 800995e:	2b00      	cmp	r3, #0
 8009960:	f43f adf2 	beq.w	8009548 <_strtod_l+0x88>
 8009964:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009966:	4620      	mov	r0, r4
 8009968:	f001 fec6 	bl	800b6f8 <_Bfree>
 800996c:	9905      	ldr	r1, [sp, #20]
 800996e:	4620      	mov	r0, r4
 8009970:	f001 fec2 	bl	800b6f8 <_Bfree>
 8009974:	4631      	mov	r1, r6
 8009976:	4620      	mov	r0, r4
 8009978:	f001 febe 	bl	800b6f8 <_Bfree>
 800997c:	9907      	ldr	r1, [sp, #28]
 800997e:	4620      	mov	r0, r4
 8009980:	f001 feba 	bl	800b6f8 <_Bfree>
 8009984:	4629      	mov	r1, r5
 8009986:	4620      	mov	r0, r4
 8009988:	f001 feb6 	bl	800b6f8 <_Bfree>
 800998c:	e5dc      	b.n	8009548 <_strtod_l+0x88>
 800998e:	4b36      	ldr	r3, [pc, #216]	; (8009a68 <_strtod_l+0x5a8>)
 8009990:	9304      	str	r3, [sp, #16]
 8009992:	2300      	movs	r3, #0
 8009994:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009998:	4650      	mov	r0, sl
 800999a:	4659      	mov	r1, fp
 800999c:	4699      	mov	r9, r3
 800999e:	f1b8 0f01 	cmp.w	r8, #1
 80099a2:	dc21      	bgt.n	80099e8 <_strtod_l+0x528>
 80099a4:	b10b      	cbz	r3, 80099aa <_strtod_l+0x4ea>
 80099a6:	4682      	mov	sl, r0
 80099a8:	468b      	mov	fp, r1
 80099aa:	4b2f      	ldr	r3, [pc, #188]	; (8009a68 <_strtod_l+0x5a8>)
 80099ac:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80099b0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80099b4:	4652      	mov	r2, sl
 80099b6:	465b      	mov	r3, fp
 80099b8:	e9d9 0100 	ldrd	r0, r1, [r9]
 80099bc:	f7f6 fe3c 	bl	8000638 <__aeabi_dmul>
 80099c0:	4b2a      	ldr	r3, [pc, #168]	; (8009a6c <_strtod_l+0x5ac>)
 80099c2:	460a      	mov	r2, r1
 80099c4:	400b      	ands	r3, r1
 80099c6:	492a      	ldr	r1, [pc, #168]	; (8009a70 <_strtod_l+0x5b0>)
 80099c8:	428b      	cmp	r3, r1
 80099ca:	4682      	mov	sl, r0
 80099cc:	d8bc      	bhi.n	8009948 <_strtod_l+0x488>
 80099ce:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80099d2:	428b      	cmp	r3, r1
 80099d4:	bf86      	itte	hi
 80099d6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8009a74 <_strtod_l+0x5b4>
 80099da:	f04f 3aff 	movhi.w	sl, #4294967295
 80099de:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80099e2:	2300      	movs	r3, #0
 80099e4:	9304      	str	r3, [sp, #16]
 80099e6:	e084      	b.n	8009af2 <_strtod_l+0x632>
 80099e8:	f018 0f01 	tst.w	r8, #1
 80099ec:	d005      	beq.n	80099fa <_strtod_l+0x53a>
 80099ee:	9b04      	ldr	r3, [sp, #16]
 80099f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f4:	f7f6 fe20 	bl	8000638 <__aeabi_dmul>
 80099f8:	2301      	movs	r3, #1
 80099fa:	9a04      	ldr	r2, [sp, #16]
 80099fc:	3208      	adds	r2, #8
 80099fe:	f109 0901 	add.w	r9, r9, #1
 8009a02:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009a06:	9204      	str	r2, [sp, #16]
 8009a08:	e7c9      	b.n	800999e <_strtod_l+0x4de>
 8009a0a:	d0ea      	beq.n	80099e2 <_strtod_l+0x522>
 8009a0c:	f1c8 0800 	rsb	r8, r8, #0
 8009a10:	f018 020f 	ands.w	r2, r8, #15
 8009a14:	d00a      	beq.n	8009a2c <_strtod_l+0x56c>
 8009a16:	4b13      	ldr	r3, [pc, #76]	; (8009a64 <_strtod_l+0x5a4>)
 8009a18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a1c:	4650      	mov	r0, sl
 8009a1e:	4659      	mov	r1, fp
 8009a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a24:	f7f6 ff32 	bl	800088c <__aeabi_ddiv>
 8009a28:	4682      	mov	sl, r0
 8009a2a:	468b      	mov	fp, r1
 8009a2c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009a30:	d0d7      	beq.n	80099e2 <_strtod_l+0x522>
 8009a32:	f1b8 0f1f 	cmp.w	r8, #31
 8009a36:	dd1f      	ble.n	8009a78 <_strtod_l+0x5b8>
 8009a38:	2500      	movs	r5, #0
 8009a3a:	462e      	mov	r6, r5
 8009a3c:	9507      	str	r5, [sp, #28]
 8009a3e:	9505      	str	r5, [sp, #20]
 8009a40:	2322      	movs	r3, #34	; 0x22
 8009a42:	f04f 0a00 	mov.w	sl, #0
 8009a46:	f04f 0b00 	mov.w	fp, #0
 8009a4a:	6023      	str	r3, [r4, #0]
 8009a4c:	e786      	b.n	800995c <_strtod_l+0x49c>
 8009a4e:	bf00      	nop
 8009a50:	0800d835 	.word	0x0800d835
 8009a54:	0800d874 	.word	0x0800d874
 8009a58:	0800d82d 	.word	0x0800d82d
 8009a5c:	0800d9b4 	.word	0x0800d9b4
 8009a60:	0800dc7b 	.word	0x0800dc7b
 8009a64:	0800db40 	.word	0x0800db40
 8009a68:	0800db18 	.word	0x0800db18
 8009a6c:	7ff00000 	.word	0x7ff00000
 8009a70:	7ca00000 	.word	0x7ca00000
 8009a74:	7fefffff 	.word	0x7fefffff
 8009a78:	f018 0310 	ands.w	r3, r8, #16
 8009a7c:	bf18      	it	ne
 8009a7e:	236a      	movne	r3, #106	; 0x6a
 8009a80:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009e30 <_strtod_l+0x970>
 8009a84:	9304      	str	r3, [sp, #16]
 8009a86:	4650      	mov	r0, sl
 8009a88:	4659      	mov	r1, fp
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	f018 0f01 	tst.w	r8, #1
 8009a90:	d004      	beq.n	8009a9c <_strtod_l+0x5dc>
 8009a92:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009a96:	f7f6 fdcf 	bl	8000638 <__aeabi_dmul>
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8009aa0:	f109 0908 	add.w	r9, r9, #8
 8009aa4:	d1f2      	bne.n	8009a8c <_strtod_l+0x5cc>
 8009aa6:	b10b      	cbz	r3, 8009aac <_strtod_l+0x5ec>
 8009aa8:	4682      	mov	sl, r0
 8009aaa:	468b      	mov	fp, r1
 8009aac:	9b04      	ldr	r3, [sp, #16]
 8009aae:	b1c3      	cbz	r3, 8009ae2 <_strtod_l+0x622>
 8009ab0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009ab4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	4659      	mov	r1, fp
 8009abc:	dd11      	ble.n	8009ae2 <_strtod_l+0x622>
 8009abe:	2b1f      	cmp	r3, #31
 8009ac0:	f340 8124 	ble.w	8009d0c <_strtod_l+0x84c>
 8009ac4:	2b34      	cmp	r3, #52	; 0x34
 8009ac6:	bfde      	ittt	le
 8009ac8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009acc:	f04f 33ff 	movle.w	r3, #4294967295
 8009ad0:	fa03 f202 	lslle.w	r2, r3, r2
 8009ad4:	f04f 0a00 	mov.w	sl, #0
 8009ad8:	bfcc      	ite	gt
 8009ada:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009ade:	ea02 0b01 	andle.w	fp, r2, r1
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	4650      	mov	r0, sl
 8009ae8:	4659      	mov	r1, fp
 8009aea:	f7f7 f80d 	bl	8000b08 <__aeabi_dcmpeq>
 8009aee:	2800      	cmp	r0, #0
 8009af0:	d1a2      	bne.n	8009a38 <_strtod_l+0x578>
 8009af2:	9b07      	ldr	r3, [sp, #28]
 8009af4:	9300      	str	r3, [sp, #0]
 8009af6:	9908      	ldr	r1, [sp, #32]
 8009af8:	462b      	mov	r3, r5
 8009afa:	463a      	mov	r2, r7
 8009afc:	4620      	mov	r0, r4
 8009afe:	f001 fe63 	bl	800b7c8 <__s2b>
 8009b02:	9007      	str	r0, [sp, #28]
 8009b04:	2800      	cmp	r0, #0
 8009b06:	f43f af1f 	beq.w	8009948 <_strtod_l+0x488>
 8009b0a:	9b05      	ldr	r3, [sp, #20]
 8009b0c:	1b9e      	subs	r6, r3, r6
 8009b0e:	9b06      	ldr	r3, [sp, #24]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	bfb4      	ite	lt
 8009b14:	4633      	movlt	r3, r6
 8009b16:	2300      	movge	r3, #0
 8009b18:	930c      	str	r3, [sp, #48]	; 0x30
 8009b1a:	9b06      	ldr	r3, [sp, #24]
 8009b1c:	2500      	movs	r5, #0
 8009b1e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009b22:	9312      	str	r3, [sp, #72]	; 0x48
 8009b24:	462e      	mov	r6, r5
 8009b26:	9b07      	ldr	r3, [sp, #28]
 8009b28:	4620      	mov	r0, r4
 8009b2a:	6859      	ldr	r1, [r3, #4]
 8009b2c:	f001 fda4 	bl	800b678 <_Balloc>
 8009b30:	9005      	str	r0, [sp, #20]
 8009b32:	2800      	cmp	r0, #0
 8009b34:	f43f af0c 	beq.w	8009950 <_strtod_l+0x490>
 8009b38:	9b07      	ldr	r3, [sp, #28]
 8009b3a:	691a      	ldr	r2, [r3, #16]
 8009b3c:	3202      	adds	r2, #2
 8009b3e:	f103 010c 	add.w	r1, r3, #12
 8009b42:	0092      	lsls	r2, r2, #2
 8009b44:	300c      	adds	r0, #12
 8009b46:	f001 fd89 	bl	800b65c <memcpy>
 8009b4a:	ec4b ab10 	vmov	d0, sl, fp
 8009b4e:	aa1a      	add	r2, sp, #104	; 0x68
 8009b50:	a919      	add	r1, sp, #100	; 0x64
 8009b52:	4620      	mov	r0, r4
 8009b54:	f002 f97e 	bl	800be54 <__d2b>
 8009b58:	ec4b ab18 	vmov	d8, sl, fp
 8009b5c:	9018      	str	r0, [sp, #96]	; 0x60
 8009b5e:	2800      	cmp	r0, #0
 8009b60:	f43f aef6 	beq.w	8009950 <_strtod_l+0x490>
 8009b64:	2101      	movs	r1, #1
 8009b66:	4620      	mov	r0, r4
 8009b68:	f001 fec8 	bl	800b8fc <__i2b>
 8009b6c:	4606      	mov	r6, r0
 8009b6e:	2800      	cmp	r0, #0
 8009b70:	f43f aeee 	beq.w	8009950 <_strtod_l+0x490>
 8009b74:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009b76:	9904      	ldr	r1, [sp, #16]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	bfab      	itete	ge
 8009b7c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8009b7e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8009b80:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8009b82:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8009b86:	bfac      	ite	ge
 8009b88:	eb03 0902 	addge.w	r9, r3, r2
 8009b8c:	1ad7      	sublt	r7, r2, r3
 8009b8e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009b90:	eba3 0801 	sub.w	r8, r3, r1
 8009b94:	4490      	add	r8, r2
 8009b96:	4ba1      	ldr	r3, [pc, #644]	; (8009e1c <_strtod_l+0x95c>)
 8009b98:	f108 38ff 	add.w	r8, r8, #4294967295
 8009b9c:	4598      	cmp	r8, r3
 8009b9e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009ba2:	f280 80c7 	bge.w	8009d34 <_strtod_l+0x874>
 8009ba6:	eba3 0308 	sub.w	r3, r3, r8
 8009baa:	2b1f      	cmp	r3, #31
 8009bac:	eba2 0203 	sub.w	r2, r2, r3
 8009bb0:	f04f 0101 	mov.w	r1, #1
 8009bb4:	f300 80b1 	bgt.w	8009d1a <_strtod_l+0x85a>
 8009bb8:	fa01 f303 	lsl.w	r3, r1, r3
 8009bbc:	930d      	str	r3, [sp, #52]	; 0x34
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	9308      	str	r3, [sp, #32]
 8009bc2:	eb09 0802 	add.w	r8, r9, r2
 8009bc6:	9b04      	ldr	r3, [sp, #16]
 8009bc8:	45c1      	cmp	r9, r8
 8009bca:	4417      	add	r7, r2
 8009bcc:	441f      	add	r7, r3
 8009bce:	464b      	mov	r3, r9
 8009bd0:	bfa8      	it	ge
 8009bd2:	4643      	movge	r3, r8
 8009bd4:	42bb      	cmp	r3, r7
 8009bd6:	bfa8      	it	ge
 8009bd8:	463b      	movge	r3, r7
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	bfc2      	ittt	gt
 8009bde:	eba8 0803 	subgt.w	r8, r8, r3
 8009be2:	1aff      	subgt	r7, r7, r3
 8009be4:	eba9 0903 	subgt.w	r9, r9, r3
 8009be8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	dd17      	ble.n	8009c1e <_strtod_l+0x75e>
 8009bee:	4631      	mov	r1, r6
 8009bf0:	461a      	mov	r2, r3
 8009bf2:	4620      	mov	r0, r4
 8009bf4:	f001 ff42 	bl	800ba7c <__pow5mult>
 8009bf8:	4606      	mov	r6, r0
 8009bfa:	2800      	cmp	r0, #0
 8009bfc:	f43f aea8 	beq.w	8009950 <_strtod_l+0x490>
 8009c00:	4601      	mov	r1, r0
 8009c02:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009c04:	4620      	mov	r0, r4
 8009c06:	f001 fe8f 	bl	800b928 <__multiply>
 8009c0a:	900b      	str	r0, [sp, #44]	; 0x2c
 8009c0c:	2800      	cmp	r0, #0
 8009c0e:	f43f ae9f 	beq.w	8009950 <_strtod_l+0x490>
 8009c12:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009c14:	4620      	mov	r0, r4
 8009c16:	f001 fd6f 	bl	800b6f8 <_Bfree>
 8009c1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c1c:	9318      	str	r3, [sp, #96]	; 0x60
 8009c1e:	f1b8 0f00 	cmp.w	r8, #0
 8009c22:	f300 808c 	bgt.w	8009d3e <_strtod_l+0x87e>
 8009c26:	9b06      	ldr	r3, [sp, #24]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	dd08      	ble.n	8009c3e <_strtod_l+0x77e>
 8009c2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009c2e:	9905      	ldr	r1, [sp, #20]
 8009c30:	4620      	mov	r0, r4
 8009c32:	f001 ff23 	bl	800ba7c <__pow5mult>
 8009c36:	9005      	str	r0, [sp, #20]
 8009c38:	2800      	cmp	r0, #0
 8009c3a:	f43f ae89 	beq.w	8009950 <_strtod_l+0x490>
 8009c3e:	2f00      	cmp	r7, #0
 8009c40:	dd08      	ble.n	8009c54 <_strtod_l+0x794>
 8009c42:	9905      	ldr	r1, [sp, #20]
 8009c44:	463a      	mov	r2, r7
 8009c46:	4620      	mov	r0, r4
 8009c48:	f001 ff72 	bl	800bb30 <__lshift>
 8009c4c:	9005      	str	r0, [sp, #20]
 8009c4e:	2800      	cmp	r0, #0
 8009c50:	f43f ae7e 	beq.w	8009950 <_strtod_l+0x490>
 8009c54:	f1b9 0f00 	cmp.w	r9, #0
 8009c58:	dd08      	ble.n	8009c6c <_strtod_l+0x7ac>
 8009c5a:	4631      	mov	r1, r6
 8009c5c:	464a      	mov	r2, r9
 8009c5e:	4620      	mov	r0, r4
 8009c60:	f001 ff66 	bl	800bb30 <__lshift>
 8009c64:	4606      	mov	r6, r0
 8009c66:	2800      	cmp	r0, #0
 8009c68:	f43f ae72 	beq.w	8009950 <_strtod_l+0x490>
 8009c6c:	9a05      	ldr	r2, [sp, #20]
 8009c6e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009c70:	4620      	mov	r0, r4
 8009c72:	f001 ffe9 	bl	800bc48 <__mdiff>
 8009c76:	4605      	mov	r5, r0
 8009c78:	2800      	cmp	r0, #0
 8009c7a:	f43f ae69 	beq.w	8009950 <_strtod_l+0x490>
 8009c7e:	68c3      	ldr	r3, [r0, #12]
 8009c80:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c82:	2300      	movs	r3, #0
 8009c84:	60c3      	str	r3, [r0, #12]
 8009c86:	4631      	mov	r1, r6
 8009c88:	f001 ffc2 	bl	800bc10 <__mcmp>
 8009c8c:	2800      	cmp	r0, #0
 8009c8e:	da60      	bge.n	8009d52 <_strtod_l+0x892>
 8009c90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c92:	ea53 030a 	orrs.w	r3, r3, sl
 8009c96:	f040 8082 	bne.w	8009d9e <_strtod_l+0x8de>
 8009c9a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d17d      	bne.n	8009d9e <_strtod_l+0x8de>
 8009ca2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009ca6:	0d1b      	lsrs	r3, r3, #20
 8009ca8:	051b      	lsls	r3, r3, #20
 8009caa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009cae:	d976      	bls.n	8009d9e <_strtod_l+0x8de>
 8009cb0:	696b      	ldr	r3, [r5, #20]
 8009cb2:	b913      	cbnz	r3, 8009cba <_strtod_l+0x7fa>
 8009cb4:	692b      	ldr	r3, [r5, #16]
 8009cb6:	2b01      	cmp	r3, #1
 8009cb8:	dd71      	ble.n	8009d9e <_strtod_l+0x8de>
 8009cba:	4629      	mov	r1, r5
 8009cbc:	2201      	movs	r2, #1
 8009cbe:	4620      	mov	r0, r4
 8009cc0:	f001 ff36 	bl	800bb30 <__lshift>
 8009cc4:	4631      	mov	r1, r6
 8009cc6:	4605      	mov	r5, r0
 8009cc8:	f001 ffa2 	bl	800bc10 <__mcmp>
 8009ccc:	2800      	cmp	r0, #0
 8009cce:	dd66      	ble.n	8009d9e <_strtod_l+0x8de>
 8009cd0:	9904      	ldr	r1, [sp, #16]
 8009cd2:	4a53      	ldr	r2, [pc, #332]	; (8009e20 <_strtod_l+0x960>)
 8009cd4:	465b      	mov	r3, fp
 8009cd6:	2900      	cmp	r1, #0
 8009cd8:	f000 8081 	beq.w	8009dde <_strtod_l+0x91e>
 8009cdc:	ea02 010b 	and.w	r1, r2, fp
 8009ce0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009ce4:	dc7b      	bgt.n	8009dde <_strtod_l+0x91e>
 8009ce6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009cea:	f77f aea9 	ble.w	8009a40 <_strtod_l+0x580>
 8009cee:	4b4d      	ldr	r3, [pc, #308]	; (8009e24 <_strtod_l+0x964>)
 8009cf0:	4650      	mov	r0, sl
 8009cf2:	4659      	mov	r1, fp
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	f7f6 fc9f 	bl	8000638 <__aeabi_dmul>
 8009cfa:	460b      	mov	r3, r1
 8009cfc:	4303      	orrs	r3, r0
 8009cfe:	bf08      	it	eq
 8009d00:	2322      	moveq	r3, #34	; 0x22
 8009d02:	4682      	mov	sl, r0
 8009d04:	468b      	mov	fp, r1
 8009d06:	bf08      	it	eq
 8009d08:	6023      	streq	r3, [r4, #0]
 8009d0a:	e62b      	b.n	8009964 <_strtod_l+0x4a4>
 8009d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8009d10:	fa02 f303 	lsl.w	r3, r2, r3
 8009d14:	ea03 0a0a 	and.w	sl, r3, sl
 8009d18:	e6e3      	b.n	8009ae2 <_strtod_l+0x622>
 8009d1a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009d1e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8009d22:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8009d26:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009d2a:	fa01 f308 	lsl.w	r3, r1, r8
 8009d2e:	9308      	str	r3, [sp, #32]
 8009d30:	910d      	str	r1, [sp, #52]	; 0x34
 8009d32:	e746      	b.n	8009bc2 <_strtod_l+0x702>
 8009d34:	2300      	movs	r3, #0
 8009d36:	9308      	str	r3, [sp, #32]
 8009d38:	2301      	movs	r3, #1
 8009d3a:	930d      	str	r3, [sp, #52]	; 0x34
 8009d3c:	e741      	b.n	8009bc2 <_strtod_l+0x702>
 8009d3e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009d40:	4642      	mov	r2, r8
 8009d42:	4620      	mov	r0, r4
 8009d44:	f001 fef4 	bl	800bb30 <__lshift>
 8009d48:	9018      	str	r0, [sp, #96]	; 0x60
 8009d4a:	2800      	cmp	r0, #0
 8009d4c:	f47f af6b 	bne.w	8009c26 <_strtod_l+0x766>
 8009d50:	e5fe      	b.n	8009950 <_strtod_l+0x490>
 8009d52:	465f      	mov	r7, fp
 8009d54:	d16e      	bne.n	8009e34 <_strtod_l+0x974>
 8009d56:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009d58:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009d5c:	b342      	cbz	r2, 8009db0 <_strtod_l+0x8f0>
 8009d5e:	4a32      	ldr	r2, [pc, #200]	; (8009e28 <_strtod_l+0x968>)
 8009d60:	4293      	cmp	r3, r2
 8009d62:	d128      	bne.n	8009db6 <_strtod_l+0x8f6>
 8009d64:	9b04      	ldr	r3, [sp, #16]
 8009d66:	4651      	mov	r1, sl
 8009d68:	b1eb      	cbz	r3, 8009da6 <_strtod_l+0x8e6>
 8009d6a:	4b2d      	ldr	r3, [pc, #180]	; (8009e20 <_strtod_l+0x960>)
 8009d6c:	403b      	ands	r3, r7
 8009d6e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009d72:	f04f 32ff 	mov.w	r2, #4294967295
 8009d76:	d819      	bhi.n	8009dac <_strtod_l+0x8ec>
 8009d78:	0d1b      	lsrs	r3, r3, #20
 8009d7a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8009d82:	4299      	cmp	r1, r3
 8009d84:	d117      	bne.n	8009db6 <_strtod_l+0x8f6>
 8009d86:	4b29      	ldr	r3, [pc, #164]	; (8009e2c <_strtod_l+0x96c>)
 8009d88:	429f      	cmp	r7, r3
 8009d8a:	d102      	bne.n	8009d92 <_strtod_l+0x8d2>
 8009d8c:	3101      	adds	r1, #1
 8009d8e:	f43f addf 	beq.w	8009950 <_strtod_l+0x490>
 8009d92:	4b23      	ldr	r3, [pc, #140]	; (8009e20 <_strtod_l+0x960>)
 8009d94:	403b      	ands	r3, r7
 8009d96:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009d9a:	f04f 0a00 	mov.w	sl, #0
 8009d9e:	9b04      	ldr	r3, [sp, #16]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d1a4      	bne.n	8009cee <_strtod_l+0x82e>
 8009da4:	e5de      	b.n	8009964 <_strtod_l+0x4a4>
 8009da6:	f04f 33ff 	mov.w	r3, #4294967295
 8009daa:	e7ea      	b.n	8009d82 <_strtod_l+0x8c2>
 8009dac:	4613      	mov	r3, r2
 8009dae:	e7e8      	b.n	8009d82 <_strtod_l+0x8c2>
 8009db0:	ea53 030a 	orrs.w	r3, r3, sl
 8009db4:	d08c      	beq.n	8009cd0 <_strtod_l+0x810>
 8009db6:	9b08      	ldr	r3, [sp, #32]
 8009db8:	b1db      	cbz	r3, 8009df2 <_strtod_l+0x932>
 8009dba:	423b      	tst	r3, r7
 8009dbc:	d0ef      	beq.n	8009d9e <_strtod_l+0x8de>
 8009dbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009dc0:	9a04      	ldr	r2, [sp, #16]
 8009dc2:	4650      	mov	r0, sl
 8009dc4:	4659      	mov	r1, fp
 8009dc6:	b1c3      	cbz	r3, 8009dfa <_strtod_l+0x93a>
 8009dc8:	f7ff fb5d 	bl	8009486 <sulp>
 8009dcc:	4602      	mov	r2, r0
 8009dce:	460b      	mov	r3, r1
 8009dd0:	ec51 0b18 	vmov	r0, r1, d8
 8009dd4:	f7f6 fa7a 	bl	80002cc <__adddf3>
 8009dd8:	4682      	mov	sl, r0
 8009dda:	468b      	mov	fp, r1
 8009ddc:	e7df      	b.n	8009d9e <_strtod_l+0x8de>
 8009dde:	4013      	ands	r3, r2
 8009de0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009de4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009de8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009dec:	f04f 3aff 	mov.w	sl, #4294967295
 8009df0:	e7d5      	b.n	8009d9e <_strtod_l+0x8de>
 8009df2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009df4:	ea13 0f0a 	tst.w	r3, sl
 8009df8:	e7e0      	b.n	8009dbc <_strtod_l+0x8fc>
 8009dfa:	f7ff fb44 	bl	8009486 <sulp>
 8009dfe:	4602      	mov	r2, r0
 8009e00:	460b      	mov	r3, r1
 8009e02:	ec51 0b18 	vmov	r0, r1, d8
 8009e06:	f7f6 fa5f 	bl	80002c8 <__aeabi_dsub>
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	4682      	mov	sl, r0
 8009e10:	468b      	mov	fp, r1
 8009e12:	f7f6 fe79 	bl	8000b08 <__aeabi_dcmpeq>
 8009e16:	2800      	cmp	r0, #0
 8009e18:	d0c1      	beq.n	8009d9e <_strtod_l+0x8de>
 8009e1a:	e611      	b.n	8009a40 <_strtod_l+0x580>
 8009e1c:	fffffc02 	.word	0xfffffc02
 8009e20:	7ff00000 	.word	0x7ff00000
 8009e24:	39500000 	.word	0x39500000
 8009e28:	000fffff 	.word	0x000fffff
 8009e2c:	7fefffff 	.word	0x7fefffff
 8009e30:	0800d888 	.word	0x0800d888
 8009e34:	4631      	mov	r1, r6
 8009e36:	4628      	mov	r0, r5
 8009e38:	f002 f868 	bl	800bf0c <__ratio>
 8009e3c:	ec59 8b10 	vmov	r8, r9, d0
 8009e40:	ee10 0a10 	vmov	r0, s0
 8009e44:	2200      	movs	r2, #0
 8009e46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009e4a:	4649      	mov	r1, r9
 8009e4c:	f7f6 fe70 	bl	8000b30 <__aeabi_dcmple>
 8009e50:	2800      	cmp	r0, #0
 8009e52:	d07a      	beq.n	8009f4a <_strtod_l+0xa8a>
 8009e54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d04a      	beq.n	8009ef0 <_strtod_l+0xa30>
 8009e5a:	4b95      	ldr	r3, [pc, #596]	; (800a0b0 <_strtod_l+0xbf0>)
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009e62:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800a0b0 <_strtod_l+0xbf0>
 8009e66:	f04f 0800 	mov.w	r8, #0
 8009e6a:	4b92      	ldr	r3, [pc, #584]	; (800a0b4 <_strtod_l+0xbf4>)
 8009e6c:	403b      	ands	r3, r7
 8009e6e:	930d      	str	r3, [sp, #52]	; 0x34
 8009e70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e72:	4b91      	ldr	r3, [pc, #580]	; (800a0b8 <_strtod_l+0xbf8>)
 8009e74:	429a      	cmp	r2, r3
 8009e76:	f040 80b0 	bne.w	8009fda <_strtod_l+0xb1a>
 8009e7a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009e7e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8009e82:	ec4b ab10 	vmov	d0, sl, fp
 8009e86:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009e8a:	f001 ff67 	bl	800bd5c <__ulp>
 8009e8e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009e92:	ec53 2b10 	vmov	r2, r3, d0
 8009e96:	f7f6 fbcf 	bl	8000638 <__aeabi_dmul>
 8009e9a:	4652      	mov	r2, sl
 8009e9c:	465b      	mov	r3, fp
 8009e9e:	f7f6 fa15 	bl	80002cc <__adddf3>
 8009ea2:	460b      	mov	r3, r1
 8009ea4:	4983      	ldr	r1, [pc, #524]	; (800a0b4 <_strtod_l+0xbf4>)
 8009ea6:	4a85      	ldr	r2, [pc, #532]	; (800a0bc <_strtod_l+0xbfc>)
 8009ea8:	4019      	ands	r1, r3
 8009eaa:	4291      	cmp	r1, r2
 8009eac:	4682      	mov	sl, r0
 8009eae:	d960      	bls.n	8009f72 <_strtod_l+0xab2>
 8009eb0:	ee18 3a90 	vmov	r3, s17
 8009eb4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d104      	bne.n	8009ec6 <_strtod_l+0xa06>
 8009ebc:	ee18 3a10 	vmov	r3, s16
 8009ec0:	3301      	adds	r3, #1
 8009ec2:	f43f ad45 	beq.w	8009950 <_strtod_l+0x490>
 8009ec6:	f8df b200 	ldr.w	fp, [pc, #512]	; 800a0c8 <_strtod_l+0xc08>
 8009eca:	f04f 3aff 	mov.w	sl, #4294967295
 8009ece:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009ed0:	4620      	mov	r0, r4
 8009ed2:	f001 fc11 	bl	800b6f8 <_Bfree>
 8009ed6:	9905      	ldr	r1, [sp, #20]
 8009ed8:	4620      	mov	r0, r4
 8009eda:	f001 fc0d 	bl	800b6f8 <_Bfree>
 8009ede:	4631      	mov	r1, r6
 8009ee0:	4620      	mov	r0, r4
 8009ee2:	f001 fc09 	bl	800b6f8 <_Bfree>
 8009ee6:	4629      	mov	r1, r5
 8009ee8:	4620      	mov	r0, r4
 8009eea:	f001 fc05 	bl	800b6f8 <_Bfree>
 8009eee:	e61a      	b.n	8009b26 <_strtod_l+0x666>
 8009ef0:	f1ba 0f00 	cmp.w	sl, #0
 8009ef4:	d11b      	bne.n	8009f2e <_strtod_l+0xa6e>
 8009ef6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009efa:	b9f3      	cbnz	r3, 8009f3a <_strtod_l+0xa7a>
 8009efc:	4b6c      	ldr	r3, [pc, #432]	; (800a0b0 <_strtod_l+0xbf0>)
 8009efe:	2200      	movs	r2, #0
 8009f00:	4640      	mov	r0, r8
 8009f02:	4649      	mov	r1, r9
 8009f04:	f7f6 fe0a 	bl	8000b1c <__aeabi_dcmplt>
 8009f08:	b9d0      	cbnz	r0, 8009f40 <_strtod_l+0xa80>
 8009f0a:	4640      	mov	r0, r8
 8009f0c:	4649      	mov	r1, r9
 8009f0e:	4b6c      	ldr	r3, [pc, #432]	; (800a0c0 <_strtod_l+0xc00>)
 8009f10:	2200      	movs	r2, #0
 8009f12:	f7f6 fb91 	bl	8000638 <__aeabi_dmul>
 8009f16:	4680      	mov	r8, r0
 8009f18:	4689      	mov	r9, r1
 8009f1a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009f1e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8009f22:	9315      	str	r3, [sp, #84]	; 0x54
 8009f24:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009f28:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009f2c:	e79d      	b.n	8009e6a <_strtod_l+0x9aa>
 8009f2e:	f1ba 0f01 	cmp.w	sl, #1
 8009f32:	d102      	bne.n	8009f3a <_strtod_l+0xa7a>
 8009f34:	2f00      	cmp	r7, #0
 8009f36:	f43f ad83 	beq.w	8009a40 <_strtod_l+0x580>
 8009f3a:	4b62      	ldr	r3, [pc, #392]	; (800a0c4 <_strtod_l+0xc04>)
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	e78e      	b.n	8009e5e <_strtod_l+0x99e>
 8009f40:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800a0c0 <_strtod_l+0xc00>
 8009f44:	f04f 0800 	mov.w	r8, #0
 8009f48:	e7e7      	b.n	8009f1a <_strtod_l+0xa5a>
 8009f4a:	4b5d      	ldr	r3, [pc, #372]	; (800a0c0 <_strtod_l+0xc00>)
 8009f4c:	4640      	mov	r0, r8
 8009f4e:	4649      	mov	r1, r9
 8009f50:	2200      	movs	r2, #0
 8009f52:	f7f6 fb71 	bl	8000638 <__aeabi_dmul>
 8009f56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f58:	4680      	mov	r8, r0
 8009f5a:	4689      	mov	r9, r1
 8009f5c:	b933      	cbnz	r3, 8009f6c <_strtod_l+0xaac>
 8009f5e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009f62:	900e      	str	r0, [sp, #56]	; 0x38
 8009f64:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f66:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009f6a:	e7dd      	b.n	8009f28 <_strtod_l+0xa68>
 8009f6c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8009f70:	e7f9      	b.n	8009f66 <_strtod_l+0xaa6>
 8009f72:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009f76:	9b04      	ldr	r3, [sp, #16]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d1a8      	bne.n	8009ece <_strtod_l+0xa0e>
 8009f7c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009f80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009f82:	0d1b      	lsrs	r3, r3, #20
 8009f84:	051b      	lsls	r3, r3, #20
 8009f86:	429a      	cmp	r2, r3
 8009f88:	d1a1      	bne.n	8009ece <_strtod_l+0xa0e>
 8009f8a:	4640      	mov	r0, r8
 8009f8c:	4649      	mov	r1, r9
 8009f8e:	f7f6 feb3 	bl	8000cf8 <__aeabi_d2lz>
 8009f92:	f7f6 fb23 	bl	80005dc <__aeabi_l2d>
 8009f96:	4602      	mov	r2, r0
 8009f98:	460b      	mov	r3, r1
 8009f9a:	4640      	mov	r0, r8
 8009f9c:	4649      	mov	r1, r9
 8009f9e:	f7f6 f993 	bl	80002c8 <__aeabi_dsub>
 8009fa2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009fa4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009fa8:	ea43 030a 	orr.w	r3, r3, sl
 8009fac:	4313      	orrs	r3, r2
 8009fae:	4680      	mov	r8, r0
 8009fb0:	4689      	mov	r9, r1
 8009fb2:	d055      	beq.n	800a060 <_strtod_l+0xba0>
 8009fb4:	a336      	add	r3, pc, #216	; (adr r3, 800a090 <_strtod_l+0xbd0>)
 8009fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fba:	f7f6 fdaf 	bl	8000b1c <__aeabi_dcmplt>
 8009fbe:	2800      	cmp	r0, #0
 8009fc0:	f47f acd0 	bne.w	8009964 <_strtod_l+0x4a4>
 8009fc4:	a334      	add	r3, pc, #208	; (adr r3, 800a098 <_strtod_l+0xbd8>)
 8009fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fca:	4640      	mov	r0, r8
 8009fcc:	4649      	mov	r1, r9
 8009fce:	f7f6 fdc3 	bl	8000b58 <__aeabi_dcmpgt>
 8009fd2:	2800      	cmp	r0, #0
 8009fd4:	f43f af7b 	beq.w	8009ece <_strtod_l+0xa0e>
 8009fd8:	e4c4      	b.n	8009964 <_strtod_l+0x4a4>
 8009fda:	9b04      	ldr	r3, [sp, #16]
 8009fdc:	b333      	cbz	r3, 800a02c <_strtod_l+0xb6c>
 8009fde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009fe0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009fe4:	d822      	bhi.n	800a02c <_strtod_l+0xb6c>
 8009fe6:	a32e      	add	r3, pc, #184	; (adr r3, 800a0a0 <_strtod_l+0xbe0>)
 8009fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fec:	4640      	mov	r0, r8
 8009fee:	4649      	mov	r1, r9
 8009ff0:	f7f6 fd9e 	bl	8000b30 <__aeabi_dcmple>
 8009ff4:	b1a0      	cbz	r0, 800a020 <_strtod_l+0xb60>
 8009ff6:	4649      	mov	r1, r9
 8009ff8:	4640      	mov	r0, r8
 8009ffa:	f7f6 fdf5 	bl	8000be8 <__aeabi_d2uiz>
 8009ffe:	2801      	cmp	r0, #1
 800a000:	bf38      	it	cc
 800a002:	2001      	movcc	r0, #1
 800a004:	f7f6 fa9e 	bl	8000544 <__aeabi_ui2d>
 800a008:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a00a:	4680      	mov	r8, r0
 800a00c:	4689      	mov	r9, r1
 800a00e:	bb23      	cbnz	r3, 800a05a <_strtod_l+0xb9a>
 800a010:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a014:	9010      	str	r0, [sp, #64]	; 0x40
 800a016:	9311      	str	r3, [sp, #68]	; 0x44
 800a018:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a01c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a020:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a022:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a024:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800a028:	1a9b      	subs	r3, r3, r2
 800a02a:	9309      	str	r3, [sp, #36]	; 0x24
 800a02c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a030:	eeb0 0a48 	vmov.f32	s0, s16
 800a034:	eef0 0a68 	vmov.f32	s1, s17
 800a038:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a03c:	f001 fe8e 	bl	800bd5c <__ulp>
 800a040:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a044:	ec53 2b10 	vmov	r2, r3, d0
 800a048:	f7f6 faf6 	bl	8000638 <__aeabi_dmul>
 800a04c:	ec53 2b18 	vmov	r2, r3, d8
 800a050:	f7f6 f93c 	bl	80002cc <__adddf3>
 800a054:	4682      	mov	sl, r0
 800a056:	468b      	mov	fp, r1
 800a058:	e78d      	b.n	8009f76 <_strtod_l+0xab6>
 800a05a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800a05e:	e7db      	b.n	800a018 <_strtod_l+0xb58>
 800a060:	a311      	add	r3, pc, #68	; (adr r3, 800a0a8 <_strtod_l+0xbe8>)
 800a062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a066:	f7f6 fd59 	bl	8000b1c <__aeabi_dcmplt>
 800a06a:	e7b2      	b.n	8009fd2 <_strtod_l+0xb12>
 800a06c:	2300      	movs	r3, #0
 800a06e:	930a      	str	r3, [sp, #40]	; 0x28
 800a070:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a072:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a074:	6013      	str	r3, [r2, #0]
 800a076:	f7ff ba6b 	b.w	8009550 <_strtod_l+0x90>
 800a07a:	2a65      	cmp	r2, #101	; 0x65
 800a07c:	f43f ab5f 	beq.w	800973e <_strtod_l+0x27e>
 800a080:	2a45      	cmp	r2, #69	; 0x45
 800a082:	f43f ab5c 	beq.w	800973e <_strtod_l+0x27e>
 800a086:	2301      	movs	r3, #1
 800a088:	f7ff bb94 	b.w	80097b4 <_strtod_l+0x2f4>
 800a08c:	f3af 8000 	nop.w
 800a090:	94a03595 	.word	0x94a03595
 800a094:	3fdfffff 	.word	0x3fdfffff
 800a098:	35afe535 	.word	0x35afe535
 800a09c:	3fe00000 	.word	0x3fe00000
 800a0a0:	ffc00000 	.word	0xffc00000
 800a0a4:	41dfffff 	.word	0x41dfffff
 800a0a8:	94a03595 	.word	0x94a03595
 800a0ac:	3fcfffff 	.word	0x3fcfffff
 800a0b0:	3ff00000 	.word	0x3ff00000
 800a0b4:	7ff00000 	.word	0x7ff00000
 800a0b8:	7fe00000 	.word	0x7fe00000
 800a0bc:	7c9fffff 	.word	0x7c9fffff
 800a0c0:	3fe00000 	.word	0x3fe00000
 800a0c4:	bff00000 	.word	0xbff00000
 800a0c8:	7fefffff 	.word	0x7fefffff

0800a0cc <_strtod_r>:
 800a0cc:	4b01      	ldr	r3, [pc, #4]	; (800a0d4 <_strtod_r+0x8>)
 800a0ce:	f7ff b9f7 	b.w	80094c0 <_strtod_l>
 800a0d2:	bf00      	nop
 800a0d4:	200000e4 	.word	0x200000e4

0800a0d8 <_strtol_l.constprop.0>:
 800a0d8:	2b01      	cmp	r3, #1
 800a0da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0de:	d001      	beq.n	800a0e4 <_strtol_l.constprop.0+0xc>
 800a0e0:	2b24      	cmp	r3, #36	; 0x24
 800a0e2:	d906      	bls.n	800a0f2 <_strtol_l.constprop.0+0x1a>
 800a0e4:	f7fe fa78 	bl	80085d8 <__errno>
 800a0e8:	2316      	movs	r3, #22
 800a0ea:	6003      	str	r3, [r0, #0]
 800a0ec:	2000      	movs	r0, #0
 800a0ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0f2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a1d8 <_strtol_l.constprop.0+0x100>
 800a0f6:	460d      	mov	r5, r1
 800a0f8:	462e      	mov	r6, r5
 800a0fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a0fe:	f814 700c 	ldrb.w	r7, [r4, ip]
 800a102:	f017 0708 	ands.w	r7, r7, #8
 800a106:	d1f7      	bne.n	800a0f8 <_strtol_l.constprop.0+0x20>
 800a108:	2c2d      	cmp	r4, #45	; 0x2d
 800a10a:	d132      	bne.n	800a172 <_strtol_l.constprop.0+0x9a>
 800a10c:	782c      	ldrb	r4, [r5, #0]
 800a10e:	2701      	movs	r7, #1
 800a110:	1cb5      	adds	r5, r6, #2
 800a112:	2b00      	cmp	r3, #0
 800a114:	d05b      	beq.n	800a1ce <_strtol_l.constprop.0+0xf6>
 800a116:	2b10      	cmp	r3, #16
 800a118:	d109      	bne.n	800a12e <_strtol_l.constprop.0+0x56>
 800a11a:	2c30      	cmp	r4, #48	; 0x30
 800a11c:	d107      	bne.n	800a12e <_strtol_l.constprop.0+0x56>
 800a11e:	782c      	ldrb	r4, [r5, #0]
 800a120:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a124:	2c58      	cmp	r4, #88	; 0x58
 800a126:	d14d      	bne.n	800a1c4 <_strtol_l.constprop.0+0xec>
 800a128:	786c      	ldrb	r4, [r5, #1]
 800a12a:	2310      	movs	r3, #16
 800a12c:	3502      	adds	r5, #2
 800a12e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a132:	f108 38ff 	add.w	r8, r8, #4294967295
 800a136:	f04f 0c00 	mov.w	ip, #0
 800a13a:	fbb8 f9f3 	udiv	r9, r8, r3
 800a13e:	4666      	mov	r6, ip
 800a140:	fb03 8a19 	mls	sl, r3, r9, r8
 800a144:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a148:	f1be 0f09 	cmp.w	lr, #9
 800a14c:	d816      	bhi.n	800a17c <_strtol_l.constprop.0+0xa4>
 800a14e:	4674      	mov	r4, lr
 800a150:	42a3      	cmp	r3, r4
 800a152:	dd24      	ble.n	800a19e <_strtol_l.constprop.0+0xc6>
 800a154:	f1bc 0f00 	cmp.w	ip, #0
 800a158:	db1e      	blt.n	800a198 <_strtol_l.constprop.0+0xc0>
 800a15a:	45b1      	cmp	r9, r6
 800a15c:	d31c      	bcc.n	800a198 <_strtol_l.constprop.0+0xc0>
 800a15e:	d101      	bne.n	800a164 <_strtol_l.constprop.0+0x8c>
 800a160:	45a2      	cmp	sl, r4
 800a162:	db19      	blt.n	800a198 <_strtol_l.constprop.0+0xc0>
 800a164:	fb06 4603 	mla	r6, r6, r3, r4
 800a168:	f04f 0c01 	mov.w	ip, #1
 800a16c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a170:	e7e8      	b.n	800a144 <_strtol_l.constprop.0+0x6c>
 800a172:	2c2b      	cmp	r4, #43	; 0x2b
 800a174:	bf04      	itt	eq
 800a176:	782c      	ldrbeq	r4, [r5, #0]
 800a178:	1cb5      	addeq	r5, r6, #2
 800a17a:	e7ca      	b.n	800a112 <_strtol_l.constprop.0+0x3a>
 800a17c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a180:	f1be 0f19 	cmp.w	lr, #25
 800a184:	d801      	bhi.n	800a18a <_strtol_l.constprop.0+0xb2>
 800a186:	3c37      	subs	r4, #55	; 0x37
 800a188:	e7e2      	b.n	800a150 <_strtol_l.constprop.0+0x78>
 800a18a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a18e:	f1be 0f19 	cmp.w	lr, #25
 800a192:	d804      	bhi.n	800a19e <_strtol_l.constprop.0+0xc6>
 800a194:	3c57      	subs	r4, #87	; 0x57
 800a196:	e7db      	b.n	800a150 <_strtol_l.constprop.0+0x78>
 800a198:	f04f 3cff 	mov.w	ip, #4294967295
 800a19c:	e7e6      	b.n	800a16c <_strtol_l.constprop.0+0x94>
 800a19e:	f1bc 0f00 	cmp.w	ip, #0
 800a1a2:	da05      	bge.n	800a1b0 <_strtol_l.constprop.0+0xd8>
 800a1a4:	2322      	movs	r3, #34	; 0x22
 800a1a6:	6003      	str	r3, [r0, #0]
 800a1a8:	4646      	mov	r6, r8
 800a1aa:	b942      	cbnz	r2, 800a1be <_strtol_l.constprop.0+0xe6>
 800a1ac:	4630      	mov	r0, r6
 800a1ae:	e79e      	b.n	800a0ee <_strtol_l.constprop.0+0x16>
 800a1b0:	b107      	cbz	r7, 800a1b4 <_strtol_l.constprop.0+0xdc>
 800a1b2:	4276      	negs	r6, r6
 800a1b4:	2a00      	cmp	r2, #0
 800a1b6:	d0f9      	beq.n	800a1ac <_strtol_l.constprop.0+0xd4>
 800a1b8:	f1bc 0f00 	cmp.w	ip, #0
 800a1bc:	d000      	beq.n	800a1c0 <_strtol_l.constprop.0+0xe8>
 800a1be:	1e69      	subs	r1, r5, #1
 800a1c0:	6011      	str	r1, [r2, #0]
 800a1c2:	e7f3      	b.n	800a1ac <_strtol_l.constprop.0+0xd4>
 800a1c4:	2430      	movs	r4, #48	; 0x30
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d1b1      	bne.n	800a12e <_strtol_l.constprop.0+0x56>
 800a1ca:	2308      	movs	r3, #8
 800a1cc:	e7af      	b.n	800a12e <_strtol_l.constprop.0+0x56>
 800a1ce:	2c30      	cmp	r4, #48	; 0x30
 800a1d0:	d0a5      	beq.n	800a11e <_strtol_l.constprop.0+0x46>
 800a1d2:	230a      	movs	r3, #10
 800a1d4:	e7ab      	b.n	800a12e <_strtol_l.constprop.0+0x56>
 800a1d6:	bf00      	nop
 800a1d8:	0800d8b1 	.word	0x0800d8b1

0800a1dc <_strtol_r>:
 800a1dc:	f7ff bf7c 	b.w	800a0d8 <_strtol_l.constprop.0>

0800a1e0 <_write_r>:
 800a1e0:	b538      	push	{r3, r4, r5, lr}
 800a1e2:	4d07      	ldr	r5, [pc, #28]	; (800a200 <_write_r+0x20>)
 800a1e4:	4604      	mov	r4, r0
 800a1e6:	4608      	mov	r0, r1
 800a1e8:	4611      	mov	r1, r2
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	602a      	str	r2, [r5, #0]
 800a1ee:	461a      	mov	r2, r3
 800a1f0:	f7f8 fd83 	bl	8002cfa <_write>
 800a1f4:	1c43      	adds	r3, r0, #1
 800a1f6:	d102      	bne.n	800a1fe <_write_r+0x1e>
 800a1f8:	682b      	ldr	r3, [r5, #0]
 800a1fa:	b103      	cbz	r3, 800a1fe <_write_r+0x1e>
 800a1fc:	6023      	str	r3, [r4, #0]
 800a1fe:	bd38      	pop	{r3, r4, r5, pc}
 800a200:	2000050c 	.word	0x2000050c

0800a204 <_close_r>:
 800a204:	b538      	push	{r3, r4, r5, lr}
 800a206:	4d06      	ldr	r5, [pc, #24]	; (800a220 <_close_r+0x1c>)
 800a208:	2300      	movs	r3, #0
 800a20a:	4604      	mov	r4, r0
 800a20c:	4608      	mov	r0, r1
 800a20e:	602b      	str	r3, [r5, #0]
 800a210:	f7f8 fd8f 	bl	8002d32 <_close>
 800a214:	1c43      	adds	r3, r0, #1
 800a216:	d102      	bne.n	800a21e <_close_r+0x1a>
 800a218:	682b      	ldr	r3, [r5, #0]
 800a21a:	b103      	cbz	r3, 800a21e <_close_r+0x1a>
 800a21c:	6023      	str	r3, [r4, #0]
 800a21e:	bd38      	pop	{r3, r4, r5, pc}
 800a220:	2000050c 	.word	0x2000050c

0800a224 <quorem>:
 800a224:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a228:	6903      	ldr	r3, [r0, #16]
 800a22a:	690c      	ldr	r4, [r1, #16]
 800a22c:	42a3      	cmp	r3, r4
 800a22e:	4607      	mov	r7, r0
 800a230:	f2c0 8081 	blt.w	800a336 <quorem+0x112>
 800a234:	3c01      	subs	r4, #1
 800a236:	f101 0814 	add.w	r8, r1, #20
 800a23a:	f100 0514 	add.w	r5, r0, #20
 800a23e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a242:	9301      	str	r3, [sp, #4]
 800a244:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a248:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a24c:	3301      	adds	r3, #1
 800a24e:	429a      	cmp	r2, r3
 800a250:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a254:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a258:	fbb2 f6f3 	udiv	r6, r2, r3
 800a25c:	d331      	bcc.n	800a2c2 <quorem+0x9e>
 800a25e:	f04f 0e00 	mov.w	lr, #0
 800a262:	4640      	mov	r0, r8
 800a264:	46ac      	mov	ip, r5
 800a266:	46f2      	mov	sl, lr
 800a268:	f850 2b04 	ldr.w	r2, [r0], #4
 800a26c:	b293      	uxth	r3, r2
 800a26e:	fb06 e303 	mla	r3, r6, r3, lr
 800a272:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a276:	b29b      	uxth	r3, r3
 800a278:	ebaa 0303 	sub.w	r3, sl, r3
 800a27c:	f8dc a000 	ldr.w	sl, [ip]
 800a280:	0c12      	lsrs	r2, r2, #16
 800a282:	fa13 f38a 	uxtah	r3, r3, sl
 800a286:	fb06 e202 	mla	r2, r6, r2, lr
 800a28a:	9300      	str	r3, [sp, #0]
 800a28c:	9b00      	ldr	r3, [sp, #0]
 800a28e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a292:	b292      	uxth	r2, r2
 800a294:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a298:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a29c:	f8bd 3000 	ldrh.w	r3, [sp]
 800a2a0:	4581      	cmp	r9, r0
 800a2a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a2a6:	f84c 3b04 	str.w	r3, [ip], #4
 800a2aa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a2ae:	d2db      	bcs.n	800a268 <quorem+0x44>
 800a2b0:	f855 300b 	ldr.w	r3, [r5, fp]
 800a2b4:	b92b      	cbnz	r3, 800a2c2 <quorem+0x9e>
 800a2b6:	9b01      	ldr	r3, [sp, #4]
 800a2b8:	3b04      	subs	r3, #4
 800a2ba:	429d      	cmp	r5, r3
 800a2bc:	461a      	mov	r2, r3
 800a2be:	d32e      	bcc.n	800a31e <quorem+0xfa>
 800a2c0:	613c      	str	r4, [r7, #16]
 800a2c2:	4638      	mov	r0, r7
 800a2c4:	f001 fca4 	bl	800bc10 <__mcmp>
 800a2c8:	2800      	cmp	r0, #0
 800a2ca:	db24      	blt.n	800a316 <quorem+0xf2>
 800a2cc:	3601      	adds	r6, #1
 800a2ce:	4628      	mov	r0, r5
 800a2d0:	f04f 0c00 	mov.w	ip, #0
 800a2d4:	f858 2b04 	ldr.w	r2, [r8], #4
 800a2d8:	f8d0 e000 	ldr.w	lr, [r0]
 800a2dc:	b293      	uxth	r3, r2
 800a2de:	ebac 0303 	sub.w	r3, ip, r3
 800a2e2:	0c12      	lsrs	r2, r2, #16
 800a2e4:	fa13 f38e 	uxtah	r3, r3, lr
 800a2e8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a2ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a2f0:	b29b      	uxth	r3, r3
 800a2f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a2f6:	45c1      	cmp	r9, r8
 800a2f8:	f840 3b04 	str.w	r3, [r0], #4
 800a2fc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a300:	d2e8      	bcs.n	800a2d4 <quorem+0xb0>
 800a302:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a306:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a30a:	b922      	cbnz	r2, 800a316 <quorem+0xf2>
 800a30c:	3b04      	subs	r3, #4
 800a30e:	429d      	cmp	r5, r3
 800a310:	461a      	mov	r2, r3
 800a312:	d30a      	bcc.n	800a32a <quorem+0x106>
 800a314:	613c      	str	r4, [r7, #16]
 800a316:	4630      	mov	r0, r6
 800a318:	b003      	add	sp, #12
 800a31a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a31e:	6812      	ldr	r2, [r2, #0]
 800a320:	3b04      	subs	r3, #4
 800a322:	2a00      	cmp	r2, #0
 800a324:	d1cc      	bne.n	800a2c0 <quorem+0x9c>
 800a326:	3c01      	subs	r4, #1
 800a328:	e7c7      	b.n	800a2ba <quorem+0x96>
 800a32a:	6812      	ldr	r2, [r2, #0]
 800a32c:	3b04      	subs	r3, #4
 800a32e:	2a00      	cmp	r2, #0
 800a330:	d1f0      	bne.n	800a314 <quorem+0xf0>
 800a332:	3c01      	subs	r4, #1
 800a334:	e7eb      	b.n	800a30e <quorem+0xea>
 800a336:	2000      	movs	r0, #0
 800a338:	e7ee      	b.n	800a318 <quorem+0xf4>
 800a33a:	0000      	movs	r0, r0
 800a33c:	0000      	movs	r0, r0
	...

0800a340 <_dtoa_r>:
 800a340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a344:	ed2d 8b04 	vpush	{d8-d9}
 800a348:	ec57 6b10 	vmov	r6, r7, d0
 800a34c:	b093      	sub	sp, #76	; 0x4c
 800a34e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a350:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a354:	9106      	str	r1, [sp, #24]
 800a356:	ee10 aa10 	vmov	sl, s0
 800a35a:	4604      	mov	r4, r0
 800a35c:	9209      	str	r2, [sp, #36]	; 0x24
 800a35e:	930c      	str	r3, [sp, #48]	; 0x30
 800a360:	46bb      	mov	fp, r7
 800a362:	b975      	cbnz	r5, 800a382 <_dtoa_r+0x42>
 800a364:	2010      	movs	r0, #16
 800a366:	f001 f95f 	bl	800b628 <malloc>
 800a36a:	4602      	mov	r2, r0
 800a36c:	6260      	str	r0, [r4, #36]	; 0x24
 800a36e:	b920      	cbnz	r0, 800a37a <_dtoa_r+0x3a>
 800a370:	4ba7      	ldr	r3, [pc, #668]	; (800a610 <_dtoa_r+0x2d0>)
 800a372:	21ea      	movs	r1, #234	; 0xea
 800a374:	48a7      	ldr	r0, [pc, #668]	; (800a614 <_dtoa_r+0x2d4>)
 800a376:	f002 fcd7 	bl	800cd28 <__assert_func>
 800a37a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a37e:	6005      	str	r5, [r0, #0]
 800a380:	60c5      	str	r5, [r0, #12]
 800a382:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a384:	6819      	ldr	r1, [r3, #0]
 800a386:	b151      	cbz	r1, 800a39e <_dtoa_r+0x5e>
 800a388:	685a      	ldr	r2, [r3, #4]
 800a38a:	604a      	str	r2, [r1, #4]
 800a38c:	2301      	movs	r3, #1
 800a38e:	4093      	lsls	r3, r2
 800a390:	608b      	str	r3, [r1, #8]
 800a392:	4620      	mov	r0, r4
 800a394:	f001 f9b0 	bl	800b6f8 <_Bfree>
 800a398:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a39a:	2200      	movs	r2, #0
 800a39c:	601a      	str	r2, [r3, #0]
 800a39e:	1e3b      	subs	r3, r7, #0
 800a3a0:	bfaa      	itet	ge
 800a3a2:	2300      	movge	r3, #0
 800a3a4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a3a8:	f8c8 3000 	strge.w	r3, [r8]
 800a3ac:	4b9a      	ldr	r3, [pc, #616]	; (800a618 <_dtoa_r+0x2d8>)
 800a3ae:	bfbc      	itt	lt
 800a3b0:	2201      	movlt	r2, #1
 800a3b2:	f8c8 2000 	strlt.w	r2, [r8]
 800a3b6:	ea33 030b 	bics.w	r3, r3, fp
 800a3ba:	d11b      	bne.n	800a3f4 <_dtoa_r+0xb4>
 800a3bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a3be:	f242 730f 	movw	r3, #9999	; 0x270f
 800a3c2:	6013      	str	r3, [r2, #0]
 800a3c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a3c8:	4333      	orrs	r3, r6
 800a3ca:	f000 8592 	beq.w	800aef2 <_dtoa_r+0xbb2>
 800a3ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3d0:	b963      	cbnz	r3, 800a3ec <_dtoa_r+0xac>
 800a3d2:	4b92      	ldr	r3, [pc, #584]	; (800a61c <_dtoa_r+0x2dc>)
 800a3d4:	e022      	b.n	800a41c <_dtoa_r+0xdc>
 800a3d6:	4b92      	ldr	r3, [pc, #584]	; (800a620 <_dtoa_r+0x2e0>)
 800a3d8:	9301      	str	r3, [sp, #4]
 800a3da:	3308      	adds	r3, #8
 800a3dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a3de:	6013      	str	r3, [r2, #0]
 800a3e0:	9801      	ldr	r0, [sp, #4]
 800a3e2:	b013      	add	sp, #76	; 0x4c
 800a3e4:	ecbd 8b04 	vpop	{d8-d9}
 800a3e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3ec:	4b8b      	ldr	r3, [pc, #556]	; (800a61c <_dtoa_r+0x2dc>)
 800a3ee:	9301      	str	r3, [sp, #4]
 800a3f0:	3303      	adds	r3, #3
 800a3f2:	e7f3      	b.n	800a3dc <_dtoa_r+0x9c>
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	4650      	mov	r0, sl
 800a3fa:	4659      	mov	r1, fp
 800a3fc:	f7f6 fb84 	bl	8000b08 <__aeabi_dcmpeq>
 800a400:	ec4b ab19 	vmov	d9, sl, fp
 800a404:	4680      	mov	r8, r0
 800a406:	b158      	cbz	r0, 800a420 <_dtoa_r+0xe0>
 800a408:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a40a:	2301      	movs	r3, #1
 800a40c:	6013      	str	r3, [r2, #0]
 800a40e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a410:	2b00      	cmp	r3, #0
 800a412:	f000 856b 	beq.w	800aeec <_dtoa_r+0xbac>
 800a416:	4883      	ldr	r0, [pc, #524]	; (800a624 <_dtoa_r+0x2e4>)
 800a418:	6018      	str	r0, [r3, #0]
 800a41a:	1e43      	subs	r3, r0, #1
 800a41c:	9301      	str	r3, [sp, #4]
 800a41e:	e7df      	b.n	800a3e0 <_dtoa_r+0xa0>
 800a420:	ec4b ab10 	vmov	d0, sl, fp
 800a424:	aa10      	add	r2, sp, #64	; 0x40
 800a426:	a911      	add	r1, sp, #68	; 0x44
 800a428:	4620      	mov	r0, r4
 800a42a:	f001 fd13 	bl	800be54 <__d2b>
 800a42e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a432:	ee08 0a10 	vmov	s16, r0
 800a436:	2d00      	cmp	r5, #0
 800a438:	f000 8084 	beq.w	800a544 <_dtoa_r+0x204>
 800a43c:	ee19 3a90 	vmov	r3, s19
 800a440:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a444:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a448:	4656      	mov	r6, sl
 800a44a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a44e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a452:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a456:	4b74      	ldr	r3, [pc, #464]	; (800a628 <_dtoa_r+0x2e8>)
 800a458:	2200      	movs	r2, #0
 800a45a:	4630      	mov	r0, r6
 800a45c:	4639      	mov	r1, r7
 800a45e:	f7f5 ff33 	bl	80002c8 <__aeabi_dsub>
 800a462:	a365      	add	r3, pc, #404	; (adr r3, 800a5f8 <_dtoa_r+0x2b8>)
 800a464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a468:	f7f6 f8e6 	bl	8000638 <__aeabi_dmul>
 800a46c:	a364      	add	r3, pc, #400	; (adr r3, 800a600 <_dtoa_r+0x2c0>)
 800a46e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a472:	f7f5 ff2b 	bl	80002cc <__adddf3>
 800a476:	4606      	mov	r6, r0
 800a478:	4628      	mov	r0, r5
 800a47a:	460f      	mov	r7, r1
 800a47c:	f7f6 f872 	bl	8000564 <__aeabi_i2d>
 800a480:	a361      	add	r3, pc, #388	; (adr r3, 800a608 <_dtoa_r+0x2c8>)
 800a482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a486:	f7f6 f8d7 	bl	8000638 <__aeabi_dmul>
 800a48a:	4602      	mov	r2, r0
 800a48c:	460b      	mov	r3, r1
 800a48e:	4630      	mov	r0, r6
 800a490:	4639      	mov	r1, r7
 800a492:	f7f5 ff1b 	bl	80002cc <__adddf3>
 800a496:	4606      	mov	r6, r0
 800a498:	460f      	mov	r7, r1
 800a49a:	f7f6 fb7d 	bl	8000b98 <__aeabi_d2iz>
 800a49e:	2200      	movs	r2, #0
 800a4a0:	9000      	str	r0, [sp, #0]
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	4630      	mov	r0, r6
 800a4a6:	4639      	mov	r1, r7
 800a4a8:	f7f6 fb38 	bl	8000b1c <__aeabi_dcmplt>
 800a4ac:	b150      	cbz	r0, 800a4c4 <_dtoa_r+0x184>
 800a4ae:	9800      	ldr	r0, [sp, #0]
 800a4b0:	f7f6 f858 	bl	8000564 <__aeabi_i2d>
 800a4b4:	4632      	mov	r2, r6
 800a4b6:	463b      	mov	r3, r7
 800a4b8:	f7f6 fb26 	bl	8000b08 <__aeabi_dcmpeq>
 800a4bc:	b910      	cbnz	r0, 800a4c4 <_dtoa_r+0x184>
 800a4be:	9b00      	ldr	r3, [sp, #0]
 800a4c0:	3b01      	subs	r3, #1
 800a4c2:	9300      	str	r3, [sp, #0]
 800a4c4:	9b00      	ldr	r3, [sp, #0]
 800a4c6:	2b16      	cmp	r3, #22
 800a4c8:	d85a      	bhi.n	800a580 <_dtoa_r+0x240>
 800a4ca:	9a00      	ldr	r2, [sp, #0]
 800a4cc:	4b57      	ldr	r3, [pc, #348]	; (800a62c <_dtoa_r+0x2ec>)
 800a4ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d6:	ec51 0b19 	vmov	r0, r1, d9
 800a4da:	f7f6 fb1f 	bl	8000b1c <__aeabi_dcmplt>
 800a4de:	2800      	cmp	r0, #0
 800a4e0:	d050      	beq.n	800a584 <_dtoa_r+0x244>
 800a4e2:	9b00      	ldr	r3, [sp, #0]
 800a4e4:	3b01      	subs	r3, #1
 800a4e6:	9300      	str	r3, [sp, #0]
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	930b      	str	r3, [sp, #44]	; 0x2c
 800a4ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a4ee:	1b5d      	subs	r5, r3, r5
 800a4f0:	1e6b      	subs	r3, r5, #1
 800a4f2:	9305      	str	r3, [sp, #20]
 800a4f4:	bf45      	ittet	mi
 800a4f6:	f1c5 0301 	rsbmi	r3, r5, #1
 800a4fa:	9304      	strmi	r3, [sp, #16]
 800a4fc:	2300      	movpl	r3, #0
 800a4fe:	2300      	movmi	r3, #0
 800a500:	bf4c      	ite	mi
 800a502:	9305      	strmi	r3, [sp, #20]
 800a504:	9304      	strpl	r3, [sp, #16]
 800a506:	9b00      	ldr	r3, [sp, #0]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	db3d      	blt.n	800a588 <_dtoa_r+0x248>
 800a50c:	9b05      	ldr	r3, [sp, #20]
 800a50e:	9a00      	ldr	r2, [sp, #0]
 800a510:	920a      	str	r2, [sp, #40]	; 0x28
 800a512:	4413      	add	r3, r2
 800a514:	9305      	str	r3, [sp, #20]
 800a516:	2300      	movs	r3, #0
 800a518:	9307      	str	r3, [sp, #28]
 800a51a:	9b06      	ldr	r3, [sp, #24]
 800a51c:	2b09      	cmp	r3, #9
 800a51e:	f200 8089 	bhi.w	800a634 <_dtoa_r+0x2f4>
 800a522:	2b05      	cmp	r3, #5
 800a524:	bfc4      	itt	gt
 800a526:	3b04      	subgt	r3, #4
 800a528:	9306      	strgt	r3, [sp, #24]
 800a52a:	9b06      	ldr	r3, [sp, #24]
 800a52c:	f1a3 0302 	sub.w	r3, r3, #2
 800a530:	bfcc      	ite	gt
 800a532:	2500      	movgt	r5, #0
 800a534:	2501      	movle	r5, #1
 800a536:	2b03      	cmp	r3, #3
 800a538:	f200 8087 	bhi.w	800a64a <_dtoa_r+0x30a>
 800a53c:	e8df f003 	tbb	[pc, r3]
 800a540:	59383a2d 	.word	0x59383a2d
 800a544:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a548:	441d      	add	r5, r3
 800a54a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a54e:	2b20      	cmp	r3, #32
 800a550:	bfc1      	itttt	gt
 800a552:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a556:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a55a:	fa0b f303 	lslgt.w	r3, fp, r3
 800a55e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a562:	bfda      	itte	le
 800a564:	f1c3 0320 	rsble	r3, r3, #32
 800a568:	fa06 f003 	lslle.w	r0, r6, r3
 800a56c:	4318      	orrgt	r0, r3
 800a56e:	f7f5 ffe9 	bl	8000544 <__aeabi_ui2d>
 800a572:	2301      	movs	r3, #1
 800a574:	4606      	mov	r6, r0
 800a576:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a57a:	3d01      	subs	r5, #1
 800a57c:	930e      	str	r3, [sp, #56]	; 0x38
 800a57e:	e76a      	b.n	800a456 <_dtoa_r+0x116>
 800a580:	2301      	movs	r3, #1
 800a582:	e7b2      	b.n	800a4ea <_dtoa_r+0x1aa>
 800a584:	900b      	str	r0, [sp, #44]	; 0x2c
 800a586:	e7b1      	b.n	800a4ec <_dtoa_r+0x1ac>
 800a588:	9b04      	ldr	r3, [sp, #16]
 800a58a:	9a00      	ldr	r2, [sp, #0]
 800a58c:	1a9b      	subs	r3, r3, r2
 800a58e:	9304      	str	r3, [sp, #16]
 800a590:	4253      	negs	r3, r2
 800a592:	9307      	str	r3, [sp, #28]
 800a594:	2300      	movs	r3, #0
 800a596:	930a      	str	r3, [sp, #40]	; 0x28
 800a598:	e7bf      	b.n	800a51a <_dtoa_r+0x1da>
 800a59a:	2300      	movs	r3, #0
 800a59c:	9308      	str	r3, [sp, #32]
 800a59e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	dc55      	bgt.n	800a650 <_dtoa_r+0x310>
 800a5a4:	2301      	movs	r3, #1
 800a5a6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a5aa:	461a      	mov	r2, r3
 800a5ac:	9209      	str	r2, [sp, #36]	; 0x24
 800a5ae:	e00c      	b.n	800a5ca <_dtoa_r+0x28a>
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	e7f3      	b.n	800a59c <_dtoa_r+0x25c>
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a5b8:	9308      	str	r3, [sp, #32]
 800a5ba:	9b00      	ldr	r3, [sp, #0]
 800a5bc:	4413      	add	r3, r2
 800a5be:	9302      	str	r3, [sp, #8]
 800a5c0:	3301      	adds	r3, #1
 800a5c2:	2b01      	cmp	r3, #1
 800a5c4:	9303      	str	r3, [sp, #12]
 800a5c6:	bfb8      	it	lt
 800a5c8:	2301      	movlt	r3, #1
 800a5ca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	6042      	str	r2, [r0, #4]
 800a5d0:	2204      	movs	r2, #4
 800a5d2:	f102 0614 	add.w	r6, r2, #20
 800a5d6:	429e      	cmp	r6, r3
 800a5d8:	6841      	ldr	r1, [r0, #4]
 800a5da:	d93d      	bls.n	800a658 <_dtoa_r+0x318>
 800a5dc:	4620      	mov	r0, r4
 800a5de:	f001 f84b 	bl	800b678 <_Balloc>
 800a5e2:	9001      	str	r0, [sp, #4]
 800a5e4:	2800      	cmp	r0, #0
 800a5e6:	d13b      	bne.n	800a660 <_dtoa_r+0x320>
 800a5e8:	4b11      	ldr	r3, [pc, #68]	; (800a630 <_dtoa_r+0x2f0>)
 800a5ea:	4602      	mov	r2, r0
 800a5ec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a5f0:	e6c0      	b.n	800a374 <_dtoa_r+0x34>
 800a5f2:	2301      	movs	r3, #1
 800a5f4:	e7df      	b.n	800a5b6 <_dtoa_r+0x276>
 800a5f6:	bf00      	nop
 800a5f8:	636f4361 	.word	0x636f4361
 800a5fc:	3fd287a7 	.word	0x3fd287a7
 800a600:	8b60c8b3 	.word	0x8b60c8b3
 800a604:	3fc68a28 	.word	0x3fc68a28
 800a608:	509f79fb 	.word	0x509f79fb
 800a60c:	3fd34413 	.word	0x3fd34413
 800a610:	0800d9be 	.word	0x0800d9be
 800a614:	0800d9d5 	.word	0x0800d9d5
 800a618:	7ff00000 	.word	0x7ff00000
 800a61c:	0800d9ba 	.word	0x0800d9ba
 800a620:	0800d9b1 	.word	0x0800d9b1
 800a624:	0800dc2a 	.word	0x0800dc2a
 800a628:	3ff80000 	.word	0x3ff80000
 800a62c:	0800db40 	.word	0x0800db40
 800a630:	0800da30 	.word	0x0800da30
 800a634:	2501      	movs	r5, #1
 800a636:	2300      	movs	r3, #0
 800a638:	9306      	str	r3, [sp, #24]
 800a63a:	9508      	str	r5, [sp, #32]
 800a63c:	f04f 33ff 	mov.w	r3, #4294967295
 800a640:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a644:	2200      	movs	r2, #0
 800a646:	2312      	movs	r3, #18
 800a648:	e7b0      	b.n	800a5ac <_dtoa_r+0x26c>
 800a64a:	2301      	movs	r3, #1
 800a64c:	9308      	str	r3, [sp, #32]
 800a64e:	e7f5      	b.n	800a63c <_dtoa_r+0x2fc>
 800a650:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a652:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a656:	e7b8      	b.n	800a5ca <_dtoa_r+0x28a>
 800a658:	3101      	adds	r1, #1
 800a65a:	6041      	str	r1, [r0, #4]
 800a65c:	0052      	lsls	r2, r2, #1
 800a65e:	e7b8      	b.n	800a5d2 <_dtoa_r+0x292>
 800a660:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a662:	9a01      	ldr	r2, [sp, #4]
 800a664:	601a      	str	r2, [r3, #0]
 800a666:	9b03      	ldr	r3, [sp, #12]
 800a668:	2b0e      	cmp	r3, #14
 800a66a:	f200 809d 	bhi.w	800a7a8 <_dtoa_r+0x468>
 800a66e:	2d00      	cmp	r5, #0
 800a670:	f000 809a 	beq.w	800a7a8 <_dtoa_r+0x468>
 800a674:	9b00      	ldr	r3, [sp, #0]
 800a676:	2b00      	cmp	r3, #0
 800a678:	dd32      	ble.n	800a6e0 <_dtoa_r+0x3a0>
 800a67a:	4ab7      	ldr	r2, [pc, #732]	; (800a958 <_dtoa_r+0x618>)
 800a67c:	f003 030f 	and.w	r3, r3, #15
 800a680:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a684:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a688:	9b00      	ldr	r3, [sp, #0]
 800a68a:	05d8      	lsls	r0, r3, #23
 800a68c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a690:	d516      	bpl.n	800a6c0 <_dtoa_r+0x380>
 800a692:	4bb2      	ldr	r3, [pc, #712]	; (800a95c <_dtoa_r+0x61c>)
 800a694:	ec51 0b19 	vmov	r0, r1, d9
 800a698:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a69c:	f7f6 f8f6 	bl	800088c <__aeabi_ddiv>
 800a6a0:	f007 070f 	and.w	r7, r7, #15
 800a6a4:	4682      	mov	sl, r0
 800a6a6:	468b      	mov	fp, r1
 800a6a8:	2503      	movs	r5, #3
 800a6aa:	4eac      	ldr	r6, [pc, #688]	; (800a95c <_dtoa_r+0x61c>)
 800a6ac:	b957      	cbnz	r7, 800a6c4 <_dtoa_r+0x384>
 800a6ae:	4642      	mov	r2, r8
 800a6b0:	464b      	mov	r3, r9
 800a6b2:	4650      	mov	r0, sl
 800a6b4:	4659      	mov	r1, fp
 800a6b6:	f7f6 f8e9 	bl	800088c <__aeabi_ddiv>
 800a6ba:	4682      	mov	sl, r0
 800a6bc:	468b      	mov	fp, r1
 800a6be:	e028      	b.n	800a712 <_dtoa_r+0x3d2>
 800a6c0:	2502      	movs	r5, #2
 800a6c2:	e7f2      	b.n	800a6aa <_dtoa_r+0x36a>
 800a6c4:	07f9      	lsls	r1, r7, #31
 800a6c6:	d508      	bpl.n	800a6da <_dtoa_r+0x39a>
 800a6c8:	4640      	mov	r0, r8
 800a6ca:	4649      	mov	r1, r9
 800a6cc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a6d0:	f7f5 ffb2 	bl	8000638 <__aeabi_dmul>
 800a6d4:	3501      	adds	r5, #1
 800a6d6:	4680      	mov	r8, r0
 800a6d8:	4689      	mov	r9, r1
 800a6da:	107f      	asrs	r7, r7, #1
 800a6dc:	3608      	adds	r6, #8
 800a6de:	e7e5      	b.n	800a6ac <_dtoa_r+0x36c>
 800a6e0:	f000 809b 	beq.w	800a81a <_dtoa_r+0x4da>
 800a6e4:	9b00      	ldr	r3, [sp, #0]
 800a6e6:	4f9d      	ldr	r7, [pc, #628]	; (800a95c <_dtoa_r+0x61c>)
 800a6e8:	425e      	negs	r6, r3
 800a6ea:	4b9b      	ldr	r3, [pc, #620]	; (800a958 <_dtoa_r+0x618>)
 800a6ec:	f006 020f 	and.w	r2, r6, #15
 800a6f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6f8:	ec51 0b19 	vmov	r0, r1, d9
 800a6fc:	f7f5 ff9c 	bl	8000638 <__aeabi_dmul>
 800a700:	1136      	asrs	r6, r6, #4
 800a702:	4682      	mov	sl, r0
 800a704:	468b      	mov	fp, r1
 800a706:	2300      	movs	r3, #0
 800a708:	2502      	movs	r5, #2
 800a70a:	2e00      	cmp	r6, #0
 800a70c:	d17a      	bne.n	800a804 <_dtoa_r+0x4c4>
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d1d3      	bne.n	800a6ba <_dtoa_r+0x37a>
 800a712:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a714:	2b00      	cmp	r3, #0
 800a716:	f000 8082 	beq.w	800a81e <_dtoa_r+0x4de>
 800a71a:	4b91      	ldr	r3, [pc, #580]	; (800a960 <_dtoa_r+0x620>)
 800a71c:	2200      	movs	r2, #0
 800a71e:	4650      	mov	r0, sl
 800a720:	4659      	mov	r1, fp
 800a722:	f7f6 f9fb 	bl	8000b1c <__aeabi_dcmplt>
 800a726:	2800      	cmp	r0, #0
 800a728:	d079      	beq.n	800a81e <_dtoa_r+0x4de>
 800a72a:	9b03      	ldr	r3, [sp, #12]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d076      	beq.n	800a81e <_dtoa_r+0x4de>
 800a730:	9b02      	ldr	r3, [sp, #8]
 800a732:	2b00      	cmp	r3, #0
 800a734:	dd36      	ble.n	800a7a4 <_dtoa_r+0x464>
 800a736:	9b00      	ldr	r3, [sp, #0]
 800a738:	4650      	mov	r0, sl
 800a73a:	4659      	mov	r1, fp
 800a73c:	1e5f      	subs	r7, r3, #1
 800a73e:	2200      	movs	r2, #0
 800a740:	4b88      	ldr	r3, [pc, #544]	; (800a964 <_dtoa_r+0x624>)
 800a742:	f7f5 ff79 	bl	8000638 <__aeabi_dmul>
 800a746:	9e02      	ldr	r6, [sp, #8]
 800a748:	4682      	mov	sl, r0
 800a74a:	468b      	mov	fp, r1
 800a74c:	3501      	adds	r5, #1
 800a74e:	4628      	mov	r0, r5
 800a750:	f7f5 ff08 	bl	8000564 <__aeabi_i2d>
 800a754:	4652      	mov	r2, sl
 800a756:	465b      	mov	r3, fp
 800a758:	f7f5 ff6e 	bl	8000638 <__aeabi_dmul>
 800a75c:	4b82      	ldr	r3, [pc, #520]	; (800a968 <_dtoa_r+0x628>)
 800a75e:	2200      	movs	r2, #0
 800a760:	f7f5 fdb4 	bl	80002cc <__adddf3>
 800a764:	46d0      	mov	r8, sl
 800a766:	46d9      	mov	r9, fp
 800a768:	4682      	mov	sl, r0
 800a76a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a76e:	2e00      	cmp	r6, #0
 800a770:	d158      	bne.n	800a824 <_dtoa_r+0x4e4>
 800a772:	4b7e      	ldr	r3, [pc, #504]	; (800a96c <_dtoa_r+0x62c>)
 800a774:	2200      	movs	r2, #0
 800a776:	4640      	mov	r0, r8
 800a778:	4649      	mov	r1, r9
 800a77a:	f7f5 fda5 	bl	80002c8 <__aeabi_dsub>
 800a77e:	4652      	mov	r2, sl
 800a780:	465b      	mov	r3, fp
 800a782:	4680      	mov	r8, r0
 800a784:	4689      	mov	r9, r1
 800a786:	f7f6 f9e7 	bl	8000b58 <__aeabi_dcmpgt>
 800a78a:	2800      	cmp	r0, #0
 800a78c:	f040 8295 	bne.w	800acba <_dtoa_r+0x97a>
 800a790:	4652      	mov	r2, sl
 800a792:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a796:	4640      	mov	r0, r8
 800a798:	4649      	mov	r1, r9
 800a79a:	f7f6 f9bf 	bl	8000b1c <__aeabi_dcmplt>
 800a79e:	2800      	cmp	r0, #0
 800a7a0:	f040 8289 	bne.w	800acb6 <_dtoa_r+0x976>
 800a7a4:	ec5b ab19 	vmov	sl, fp, d9
 800a7a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	f2c0 8148 	blt.w	800aa40 <_dtoa_r+0x700>
 800a7b0:	9a00      	ldr	r2, [sp, #0]
 800a7b2:	2a0e      	cmp	r2, #14
 800a7b4:	f300 8144 	bgt.w	800aa40 <_dtoa_r+0x700>
 800a7b8:	4b67      	ldr	r3, [pc, #412]	; (800a958 <_dtoa_r+0x618>)
 800a7ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a7be:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a7c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	f280 80d5 	bge.w	800a974 <_dtoa_r+0x634>
 800a7ca:	9b03      	ldr	r3, [sp, #12]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	f300 80d1 	bgt.w	800a974 <_dtoa_r+0x634>
 800a7d2:	f040 826f 	bne.w	800acb4 <_dtoa_r+0x974>
 800a7d6:	4b65      	ldr	r3, [pc, #404]	; (800a96c <_dtoa_r+0x62c>)
 800a7d8:	2200      	movs	r2, #0
 800a7da:	4640      	mov	r0, r8
 800a7dc:	4649      	mov	r1, r9
 800a7de:	f7f5 ff2b 	bl	8000638 <__aeabi_dmul>
 800a7e2:	4652      	mov	r2, sl
 800a7e4:	465b      	mov	r3, fp
 800a7e6:	f7f6 f9ad 	bl	8000b44 <__aeabi_dcmpge>
 800a7ea:	9e03      	ldr	r6, [sp, #12]
 800a7ec:	4637      	mov	r7, r6
 800a7ee:	2800      	cmp	r0, #0
 800a7f0:	f040 8245 	bne.w	800ac7e <_dtoa_r+0x93e>
 800a7f4:	9d01      	ldr	r5, [sp, #4]
 800a7f6:	2331      	movs	r3, #49	; 0x31
 800a7f8:	f805 3b01 	strb.w	r3, [r5], #1
 800a7fc:	9b00      	ldr	r3, [sp, #0]
 800a7fe:	3301      	adds	r3, #1
 800a800:	9300      	str	r3, [sp, #0]
 800a802:	e240      	b.n	800ac86 <_dtoa_r+0x946>
 800a804:	07f2      	lsls	r2, r6, #31
 800a806:	d505      	bpl.n	800a814 <_dtoa_r+0x4d4>
 800a808:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a80c:	f7f5 ff14 	bl	8000638 <__aeabi_dmul>
 800a810:	3501      	adds	r5, #1
 800a812:	2301      	movs	r3, #1
 800a814:	1076      	asrs	r6, r6, #1
 800a816:	3708      	adds	r7, #8
 800a818:	e777      	b.n	800a70a <_dtoa_r+0x3ca>
 800a81a:	2502      	movs	r5, #2
 800a81c:	e779      	b.n	800a712 <_dtoa_r+0x3d2>
 800a81e:	9f00      	ldr	r7, [sp, #0]
 800a820:	9e03      	ldr	r6, [sp, #12]
 800a822:	e794      	b.n	800a74e <_dtoa_r+0x40e>
 800a824:	9901      	ldr	r1, [sp, #4]
 800a826:	4b4c      	ldr	r3, [pc, #304]	; (800a958 <_dtoa_r+0x618>)
 800a828:	4431      	add	r1, r6
 800a82a:	910d      	str	r1, [sp, #52]	; 0x34
 800a82c:	9908      	ldr	r1, [sp, #32]
 800a82e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a832:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a836:	2900      	cmp	r1, #0
 800a838:	d043      	beq.n	800a8c2 <_dtoa_r+0x582>
 800a83a:	494d      	ldr	r1, [pc, #308]	; (800a970 <_dtoa_r+0x630>)
 800a83c:	2000      	movs	r0, #0
 800a83e:	f7f6 f825 	bl	800088c <__aeabi_ddiv>
 800a842:	4652      	mov	r2, sl
 800a844:	465b      	mov	r3, fp
 800a846:	f7f5 fd3f 	bl	80002c8 <__aeabi_dsub>
 800a84a:	9d01      	ldr	r5, [sp, #4]
 800a84c:	4682      	mov	sl, r0
 800a84e:	468b      	mov	fp, r1
 800a850:	4649      	mov	r1, r9
 800a852:	4640      	mov	r0, r8
 800a854:	f7f6 f9a0 	bl	8000b98 <__aeabi_d2iz>
 800a858:	4606      	mov	r6, r0
 800a85a:	f7f5 fe83 	bl	8000564 <__aeabi_i2d>
 800a85e:	4602      	mov	r2, r0
 800a860:	460b      	mov	r3, r1
 800a862:	4640      	mov	r0, r8
 800a864:	4649      	mov	r1, r9
 800a866:	f7f5 fd2f 	bl	80002c8 <__aeabi_dsub>
 800a86a:	3630      	adds	r6, #48	; 0x30
 800a86c:	f805 6b01 	strb.w	r6, [r5], #1
 800a870:	4652      	mov	r2, sl
 800a872:	465b      	mov	r3, fp
 800a874:	4680      	mov	r8, r0
 800a876:	4689      	mov	r9, r1
 800a878:	f7f6 f950 	bl	8000b1c <__aeabi_dcmplt>
 800a87c:	2800      	cmp	r0, #0
 800a87e:	d163      	bne.n	800a948 <_dtoa_r+0x608>
 800a880:	4642      	mov	r2, r8
 800a882:	464b      	mov	r3, r9
 800a884:	4936      	ldr	r1, [pc, #216]	; (800a960 <_dtoa_r+0x620>)
 800a886:	2000      	movs	r0, #0
 800a888:	f7f5 fd1e 	bl	80002c8 <__aeabi_dsub>
 800a88c:	4652      	mov	r2, sl
 800a88e:	465b      	mov	r3, fp
 800a890:	f7f6 f944 	bl	8000b1c <__aeabi_dcmplt>
 800a894:	2800      	cmp	r0, #0
 800a896:	f040 80b5 	bne.w	800aa04 <_dtoa_r+0x6c4>
 800a89a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a89c:	429d      	cmp	r5, r3
 800a89e:	d081      	beq.n	800a7a4 <_dtoa_r+0x464>
 800a8a0:	4b30      	ldr	r3, [pc, #192]	; (800a964 <_dtoa_r+0x624>)
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	4650      	mov	r0, sl
 800a8a6:	4659      	mov	r1, fp
 800a8a8:	f7f5 fec6 	bl	8000638 <__aeabi_dmul>
 800a8ac:	4b2d      	ldr	r3, [pc, #180]	; (800a964 <_dtoa_r+0x624>)
 800a8ae:	4682      	mov	sl, r0
 800a8b0:	468b      	mov	fp, r1
 800a8b2:	4640      	mov	r0, r8
 800a8b4:	4649      	mov	r1, r9
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	f7f5 febe 	bl	8000638 <__aeabi_dmul>
 800a8bc:	4680      	mov	r8, r0
 800a8be:	4689      	mov	r9, r1
 800a8c0:	e7c6      	b.n	800a850 <_dtoa_r+0x510>
 800a8c2:	4650      	mov	r0, sl
 800a8c4:	4659      	mov	r1, fp
 800a8c6:	f7f5 feb7 	bl	8000638 <__aeabi_dmul>
 800a8ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a8cc:	9d01      	ldr	r5, [sp, #4]
 800a8ce:	930f      	str	r3, [sp, #60]	; 0x3c
 800a8d0:	4682      	mov	sl, r0
 800a8d2:	468b      	mov	fp, r1
 800a8d4:	4649      	mov	r1, r9
 800a8d6:	4640      	mov	r0, r8
 800a8d8:	f7f6 f95e 	bl	8000b98 <__aeabi_d2iz>
 800a8dc:	4606      	mov	r6, r0
 800a8de:	f7f5 fe41 	bl	8000564 <__aeabi_i2d>
 800a8e2:	3630      	adds	r6, #48	; 0x30
 800a8e4:	4602      	mov	r2, r0
 800a8e6:	460b      	mov	r3, r1
 800a8e8:	4640      	mov	r0, r8
 800a8ea:	4649      	mov	r1, r9
 800a8ec:	f7f5 fcec 	bl	80002c8 <__aeabi_dsub>
 800a8f0:	f805 6b01 	strb.w	r6, [r5], #1
 800a8f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a8f6:	429d      	cmp	r5, r3
 800a8f8:	4680      	mov	r8, r0
 800a8fa:	4689      	mov	r9, r1
 800a8fc:	f04f 0200 	mov.w	r2, #0
 800a900:	d124      	bne.n	800a94c <_dtoa_r+0x60c>
 800a902:	4b1b      	ldr	r3, [pc, #108]	; (800a970 <_dtoa_r+0x630>)
 800a904:	4650      	mov	r0, sl
 800a906:	4659      	mov	r1, fp
 800a908:	f7f5 fce0 	bl	80002cc <__adddf3>
 800a90c:	4602      	mov	r2, r0
 800a90e:	460b      	mov	r3, r1
 800a910:	4640      	mov	r0, r8
 800a912:	4649      	mov	r1, r9
 800a914:	f7f6 f920 	bl	8000b58 <__aeabi_dcmpgt>
 800a918:	2800      	cmp	r0, #0
 800a91a:	d173      	bne.n	800aa04 <_dtoa_r+0x6c4>
 800a91c:	4652      	mov	r2, sl
 800a91e:	465b      	mov	r3, fp
 800a920:	4913      	ldr	r1, [pc, #76]	; (800a970 <_dtoa_r+0x630>)
 800a922:	2000      	movs	r0, #0
 800a924:	f7f5 fcd0 	bl	80002c8 <__aeabi_dsub>
 800a928:	4602      	mov	r2, r0
 800a92a:	460b      	mov	r3, r1
 800a92c:	4640      	mov	r0, r8
 800a92e:	4649      	mov	r1, r9
 800a930:	f7f6 f8f4 	bl	8000b1c <__aeabi_dcmplt>
 800a934:	2800      	cmp	r0, #0
 800a936:	f43f af35 	beq.w	800a7a4 <_dtoa_r+0x464>
 800a93a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a93c:	1e6b      	subs	r3, r5, #1
 800a93e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a940:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a944:	2b30      	cmp	r3, #48	; 0x30
 800a946:	d0f8      	beq.n	800a93a <_dtoa_r+0x5fa>
 800a948:	9700      	str	r7, [sp, #0]
 800a94a:	e049      	b.n	800a9e0 <_dtoa_r+0x6a0>
 800a94c:	4b05      	ldr	r3, [pc, #20]	; (800a964 <_dtoa_r+0x624>)
 800a94e:	f7f5 fe73 	bl	8000638 <__aeabi_dmul>
 800a952:	4680      	mov	r8, r0
 800a954:	4689      	mov	r9, r1
 800a956:	e7bd      	b.n	800a8d4 <_dtoa_r+0x594>
 800a958:	0800db40 	.word	0x0800db40
 800a95c:	0800db18 	.word	0x0800db18
 800a960:	3ff00000 	.word	0x3ff00000
 800a964:	40240000 	.word	0x40240000
 800a968:	401c0000 	.word	0x401c0000
 800a96c:	40140000 	.word	0x40140000
 800a970:	3fe00000 	.word	0x3fe00000
 800a974:	9d01      	ldr	r5, [sp, #4]
 800a976:	4656      	mov	r6, sl
 800a978:	465f      	mov	r7, fp
 800a97a:	4642      	mov	r2, r8
 800a97c:	464b      	mov	r3, r9
 800a97e:	4630      	mov	r0, r6
 800a980:	4639      	mov	r1, r7
 800a982:	f7f5 ff83 	bl	800088c <__aeabi_ddiv>
 800a986:	f7f6 f907 	bl	8000b98 <__aeabi_d2iz>
 800a98a:	4682      	mov	sl, r0
 800a98c:	f7f5 fdea 	bl	8000564 <__aeabi_i2d>
 800a990:	4642      	mov	r2, r8
 800a992:	464b      	mov	r3, r9
 800a994:	f7f5 fe50 	bl	8000638 <__aeabi_dmul>
 800a998:	4602      	mov	r2, r0
 800a99a:	460b      	mov	r3, r1
 800a99c:	4630      	mov	r0, r6
 800a99e:	4639      	mov	r1, r7
 800a9a0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a9a4:	f7f5 fc90 	bl	80002c8 <__aeabi_dsub>
 800a9a8:	f805 6b01 	strb.w	r6, [r5], #1
 800a9ac:	9e01      	ldr	r6, [sp, #4]
 800a9ae:	9f03      	ldr	r7, [sp, #12]
 800a9b0:	1bae      	subs	r6, r5, r6
 800a9b2:	42b7      	cmp	r7, r6
 800a9b4:	4602      	mov	r2, r0
 800a9b6:	460b      	mov	r3, r1
 800a9b8:	d135      	bne.n	800aa26 <_dtoa_r+0x6e6>
 800a9ba:	f7f5 fc87 	bl	80002cc <__adddf3>
 800a9be:	4642      	mov	r2, r8
 800a9c0:	464b      	mov	r3, r9
 800a9c2:	4606      	mov	r6, r0
 800a9c4:	460f      	mov	r7, r1
 800a9c6:	f7f6 f8c7 	bl	8000b58 <__aeabi_dcmpgt>
 800a9ca:	b9d0      	cbnz	r0, 800aa02 <_dtoa_r+0x6c2>
 800a9cc:	4642      	mov	r2, r8
 800a9ce:	464b      	mov	r3, r9
 800a9d0:	4630      	mov	r0, r6
 800a9d2:	4639      	mov	r1, r7
 800a9d4:	f7f6 f898 	bl	8000b08 <__aeabi_dcmpeq>
 800a9d8:	b110      	cbz	r0, 800a9e0 <_dtoa_r+0x6a0>
 800a9da:	f01a 0f01 	tst.w	sl, #1
 800a9de:	d110      	bne.n	800aa02 <_dtoa_r+0x6c2>
 800a9e0:	4620      	mov	r0, r4
 800a9e2:	ee18 1a10 	vmov	r1, s16
 800a9e6:	f000 fe87 	bl	800b6f8 <_Bfree>
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	9800      	ldr	r0, [sp, #0]
 800a9ee:	702b      	strb	r3, [r5, #0]
 800a9f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a9f2:	3001      	adds	r0, #1
 800a9f4:	6018      	str	r0, [r3, #0]
 800a9f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	f43f acf1 	beq.w	800a3e0 <_dtoa_r+0xa0>
 800a9fe:	601d      	str	r5, [r3, #0]
 800aa00:	e4ee      	b.n	800a3e0 <_dtoa_r+0xa0>
 800aa02:	9f00      	ldr	r7, [sp, #0]
 800aa04:	462b      	mov	r3, r5
 800aa06:	461d      	mov	r5, r3
 800aa08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aa0c:	2a39      	cmp	r2, #57	; 0x39
 800aa0e:	d106      	bne.n	800aa1e <_dtoa_r+0x6de>
 800aa10:	9a01      	ldr	r2, [sp, #4]
 800aa12:	429a      	cmp	r2, r3
 800aa14:	d1f7      	bne.n	800aa06 <_dtoa_r+0x6c6>
 800aa16:	9901      	ldr	r1, [sp, #4]
 800aa18:	2230      	movs	r2, #48	; 0x30
 800aa1a:	3701      	adds	r7, #1
 800aa1c:	700a      	strb	r2, [r1, #0]
 800aa1e:	781a      	ldrb	r2, [r3, #0]
 800aa20:	3201      	adds	r2, #1
 800aa22:	701a      	strb	r2, [r3, #0]
 800aa24:	e790      	b.n	800a948 <_dtoa_r+0x608>
 800aa26:	4ba6      	ldr	r3, [pc, #664]	; (800acc0 <_dtoa_r+0x980>)
 800aa28:	2200      	movs	r2, #0
 800aa2a:	f7f5 fe05 	bl	8000638 <__aeabi_dmul>
 800aa2e:	2200      	movs	r2, #0
 800aa30:	2300      	movs	r3, #0
 800aa32:	4606      	mov	r6, r0
 800aa34:	460f      	mov	r7, r1
 800aa36:	f7f6 f867 	bl	8000b08 <__aeabi_dcmpeq>
 800aa3a:	2800      	cmp	r0, #0
 800aa3c:	d09d      	beq.n	800a97a <_dtoa_r+0x63a>
 800aa3e:	e7cf      	b.n	800a9e0 <_dtoa_r+0x6a0>
 800aa40:	9a08      	ldr	r2, [sp, #32]
 800aa42:	2a00      	cmp	r2, #0
 800aa44:	f000 80d7 	beq.w	800abf6 <_dtoa_r+0x8b6>
 800aa48:	9a06      	ldr	r2, [sp, #24]
 800aa4a:	2a01      	cmp	r2, #1
 800aa4c:	f300 80ba 	bgt.w	800abc4 <_dtoa_r+0x884>
 800aa50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aa52:	2a00      	cmp	r2, #0
 800aa54:	f000 80b2 	beq.w	800abbc <_dtoa_r+0x87c>
 800aa58:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800aa5c:	9e07      	ldr	r6, [sp, #28]
 800aa5e:	9d04      	ldr	r5, [sp, #16]
 800aa60:	9a04      	ldr	r2, [sp, #16]
 800aa62:	441a      	add	r2, r3
 800aa64:	9204      	str	r2, [sp, #16]
 800aa66:	9a05      	ldr	r2, [sp, #20]
 800aa68:	2101      	movs	r1, #1
 800aa6a:	441a      	add	r2, r3
 800aa6c:	4620      	mov	r0, r4
 800aa6e:	9205      	str	r2, [sp, #20]
 800aa70:	f000 ff44 	bl	800b8fc <__i2b>
 800aa74:	4607      	mov	r7, r0
 800aa76:	2d00      	cmp	r5, #0
 800aa78:	dd0c      	ble.n	800aa94 <_dtoa_r+0x754>
 800aa7a:	9b05      	ldr	r3, [sp, #20]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	dd09      	ble.n	800aa94 <_dtoa_r+0x754>
 800aa80:	42ab      	cmp	r3, r5
 800aa82:	9a04      	ldr	r2, [sp, #16]
 800aa84:	bfa8      	it	ge
 800aa86:	462b      	movge	r3, r5
 800aa88:	1ad2      	subs	r2, r2, r3
 800aa8a:	9204      	str	r2, [sp, #16]
 800aa8c:	9a05      	ldr	r2, [sp, #20]
 800aa8e:	1aed      	subs	r5, r5, r3
 800aa90:	1ad3      	subs	r3, r2, r3
 800aa92:	9305      	str	r3, [sp, #20]
 800aa94:	9b07      	ldr	r3, [sp, #28]
 800aa96:	b31b      	cbz	r3, 800aae0 <_dtoa_r+0x7a0>
 800aa98:	9b08      	ldr	r3, [sp, #32]
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	f000 80af 	beq.w	800abfe <_dtoa_r+0x8be>
 800aaa0:	2e00      	cmp	r6, #0
 800aaa2:	dd13      	ble.n	800aacc <_dtoa_r+0x78c>
 800aaa4:	4639      	mov	r1, r7
 800aaa6:	4632      	mov	r2, r6
 800aaa8:	4620      	mov	r0, r4
 800aaaa:	f000 ffe7 	bl	800ba7c <__pow5mult>
 800aaae:	ee18 2a10 	vmov	r2, s16
 800aab2:	4601      	mov	r1, r0
 800aab4:	4607      	mov	r7, r0
 800aab6:	4620      	mov	r0, r4
 800aab8:	f000 ff36 	bl	800b928 <__multiply>
 800aabc:	ee18 1a10 	vmov	r1, s16
 800aac0:	4680      	mov	r8, r0
 800aac2:	4620      	mov	r0, r4
 800aac4:	f000 fe18 	bl	800b6f8 <_Bfree>
 800aac8:	ee08 8a10 	vmov	s16, r8
 800aacc:	9b07      	ldr	r3, [sp, #28]
 800aace:	1b9a      	subs	r2, r3, r6
 800aad0:	d006      	beq.n	800aae0 <_dtoa_r+0x7a0>
 800aad2:	ee18 1a10 	vmov	r1, s16
 800aad6:	4620      	mov	r0, r4
 800aad8:	f000 ffd0 	bl	800ba7c <__pow5mult>
 800aadc:	ee08 0a10 	vmov	s16, r0
 800aae0:	2101      	movs	r1, #1
 800aae2:	4620      	mov	r0, r4
 800aae4:	f000 ff0a 	bl	800b8fc <__i2b>
 800aae8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	4606      	mov	r6, r0
 800aaee:	f340 8088 	ble.w	800ac02 <_dtoa_r+0x8c2>
 800aaf2:	461a      	mov	r2, r3
 800aaf4:	4601      	mov	r1, r0
 800aaf6:	4620      	mov	r0, r4
 800aaf8:	f000 ffc0 	bl	800ba7c <__pow5mult>
 800aafc:	9b06      	ldr	r3, [sp, #24]
 800aafe:	2b01      	cmp	r3, #1
 800ab00:	4606      	mov	r6, r0
 800ab02:	f340 8081 	ble.w	800ac08 <_dtoa_r+0x8c8>
 800ab06:	f04f 0800 	mov.w	r8, #0
 800ab0a:	6933      	ldr	r3, [r6, #16]
 800ab0c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ab10:	6918      	ldr	r0, [r3, #16]
 800ab12:	f000 fea3 	bl	800b85c <__hi0bits>
 800ab16:	f1c0 0020 	rsb	r0, r0, #32
 800ab1a:	9b05      	ldr	r3, [sp, #20]
 800ab1c:	4418      	add	r0, r3
 800ab1e:	f010 001f 	ands.w	r0, r0, #31
 800ab22:	f000 8092 	beq.w	800ac4a <_dtoa_r+0x90a>
 800ab26:	f1c0 0320 	rsb	r3, r0, #32
 800ab2a:	2b04      	cmp	r3, #4
 800ab2c:	f340 808a 	ble.w	800ac44 <_dtoa_r+0x904>
 800ab30:	f1c0 001c 	rsb	r0, r0, #28
 800ab34:	9b04      	ldr	r3, [sp, #16]
 800ab36:	4403      	add	r3, r0
 800ab38:	9304      	str	r3, [sp, #16]
 800ab3a:	9b05      	ldr	r3, [sp, #20]
 800ab3c:	4403      	add	r3, r0
 800ab3e:	4405      	add	r5, r0
 800ab40:	9305      	str	r3, [sp, #20]
 800ab42:	9b04      	ldr	r3, [sp, #16]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	dd07      	ble.n	800ab58 <_dtoa_r+0x818>
 800ab48:	ee18 1a10 	vmov	r1, s16
 800ab4c:	461a      	mov	r2, r3
 800ab4e:	4620      	mov	r0, r4
 800ab50:	f000 ffee 	bl	800bb30 <__lshift>
 800ab54:	ee08 0a10 	vmov	s16, r0
 800ab58:	9b05      	ldr	r3, [sp, #20]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	dd05      	ble.n	800ab6a <_dtoa_r+0x82a>
 800ab5e:	4631      	mov	r1, r6
 800ab60:	461a      	mov	r2, r3
 800ab62:	4620      	mov	r0, r4
 800ab64:	f000 ffe4 	bl	800bb30 <__lshift>
 800ab68:	4606      	mov	r6, r0
 800ab6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d06e      	beq.n	800ac4e <_dtoa_r+0x90e>
 800ab70:	ee18 0a10 	vmov	r0, s16
 800ab74:	4631      	mov	r1, r6
 800ab76:	f001 f84b 	bl	800bc10 <__mcmp>
 800ab7a:	2800      	cmp	r0, #0
 800ab7c:	da67      	bge.n	800ac4e <_dtoa_r+0x90e>
 800ab7e:	9b00      	ldr	r3, [sp, #0]
 800ab80:	3b01      	subs	r3, #1
 800ab82:	ee18 1a10 	vmov	r1, s16
 800ab86:	9300      	str	r3, [sp, #0]
 800ab88:	220a      	movs	r2, #10
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	4620      	mov	r0, r4
 800ab8e:	f000 fdd5 	bl	800b73c <__multadd>
 800ab92:	9b08      	ldr	r3, [sp, #32]
 800ab94:	ee08 0a10 	vmov	s16, r0
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	f000 81b1 	beq.w	800af00 <_dtoa_r+0xbc0>
 800ab9e:	2300      	movs	r3, #0
 800aba0:	4639      	mov	r1, r7
 800aba2:	220a      	movs	r2, #10
 800aba4:	4620      	mov	r0, r4
 800aba6:	f000 fdc9 	bl	800b73c <__multadd>
 800abaa:	9b02      	ldr	r3, [sp, #8]
 800abac:	2b00      	cmp	r3, #0
 800abae:	4607      	mov	r7, r0
 800abb0:	f300 808e 	bgt.w	800acd0 <_dtoa_r+0x990>
 800abb4:	9b06      	ldr	r3, [sp, #24]
 800abb6:	2b02      	cmp	r3, #2
 800abb8:	dc51      	bgt.n	800ac5e <_dtoa_r+0x91e>
 800abba:	e089      	b.n	800acd0 <_dtoa_r+0x990>
 800abbc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800abbe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800abc2:	e74b      	b.n	800aa5c <_dtoa_r+0x71c>
 800abc4:	9b03      	ldr	r3, [sp, #12]
 800abc6:	1e5e      	subs	r6, r3, #1
 800abc8:	9b07      	ldr	r3, [sp, #28]
 800abca:	42b3      	cmp	r3, r6
 800abcc:	bfbf      	itttt	lt
 800abce:	9b07      	ldrlt	r3, [sp, #28]
 800abd0:	9607      	strlt	r6, [sp, #28]
 800abd2:	1af2      	sublt	r2, r6, r3
 800abd4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800abd6:	bfb6      	itet	lt
 800abd8:	189b      	addlt	r3, r3, r2
 800abda:	1b9e      	subge	r6, r3, r6
 800abdc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800abde:	9b03      	ldr	r3, [sp, #12]
 800abe0:	bfb8      	it	lt
 800abe2:	2600      	movlt	r6, #0
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	bfb7      	itett	lt
 800abe8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800abec:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800abf0:	1a9d      	sublt	r5, r3, r2
 800abf2:	2300      	movlt	r3, #0
 800abf4:	e734      	b.n	800aa60 <_dtoa_r+0x720>
 800abf6:	9e07      	ldr	r6, [sp, #28]
 800abf8:	9d04      	ldr	r5, [sp, #16]
 800abfa:	9f08      	ldr	r7, [sp, #32]
 800abfc:	e73b      	b.n	800aa76 <_dtoa_r+0x736>
 800abfe:	9a07      	ldr	r2, [sp, #28]
 800ac00:	e767      	b.n	800aad2 <_dtoa_r+0x792>
 800ac02:	9b06      	ldr	r3, [sp, #24]
 800ac04:	2b01      	cmp	r3, #1
 800ac06:	dc18      	bgt.n	800ac3a <_dtoa_r+0x8fa>
 800ac08:	f1ba 0f00 	cmp.w	sl, #0
 800ac0c:	d115      	bne.n	800ac3a <_dtoa_r+0x8fa>
 800ac0e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ac12:	b993      	cbnz	r3, 800ac3a <_dtoa_r+0x8fa>
 800ac14:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ac18:	0d1b      	lsrs	r3, r3, #20
 800ac1a:	051b      	lsls	r3, r3, #20
 800ac1c:	b183      	cbz	r3, 800ac40 <_dtoa_r+0x900>
 800ac1e:	9b04      	ldr	r3, [sp, #16]
 800ac20:	3301      	adds	r3, #1
 800ac22:	9304      	str	r3, [sp, #16]
 800ac24:	9b05      	ldr	r3, [sp, #20]
 800ac26:	3301      	adds	r3, #1
 800ac28:	9305      	str	r3, [sp, #20]
 800ac2a:	f04f 0801 	mov.w	r8, #1
 800ac2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	f47f af6a 	bne.w	800ab0a <_dtoa_r+0x7ca>
 800ac36:	2001      	movs	r0, #1
 800ac38:	e76f      	b.n	800ab1a <_dtoa_r+0x7da>
 800ac3a:	f04f 0800 	mov.w	r8, #0
 800ac3e:	e7f6      	b.n	800ac2e <_dtoa_r+0x8ee>
 800ac40:	4698      	mov	r8, r3
 800ac42:	e7f4      	b.n	800ac2e <_dtoa_r+0x8ee>
 800ac44:	f43f af7d 	beq.w	800ab42 <_dtoa_r+0x802>
 800ac48:	4618      	mov	r0, r3
 800ac4a:	301c      	adds	r0, #28
 800ac4c:	e772      	b.n	800ab34 <_dtoa_r+0x7f4>
 800ac4e:	9b03      	ldr	r3, [sp, #12]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	dc37      	bgt.n	800acc4 <_dtoa_r+0x984>
 800ac54:	9b06      	ldr	r3, [sp, #24]
 800ac56:	2b02      	cmp	r3, #2
 800ac58:	dd34      	ble.n	800acc4 <_dtoa_r+0x984>
 800ac5a:	9b03      	ldr	r3, [sp, #12]
 800ac5c:	9302      	str	r3, [sp, #8]
 800ac5e:	9b02      	ldr	r3, [sp, #8]
 800ac60:	b96b      	cbnz	r3, 800ac7e <_dtoa_r+0x93e>
 800ac62:	4631      	mov	r1, r6
 800ac64:	2205      	movs	r2, #5
 800ac66:	4620      	mov	r0, r4
 800ac68:	f000 fd68 	bl	800b73c <__multadd>
 800ac6c:	4601      	mov	r1, r0
 800ac6e:	4606      	mov	r6, r0
 800ac70:	ee18 0a10 	vmov	r0, s16
 800ac74:	f000 ffcc 	bl	800bc10 <__mcmp>
 800ac78:	2800      	cmp	r0, #0
 800ac7a:	f73f adbb 	bgt.w	800a7f4 <_dtoa_r+0x4b4>
 800ac7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac80:	9d01      	ldr	r5, [sp, #4]
 800ac82:	43db      	mvns	r3, r3
 800ac84:	9300      	str	r3, [sp, #0]
 800ac86:	f04f 0800 	mov.w	r8, #0
 800ac8a:	4631      	mov	r1, r6
 800ac8c:	4620      	mov	r0, r4
 800ac8e:	f000 fd33 	bl	800b6f8 <_Bfree>
 800ac92:	2f00      	cmp	r7, #0
 800ac94:	f43f aea4 	beq.w	800a9e0 <_dtoa_r+0x6a0>
 800ac98:	f1b8 0f00 	cmp.w	r8, #0
 800ac9c:	d005      	beq.n	800acaa <_dtoa_r+0x96a>
 800ac9e:	45b8      	cmp	r8, r7
 800aca0:	d003      	beq.n	800acaa <_dtoa_r+0x96a>
 800aca2:	4641      	mov	r1, r8
 800aca4:	4620      	mov	r0, r4
 800aca6:	f000 fd27 	bl	800b6f8 <_Bfree>
 800acaa:	4639      	mov	r1, r7
 800acac:	4620      	mov	r0, r4
 800acae:	f000 fd23 	bl	800b6f8 <_Bfree>
 800acb2:	e695      	b.n	800a9e0 <_dtoa_r+0x6a0>
 800acb4:	2600      	movs	r6, #0
 800acb6:	4637      	mov	r7, r6
 800acb8:	e7e1      	b.n	800ac7e <_dtoa_r+0x93e>
 800acba:	9700      	str	r7, [sp, #0]
 800acbc:	4637      	mov	r7, r6
 800acbe:	e599      	b.n	800a7f4 <_dtoa_r+0x4b4>
 800acc0:	40240000 	.word	0x40240000
 800acc4:	9b08      	ldr	r3, [sp, #32]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	f000 80ca 	beq.w	800ae60 <_dtoa_r+0xb20>
 800accc:	9b03      	ldr	r3, [sp, #12]
 800acce:	9302      	str	r3, [sp, #8]
 800acd0:	2d00      	cmp	r5, #0
 800acd2:	dd05      	ble.n	800ace0 <_dtoa_r+0x9a0>
 800acd4:	4639      	mov	r1, r7
 800acd6:	462a      	mov	r2, r5
 800acd8:	4620      	mov	r0, r4
 800acda:	f000 ff29 	bl	800bb30 <__lshift>
 800acde:	4607      	mov	r7, r0
 800ace0:	f1b8 0f00 	cmp.w	r8, #0
 800ace4:	d05b      	beq.n	800ad9e <_dtoa_r+0xa5e>
 800ace6:	6879      	ldr	r1, [r7, #4]
 800ace8:	4620      	mov	r0, r4
 800acea:	f000 fcc5 	bl	800b678 <_Balloc>
 800acee:	4605      	mov	r5, r0
 800acf0:	b928      	cbnz	r0, 800acfe <_dtoa_r+0x9be>
 800acf2:	4b87      	ldr	r3, [pc, #540]	; (800af10 <_dtoa_r+0xbd0>)
 800acf4:	4602      	mov	r2, r0
 800acf6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800acfa:	f7ff bb3b 	b.w	800a374 <_dtoa_r+0x34>
 800acfe:	693a      	ldr	r2, [r7, #16]
 800ad00:	3202      	adds	r2, #2
 800ad02:	0092      	lsls	r2, r2, #2
 800ad04:	f107 010c 	add.w	r1, r7, #12
 800ad08:	300c      	adds	r0, #12
 800ad0a:	f000 fca7 	bl	800b65c <memcpy>
 800ad0e:	2201      	movs	r2, #1
 800ad10:	4629      	mov	r1, r5
 800ad12:	4620      	mov	r0, r4
 800ad14:	f000 ff0c 	bl	800bb30 <__lshift>
 800ad18:	9b01      	ldr	r3, [sp, #4]
 800ad1a:	f103 0901 	add.w	r9, r3, #1
 800ad1e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800ad22:	4413      	add	r3, r2
 800ad24:	9305      	str	r3, [sp, #20]
 800ad26:	f00a 0301 	and.w	r3, sl, #1
 800ad2a:	46b8      	mov	r8, r7
 800ad2c:	9304      	str	r3, [sp, #16]
 800ad2e:	4607      	mov	r7, r0
 800ad30:	4631      	mov	r1, r6
 800ad32:	ee18 0a10 	vmov	r0, s16
 800ad36:	f7ff fa75 	bl	800a224 <quorem>
 800ad3a:	4641      	mov	r1, r8
 800ad3c:	9002      	str	r0, [sp, #8]
 800ad3e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ad42:	ee18 0a10 	vmov	r0, s16
 800ad46:	f000 ff63 	bl	800bc10 <__mcmp>
 800ad4a:	463a      	mov	r2, r7
 800ad4c:	9003      	str	r0, [sp, #12]
 800ad4e:	4631      	mov	r1, r6
 800ad50:	4620      	mov	r0, r4
 800ad52:	f000 ff79 	bl	800bc48 <__mdiff>
 800ad56:	68c2      	ldr	r2, [r0, #12]
 800ad58:	f109 3bff 	add.w	fp, r9, #4294967295
 800ad5c:	4605      	mov	r5, r0
 800ad5e:	bb02      	cbnz	r2, 800ada2 <_dtoa_r+0xa62>
 800ad60:	4601      	mov	r1, r0
 800ad62:	ee18 0a10 	vmov	r0, s16
 800ad66:	f000 ff53 	bl	800bc10 <__mcmp>
 800ad6a:	4602      	mov	r2, r0
 800ad6c:	4629      	mov	r1, r5
 800ad6e:	4620      	mov	r0, r4
 800ad70:	9207      	str	r2, [sp, #28]
 800ad72:	f000 fcc1 	bl	800b6f8 <_Bfree>
 800ad76:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800ad7a:	ea43 0102 	orr.w	r1, r3, r2
 800ad7e:	9b04      	ldr	r3, [sp, #16]
 800ad80:	430b      	orrs	r3, r1
 800ad82:	464d      	mov	r5, r9
 800ad84:	d10f      	bne.n	800ada6 <_dtoa_r+0xa66>
 800ad86:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ad8a:	d02a      	beq.n	800ade2 <_dtoa_r+0xaa2>
 800ad8c:	9b03      	ldr	r3, [sp, #12]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	dd02      	ble.n	800ad98 <_dtoa_r+0xa58>
 800ad92:	9b02      	ldr	r3, [sp, #8]
 800ad94:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800ad98:	f88b a000 	strb.w	sl, [fp]
 800ad9c:	e775      	b.n	800ac8a <_dtoa_r+0x94a>
 800ad9e:	4638      	mov	r0, r7
 800ada0:	e7ba      	b.n	800ad18 <_dtoa_r+0x9d8>
 800ada2:	2201      	movs	r2, #1
 800ada4:	e7e2      	b.n	800ad6c <_dtoa_r+0xa2c>
 800ada6:	9b03      	ldr	r3, [sp, #12]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	db04      	blt.n	800adb6 <_dtoa_r+0xa76>
 800adac:	9906      	ldr	r1, [sp, #24]
 800adae:	430b      	orrs	r3, r1
 800adb0:	9904      	ldr	r1, [sp, #16]
 800adb2:	430b      	orrs	r3, r1
 800adb4:	d122      	bne.n	800adfc <_dtoa_r+0xabc>
 800adb6:	2a00      	cmp	r2, #0
 800adb8:	ddee      	ble.n	800ad98 <_dtoa_r+0xa58>
 800adba:	ee18 1a10 	vmov	r1, s16
 800adbe:	2201      	movs	r2, #1
 800adc0:	4620      	mov	r0, r4
 800adc2:	f000 feb5 	bl	800bb30 <__lshift>
 800adc6:	4631      	mov	r1, r6
 800adc8:	ee08 0a10 	vmov	s16, r0
 800adcc:	f000 ff20 	bl	800bc10 <__mcmp>
 800add0:	2800      	cmp	r0, #0
 800add2:	dc03      	bgt.n	800addc <_dtoa_r+0xa9c>
 800add4:	d1e0      	bne.n	800ad98 <_dtoa_r+0xa58>
 800add6:	f01a 0f01 	tst.w	sl, #1
 800adda:	d0dd      	beq.n	800ad98 <_dtoa_r+0xa58>
 800addc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ade0:	d1d7      	bne.n	800ad92 <_dtoa_r+0xa52>
 800ade2:	2339      	movs	r3, #57	; 0x39
 800ade4:	f88b 3000 	strb.w	r3, [fp]
 800ade8:	462b      	mov	r3, r5
 800adea:	461d      	mov	r5, r3
 800adec:	3b01      	subs	r3, #1
 800adee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800adf2:	2a39      	cmp	r2, #57	; 0x39
 800adf4:	d071      	beq.n	800aeda <_dtoa_r+0xb9a>
 800adf6:	3201      	adds	r2, #1
 800adf8:	701a      	strb	r2, [r3, #0]
 800adfa:	e746      	b.n	800ac8a <_dtoa_r+0x94a>
 800adfc:	2a00      	cmp	r2, #0
 800adfe:	dd07      	ble.n	800ae10 <_dtoa_r+0xad0>
 800ae00:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ae04:	d0ed      	beq.n	800ade2 <_dtoa_r+0xaa2>
 800ae06:	f10a 0301 	add.w	r3, sl, #1
 800ae0a:	f88b 3000 	strb.w	r3, [fp]
 800ae0e:	e73c      	b.n	800ac8a <_dtoa_r+0x94a>
 800ae10:	9b05      	ldr	r3, [sp, #20]
 800ae12:	f809 ac01 	strb.w	sl, [r9, #-1]
 800ae16:	4599      	cmp	r9, r3
 800ae18:	d047      	beq.n	800aeaa <_dtoa_r+0xb6a>
 800ae1a:	ee18 1a10 	vmov	r1, s16
 800ae1e:	2300      	movs	r3, #0
 800ae20:	220a      	movs	r2, #10
 800ae22:	4620      	mov	r0, r4
 800ae24:	f000 fc8a 	bl	800b73c <__multadd>
 800ae28:	45b8      	cmp	r8, r7
 800ae2a:	ee08 0a10 	vmov	s16, r0
 800ae2e:	f04f 0300 	mov.w	r3, #0
 800ae32:	f04f 020a 	mov.w	r2, #10
 800ae36:	4641      	mov	r1, r8
 800ae38:	4620      	mov	r0, r4
 800ae3a:	d106      	bne.n	800ae4a <_dtoa_r+0xb0a>
 800ae3c:	f000 fc7e 	bl	800b73c <__multadd>
 800ae40:	4680      	mov	r8, r0
 800ae42:	4607      	mov	r7, r0
 800ae44:	f109 0901 	add.w	r9, r9, #1
 800ae48:	e772      	b.n	800ad30 <_dtoa_r+0x9f0>
 800ae4a:	f000 fc77 	bl	800b73c <__multadd>
 800ae4e:	4639      	mov	r1, r7
 800ae50:	4680      	mov	r8, r0
 800ae52:	2300      	movs	r3, #0
 800ae54:	220a      	movs	r2, #10
 800ae56:	4620      	mov	r0, r4
 800ae58:	f000 fc70 	bl	800b73c <__multadd>
 800ae5c:	4607      	mov	r7, r0
 800ae5e:	e7f1      	b.n	800ae44 <_dtoa_r+0xb04>
 800ae60:	9b03      	ldr	r3, [sp, #12]
 800ae62:	9302      	str	r3, [sp, #8]
 800ae64:	9d01      	ldr	r5, [sp, #4]
 800ae66:	ee18 0a10 	vmov	r0, s16
 800ae6a:	4631      	mov	r1, r6
 800ae6c:	f7ff f9da 	bl	800a224 <quorem>
 800ae70:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ae74:	9b01      	ldr	r3, [sp, #4]
 800ae76:	f805 ab01 	strb.w	sl, [r5], #1
 800ae7a:	1aea      	subs	r2, r5, r3
 800ae7c:	9b02      	ldr	r3, [sp, #8]
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	dd09      	ble.n	800ae96 <_dtoa_r+0xb56>
 800ae82:	ee18 1a10 	vmov	r1, s16
 800ae86:	2300      	movs	r3, #0
 800ae88:	220a      	movs	r2, #10
 800ae8a:	4620      	mov	r0, r4
 800ae8c:	f000 fc56 	bl	800b73c <__multadd>
 800ae90:	ee08 0a10 	vmov	s16, r0
 800ae94:	e7e7      	b.n	800ae66 <_dtoa_r+0xb26>
 800ae96:	9b02      	ldr	r3, [sp, #8]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	bfc8      	it	gt
 800ae9c:	461d      	movgt	r5, r3
 800ae9e:	9b01      	ldr	r3, [sp, #4]
 800aea0:	bfd8      	it	le
 800aea2:	2501      	movle	r5, #1
 800aea4:	441d      	add	r5, r3
 800aea6:	f04f 0800 	mov.w	r8, #0
 800aeaa:	ee18 1a10 	vmov	r1, s16
 800aeae:	2201      	movs	r2, #1
 800aeb0:	4620      	mov	r0, r4
 800aeb2:	f000 fe3d 	bl	800bb30 <__lshift>
 800aeb6:	4631      	mov	r1, r6
 800aeb8:	ee08 0a10 	vmov	s16, r0
 800aebc:	f000 fea8 	bl	800bc10 <__mcmp>
 800aec0:	2800      	cmp	r0, #0
 800aec2:	dc91      	bgt.n	800ade8 <_dtoa_r+0xaa8>
 800aec4:	d102      	bne.n	800aecc <_dtoa_r+0xb8c>
 800aec6:	f01a 0f01 	tst.w	sl, #1
 800aeca:	d18d      	bne.n	800ade8 <_dtoa_r+0xaa8>
 800aecc:	462b      	mov	r3, r5
 800aece:	461d      	mov	r5, r3
 800aed0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aed4:	2a30      	cmp	r2, #48	; 0x30
 800aed6:	d0fa      	beq.n	800aece <_dtoa_r+0xb8e>
 800aed8:	e6d7      	b.n	800ac8a <_dtoa_r+0x94a>
 800aeda:	9a01      	ldr	r2, [sp, #4]
 800aedc:	429a      	cmp	r2, r3
 800aede:	d184      	bne.n	800adea <_dtoa_r+0xaaa>
 800aee0:	9b00      	ldr	r3, [sp, #0]
 800aee2:	3301      	adds	r3, #1
 800aee4:	9300      	str	r3, [sp, #0]
 800aee6:	2331      	movs	r3, #49	; 0x31
 800aee8:	7013      	strb	r3, [r2, #0]
 800aeea:	e6ce      	b.n	800ac8a <_dtoa_r+0x94a>
 800aeec:	4b09      	ldr	r3, [pc, #36]	; (800af14 <_dtoa_r+0xbd4>)
 800aeee:	f7ff ba95 	b.w	800a41c <_dtoa_r+0xdc>
 800aef2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	f47f aa6e 	bne.w	800a3d6 <_dtoa_r+0x96>
 800aefa:	4b07      	ldr	r3, [pc, #28]	; (800af18 <_dtoa_r+0xbd8>)
 800aefc:	f7ff ba8e 	b.w	800a41c <_dtoa_r+0xdc>
 800af00:	9b02      	ldr	r3, [sp, #8]
 800af02:	2b00      	cmp	r3, #0
 800af04:	dcae      	bgt.n	800ae64 <_dtoa_r+0xb24>
 800af06:	9b06      	ldr	r3, [sp, #24]
 800af08:	2b02      	cmp	r3, #2
 800af0a:	f73f aea8 	bgt.w	800ac5e <_dtoa_r+0x91e>
 800af0e:	e7a9      	b.n	800ae64 <_dtoa_r+0xb24>
 800af10:	0800da30 	.word	0x0800da30
 800af14:	0800dc29 	.word	0x0800dc29
 800af18:	0800d9b1 	.word	0x0800d9b1

0800af1c <rshift>:
 800af1c:	6903      	ldr	r3, [r0, #16]
 800af1e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800af22:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800af26:	ea4f 1261 	mov.w	r2, r1, asr #5
 800af2a:	f100 0414 	add.w	r4, r0, #20
 800af2e:	dd45      	ble.n	800afbc <rshift+0xa0>
 800af30:	f011 011f 	ands.w	r1, r1, #31
 800af34:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800af38:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800af3c:	d10c      	bne.n	800af58 <rshift+0x3c>
 800af3e:	f100 0710 	add.w	r7, r0, #16
 800af42:	4629      	mov	r1, r5
 800af44:	42b1      	cmp	r1, r6
 800af46:	d334      	bcc.n	800afb2 <rshift+0x96>
 800af48:	1a9b      	subs	r3, r3, r2
 800af4a:	009b      	lsls	r3, r3, #2
 800af4c:	1eea      	subs	r2, r5, #3
 800af4e:	4296      	cmp	r6, r2
 800af50:	bf38      	it	cc
 800af52:	2300      	movcc	r3, #0
 800af54:	4423      	add	r3, r4
 800af56:	e015      	b.n	800af84 <rshift+0x68>
 800af58:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800af5c:	f1c1 0820 	rsb	r8, r1, #32
 800af60:	40cf      	lsrs	r7, r1
 800af62:	f105 0e04 	add.w	lr, r5, #4
 800af66:	46a1      	mov	r9, r4
 800af68:	4576      	cmp	r6, lr
 800af6a:	46f4      	mov	ip, lr
 800af6c:	d815      	bhi.n	800af9a <rshift+0x7e>
 800af6e:	1a9a      	subs	r2, r3, r2
 800af70:	0092      	lsls	r2, r2, #2
 800af72:	3a04      	subs	r2, #4
 800af74:	3501      	adds	r5, #1
 800af76:	42ae      	cmp	r6, r5
 800af78:	bf38      	it	cc
 800af7a:	2200      	movcc	r2, #0
 800af7c:	18a3      	adds	r3, r4, r2
 800af7e:	50a7      	str	r7, [r4, r2]
 800af80:	b107      	cbz	r7, 800af84 <rshift+0x68>
 800af82:	3304      	adds	r3, #4
 800af84:	1b1a      	subs	r2, r3, r4
 800af86:	42a3      	cmp	r3, r4
 800af88:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800af8c:	bf08      	it	eq
 800af8e:	2300      	moveq	r3, #0
 800af90:	6102      	str	r2, [r0, #16]
 800af92:	bf08      	it	eq
 800af94:	6143      	streq	r3, [r0, #20]
 800af96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af9a:	f8dc c000 	ldr.w	ip, [ip]
 800af9e:	fa0c fc08 	lsl.w	ip, ip, r8
 800afa2:	ea4c 0707 	orr.w	r7, ip, r7
 800afa6:	f849 7b04 	str.w	r7, [r9], #4
 800afaa:	f85e 7b04 	ldr.w	r7, [lr], #4
 800afae:	40cf      	lsrs	r7, r1
 800afb0:	e7da      	b.n	800af68 <rshift+0x4c>
 800afb2:	f851 cb04 	ldr.w	ip, [r1], #4
 800afb6:	f847 cf04 	str.w	ip, [r7, #4]!
 800afba:	e7c3      	b.n	800af44 <rshift+0x28>
 800afbc:	4623      	mov	r3, r4
 800afbe:	e7e1      	b.n	800af84 <rshift+0x68>

0800afc0 <__hexdig_fun>:
 800afc0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800afc4:	2b09      	cmp	r3, #9
 800afc6:	d802      	bhi.n	800afce <__hexdig_fun+0xe>
 800afc8:	3820      	subs	r0, #32
 800afca:	b2c0      	uxtb	r0, r0
 800afcc:	4770      	bx	lr
 800afce:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800afd2:	2b05      	cmp	r3, #5
 800afd4:	d801      	bhi.n	800afda <__hexdig_fun+0x1a>
 800afd6:	3847      	subs	r0, #71	; 0x47
 800afd8:	e7f7      	b.n	800afca <__hexdig_fun+0xa>
 800afda:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800afde:	2b05      	cmp	r3, #5
 800afe0:	d801      	bhi.n	800afe6 <__hexdig_fun+0x26>
 800afe2:	3827      	subs	r0, #39	; 0x27
 800afe4:	e7f1      	b.n	800afca <__hexdig_fun+0xa>
 800afe6:	2000      	movs	r0, #0
 800afe8:	4770      	bx	lr
	...

0800afec <__gethex>:
 800afec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aff0:	ed2d 8b02 	vpush	{d8}
 800aff4:	b089      	sub	sp, #36	; 0x24
 800aff6:	ee08 0a10 	vmov	s16, r0
 800affa:	9304      	str	r3, [sp, #16]
 800affc:	4bb4      	ldr	r3, [pc, #720]	; (800b2d0 <__gethex+0x2e4>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	9301      	str	r3, [sp, #4]
 800b002:	4618      	mov	r0, r3
 800b004:	468b      	mov	fp, r1
 800b006:	4690      	mov	r8, r2
 800b008:	f7f5 f902 	bl	8000210 <strlen>
 800b00c:	9b01      	ldr	r3, [sp, #4]
 800b00e:	f8db 2000 	ldr.w	r2, [fp]
 800b012:	4403      	add	r3, r0
 800b014:	4682      	mov	sl, r0
 800b016:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b01a:	9305      	str	r3, [sp, #20]
 800b01c:	1c93      	adds	r3, r2, #2
 800b01e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b022:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b026:	32fe      	adds	r2, #254	; 0xfe
 800b028:	18d1      	adds	r1, r2, r3
 800b02a:	461f      	mov	r7, r3
 800b02c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b030:	9100      	str	r1, [sp, #0]
 800b032:	2830      	cmp	r0, #48	; 0x30
 800b034:	d0f8      	beq.n	800b028 <__gethex+0x3c>
 800b036:	f7ff ffc3 	bl	800afc0 <__hexdig_fun>
 800b03a:	4604      	mov	r4, r0
 800b03c:	2800      	cmp	r0, #0
 800b03e:	d13a      	bne.n	800b0b6 <__gethex+0xca>
 800b040:	9901      	ldr	r1, [sp, #4]
 800b042:	4652      	mov	r2, sl
 800b044:	4638      	mov	r0, r7
 800b046:	f7fe fa0a 	bl	800945e <strncmp>
 800b04a:	4605      	mov	r5, r0
 800b04c:	2800      	cmp	r0, #0
 800b04e:	d168      	bne.n	800b122 <__gethex+0x136>
 800b050:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b054:	eb07 060a 	add.w	r6, r7, sl
 800b058:	f7ff ffb2 	bl	800afc0 <__hexdig_fun>
 800b05c:	2800      	cmp	r0, #0
 800b05e:	d062      	beq.n	800b126 <__gethex+0x13a>
 800b060:	4633      	mov	r3, r6
 800b062:	7818      	ldrb	r0, [r3, #0]
 800b064:	2830      	cmp	r0, #48	; 0x30
 800b066:	461f      	mov	r7, r3
 800b068:	f103 0301 	add.w	r3, r3, #1
 800b06c:	d0f9      	beq.n	800b062 <__gethex+0x76>
 800b06e:	f7ff ffa7 	bl	800afc0 <__hexdig_fun>
 800b072:	2301      	movs	r3, #1
 800b074:	fab0 f480 	clz	r4, r0
 800b078:	0964      	lsrs	r4, r4, #5
 800b07a:	4635      	mov	r5, r6
 800b07c:	9300      	str	r3, [sp, #0]
 800b07e:	463a      	mov	r2, r7
 800b080:	4616      	mov	r6, r2
 800b082:	3201      	adds	r2, #1
 800b084:	7830      	ldrb	r0, [r6, #0]
 800b086:	f7ff ff9b 	bl	800afc0 <__hexdig_fun>
 800b08a:	2800      	cmp	r0, #0
 800b08c:	d1f8      	bne.n	800b080 <__gethex+0x94>
 800b08e:	9901      	ldr	r1, [sp, #4]
 800b090:	4652      	mov	r2, sl
 800b092:	4630      	mov	r0, r6
 800b094:	f7fe f9e3 	bl	800945e <strncmp>
 800b098:	b980      	cbnz	r0, 800b0bc <__gethex+0xd0>
 800b09a:	b94d      	cbnz	r5, 800b0b0 <__gethex+0xc4>
 800b09c:	eb06 050a 	add.w	r5, r6, sl
 800b0a0:	462a      	mov	r2, r5
 800b0a2:	4616      	mov	r6, r2
 800b0a4:	3201      	adds	r2, #1
 800b0a6:	7830      	ldrb	r0, [r6, #0]
 800b0a8:	f7ff ff8a 	bl	800afc0 <__hexdig_fun>
 800b0ac:	2800      	cmp	r0, #0
 800b0ae:	d1f8      	bne.n	800b0a2 <__gethex+0xb6>
 800b0b0:	1bad      	subs	r5, r5, r6
 800b0b2:	00ad      	lsls	r5, r5, #2
 800b0b4:	e004      	b.n	800b0c0 <__gethex+0xd4>
 800b0b6:	2400      	movs	r4, #0
 800b0b8:	4625      	mov	r5, r4
 800b0ba:	e7e0      	b.n	800b07e <__gethex+0x92>
 800b0bc:	2d00      	cmp	r5, #0
 800b0be:	d1f7      	bne.n	800b0b0 <__gethex+0xc4>
 800b0c0:	7833      	ldrb	r3, [r6, #0]
 800b0c2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b0c6:	2b50      	cmp	r3, #80	; 0x50
 800b0c8:	d13b      	bne.n	800b142 <__gethex+0x156>
 800b0ca:	7873      	ldrb	r3, [r6, #1]
 800b0cc:	2b2b      	cmp	r3, #43	; 0x2b
 800b0ce:	d02c      	beq.n	800b12a <__gethex+0x13e>
 800b0d0:	2b2d      	cmp	r3, #45	; 0x2d
 800b0d2:	d02e      	beq.n	800b132 <__gethex+0x146>
 800b0d4:	1c71      	adds	r1, r6, #1
 800b0d6:	f04f 0900 	mov.w	r9, #0
 800b0da:	7808      	ldrb	r0, [r1, #0]
 800b0dc:	f7ff ff70 	bl	800afc0 <__hexdig_fun>
 800b0e0:	1e43      	subs	r3, r0, #1
 800b0e2:	b2db      	uxtb	r3, r3
 800b0e4:	2b18      	cmp	r3, #24
 800b0e6:	d82c      	bhi.n	800b142 <__gethex+0x156>
 800b0e8:	f1a0 0210 	sub.w	r2, r0, #16
 800b0ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b0f0:	f7ff ff66 	bl	800afc0 <__hexdig_fun>
 800b0f4:	1e43      	subs	r3, r0, #1
 800b0f6:	b2db      	uxtb	r3, r3
 800b0f8:	2b18      	cmp	r3, #24
 800b0fa:	d91d      	bls.n	800b138 <__gethex+0x14c>
 800b0fc:	f1b9 0f00 	cmp.w	r9, #0
 800b100:	d000      	beq.n	800b104 <__gethex+0x118>
 800b102:	4252      	negs	r2, r2
 800b104:	4415      	add	r5, r2
 800b106:	f8cb 1000 	str.w	r1, [fp]
 800b10a:	b1e4      	cbz	r4, 800b146 <__gethex+0x15a>
 800b10c:	9b00      	ldr	r3, [sp, #0]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	bf14      	ite	ne
 800b112:	2700      	movne	r7, #0
 800b114:	2706      	moveq	r7, #6
 800b116:	4638      	mov	r0, r7
 800b118:	b009      	add	sp, #36	; 0x24
 800b11a:	ecbd 8b02 	vpop	{d8}
 800b11e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b122:	463e      	mov	r6, r7
 800b124:	4625      	mov	r5, r4
 800b126:	2401      	movs	r4, #1
 800b128:	e7ca      	b.n	800b0c0 <__gethex+0xd4>
 800b12a:	f04f 0900 	mov.w	r9, #0
 800b12e:	1cb1      	adds	r1, r6, #2
 800b130:	e7d3      	b.n	800b0da <__gethex+0xee>
 800b132:	f04f 0901 	mov.w	r9, #1
 800b136:	e7fa      	b.n	800b12e <__gethex+0x142>
 800b138:	230a      	movs	r3, #10
 800b13a:	fb03 0202 	mla	r2, r3, r2, r0
 800b13e:	3a10      	subs	r2, #16
 800b140:	e7d4      	b.n	800b0ec <__gethex+0x100>
 800b142:	4631      	mov	r1, r6
 800b144:	e7df      	b.n	800b106 <__gethex+0x11a>
 800b146:	1bf3      	subs	r3, r6, r7
 800b148:	3b01      	subs	r3, #1
 800b14a:	4621      	mov	r1, r4
 800b14c:	2b07      	cmp	r3, #7
 800b14e:	dc0b      	bgt.n	800b168 <__gethex+0x17c>
 800b150:	ee18 0a10 	vmov	r0, s16
 800b154:	f000 fa90 	bl	800b678 <_Balloc>
 800b158:	4604      	mov	r4, r0
 800b15a:	b940      	cbnz	r0, 800b16e <__gethex+0x182>
 800b15c:	4b5d      	ldr	r3, [pc, #372]	; (800b2d4 <__gethex+0x2e8>)
 800b15e:	4602      	mov	r2, r0
 800b160:	21de      	movs	r1, #222	; 0xde
 800b162:	485d      	ldr	r0, [pc, #372]	; (800b2d8 <__gethex+0x2ec>)
 800b164:	f001 fde0 	bl	800cd28 <__assert_func>
 800b168:	3101      	adds	r1, #1
 800b16a:	105b      	asrs	r3, r3, #1
 800b16c:	e7ee      	b.n	800b14c <__gethex+0x160>
 800b16e:	f100 0914 	add.w	r9, r0, #20
 800b172:	f04f 0b00 	mov.w	fp, #0
 800b176:	f1ca 0301 	rsb	r3, sl, #1
 800b17a:	f8cd 9008 	str.w	r9, [sp, #8]
 800b17e:	f8cd b000 	str.w	fp, [sp]
 800b182:	9306      	str	r3, [sp, #24]
 800b184:	42b7      	cmp	r7, r6
 800b186:	d340      	bcc.n	800b20a <__gethex+0x21e>
 800b188:	9802      	ldr	r0, [sp, #8]
 800b18a:	9b00      	ldr	r3, [sp, #0]
 800b18c:	f840 3b04 	str.w	r3, [r0], #4
 800b190:	eba0 0009 	sub.w	r0, r0, r9
 800b194:	1080      	asrs	r0, r0, #2
 800b196:	0146      	lsls	r6, r0, #5
 800b198:	6120      	str	r0, [r4, #16]
 800b19a:	4618      	mov	r0, r3
 800b19c:	f000 fb5e 	bl	800b85c <__hi0bits>
 800b1a0:	1a30      	subs	r0, r6, r0
 800b1a2:	f8d8 6000 	ldr.w	r6, [r8]
 800b1a6:	42b0      	cmp	r0, r6
 800b1a8:	dd63      	ble.n	800b272 <__gethex+0x286>
 800b1aa:	1b87      	subs	r7, r0, r6
 800b1ac:	4639      	mov	r1, r7
 800b1ae:	4620      	mov	r0, r4
 800b1b0:	f000 ff02 	bl	800bfb8 <__any_on>
 800b1b4:	4682      	mov	sl, r0
 800b1b6:	b1a8      	cbz	r0, 800b1e4 <__gethex+0x1f8>
 800b1b8:	1e7b      	subs	r3, r7, #1
 800b1ba:	1159      	asrs	r1, r3, #5
 800b1bc:	f003 021f 	and.w	r2, r3, #31
 800b1c0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b1c4:	f04f 0a01 	mov.w	sl, #1
 800b1c8:	fa0a f202 	lsl.w	r2, sl, r2
 800b1cc:	420a      	tst	r2, r1
 800b1ce:	d009      	beq.n	800b1e4 <__gethex+0x1f8>
 800b1d0:	4553      	cmp	r3, sl
 800b1d2:	dd05      	ble.n	800b1e0 <__gethex+0x1f4>
 800b1d4:	1eb9      	subs	r1, r7, #2
 800b1d6:	4620      	mov	r0, r4
 800b1d8:	f000 feee 	bl	800bfb8 <__any_on>
 800b1dc:	2800      	cmp	r0, #0
 800b1de:	d145      	bne.n	800b26c <__gethex+0x280>
 800b1e0:	f04f 0a02 	mov.w	sl, #2
 800b1e4:	4639      	mov	r1, r7
 800b1e6:	4620      	mov	r0, r4
 800b1e8:	f7ff fe98 	bl	800af1c <rshift>
 800b1ec:	443d      	add	r5, r7
 800b1ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b1f2:	42ab      	cmp	r3, r5
 800b1f4:	da4c      	bge.n	800b290 <__gethex+0x2a4>
 800b1f6:	ee18 0a10 	vmov	r0, s16
 800b1fa:	4621      	mov	r1, r4
 800b1fc:	f000 fa7c 	bl	800b6f8 <_Bfree>
 800b200:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b202:	2300      	movs	r3, #0
 800b204:	6013      	str	r3, [r2, #0]
 800b206:	27a3      	movs	r7, #163	; 0xa3
 800b208:	e785      	b.n	800b116 <__gethex+0x12a>
 800b20a:	1e73      	subs	r3, r6, #1
 800b20c:	9a05      	ldr	r2, [sp, #20]
 800b20e:	9303      	str	r3, [sp, #12]
 800b210:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b214:	4293      	cmp	r3, r2
 800b216:	d019      	beq.n	800b24c <__gethex+0x260>
 800b218:	f1bb 0f20 	cmp.w	fp, #32
 800b21c:	d107      	bne.n	800b22e <__gethex+0x242>
 800b21e:	9b02      	ldr	r3, [sp, #8]
 800b220:	9a00      	ldr	r2, [sp, #0]
 800b222:	f843 2b04 	str.w	r2, [r3], #4
 800b226:	9302      	str	r3, [sp, #8]
 800b228:	2300      	movs	r3, #0
 800b22a:	9300      	str	r3, [sp, #0]
 800b22c:	469b      	mov	fp, r3
 800b22e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b232:	f7ff fec5 	bl	800afc0 <__hexdig_fun>
 800b236:	9b00      	ldr	r3, [sp, #0]
 800b238:	f000 000f 	and.w	r0, r0, #15
 800b23c:	fa00 f00b 	lsl.w	r0, r0, fp
 800b240:	4303      	orrs	r3, r0
 800b242:	9300      	str	r3, [sp, #0]
 800b244:	f10b 0b04 	add.w	fp, fp, #4
 800b248:	9b03      	ldr	r3, [sp, #12]
 800b24a:	e00d      	b.n	800b268 <__gethex+0x27c>
 800b24c:	9b03      	ldr	r3, [sp, #12]
 800b24e:	9a06      	ldr	r2, [sp, #24]
 800b250:	4413      	add	r3, r2
 800b252:	42bb      	cmp	r3, r7
 800b254:	d3e0      	bcc.n	800b218 <__gethex+0x22c>
 800b256:	4618      	mov	r0, r3
 800b258:	9901      	ldr	r1, [sp, #4]
 800b25a:	9307      	str	r3, [sp, #28]
 800b25c:	4652      	mov	r2, sl
 800b25e:	f7fe f8fe 	bl	800945e <strncmp>
 800b262:	9b07      	ldr	r3, [sp, #28]
 800b264:	2800      	cmp	r0, #0
 800b266:	d1d7      	bne.n	800b218 <__gethex+0x22c>
 800b268:	461e      	mov	r6, r3
 800b26a:	e78b      	b.n	800b184 <__gethex+0x198>
 800b26c:	f04f 0a03 	mov.w	sl, #3
 800b270:	e7b8      	b.n	800b1e4 <__gethex+0x1f8>
 800b272:	da0a      	bge.n	800b28a <__gethex+0x29e>
 800b274:	1a37      	subs	r7, r6, r0
 800b276:	4621      	mov	r1, r4
 800b278:	ee18 0a10 	vmov	r0, s16
 800b27c:	463a      	mov	r2, r7
 800b27e:	f000 fc57 	bl	800bb30 <__lshift>
 800b282:	1bed      	subs	r5, r5, r7
 800b284:	4604      	mov	r4, r0
 800b286:	f100 0914 	add.w	r9, r0, #20
 800b28a:	f04f 0a00 	mov.w	sl, #0
 800b28e:	e7ae      	b.n	800b1ee <__gethex+0x202>
 800b290:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b294:	42a8      	cmp	r0, r5
 800b296:	dd72      	ble.n	800b37e <__gethex+0x392>
 800b298:	1b45      	subs	r5, r0, r5
 800b29a:	42ae      	cmp	r6, r5
 800b29c:	dc36      	bgt.n	800b30c <__gethex+0x320>
 800b29e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b2a2:	2b02      	cmp	r3, #2
 800b2a4:	d02a      	beq.n	800b2fc <__gethex+0x310>
 800b2a6:	2b03      	cmp	r3, #3
 800b2a8:	d02c      	beq.n	800b304 <__gethex+0x318>
 800b2aa:	2b01      	cmp	r3, #1
 800b2ac:	d11c      	bne.n	800b2e8 <__gethex+0x2fc>
 800b2ae:	42ae      	cmp	r6, r5
 800b2b0:	d11a      	bne.n	800b2e8 <__gethex+0x2fc>
 800b2b2:	2e01      	cmp	r6, #1
 800b2b4:	d112      	bne.n	800b2dc <__gethex+0x2f0>
 800b2b6:	9a04      	ldr	r2, [sp, #16]
 800b2b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b2bc:	6013      	str	r3, [r2, #0]
 800b2be:	2301      	movs	r3, #1
 800b2c0:	6123      	str	r3, [r4, #16]
 800b2c2:	f8c9 3000 	str.w	r3, [r9]
 800b2c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b2c8:	2762      	movs	r7, #98	; 0x62
 800b2ca:	601c      	str	r4, [r3, #0]
 800b2cc:	e723      	b.n	800b116 <__gethex+0x12a>
 800b2ce:	bf00      	nop
 800b2d0:	0800daa8 	.word	0x0800daa8
 800b2d4:	0800da30 	.word	0x0800da30
 800b2d8:	0800da41 	.word	0x0800da41
 800b2dc:	1e71      	subs	r1, r6, #1
 800b2de:	4620      	mov	r0, r4
 800b2e0:	f000 fe6a 	bl	800bfb8 <__any_on>
 800b2e4:	2800      	cmp	r0, #0
 800b2e6:	d1e6      	bne.n	800b2b6 <__gethex+0x2ca>
 800b2e8:	ee18 0a10 	vmov	r0, s16
 800b2ec:	4621      	mov	r1, r4
 800b2ee:	f000 fa03 	bl	800b6f8 <_Bfree>
 800b2f2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	6013      	str	r3, [r2, #0]
 800b2f8:	2750      	movs	r7, #80	; 0x50
 800b2fa:	e70c      	b.n	800b116 <__gethex+0x12a>
 800b2fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d1f2      	bne.n	800b2e8 <__gethex+0x2fc>
 800b302:	e7d8      	b.n	800b2b6 <__gethex+0x2ca>
 800b304:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b306:	2b00      	cmp	r3, #0
 800b308:	d1d5      	bne.n	800b2b6 <__gethex+0x2ca>
 800b30a:	e7ed      	b.n	800b2e8 <__gethex+0x2fc>
 800b30c:	1e6f      	subs	r7, r5, #1
 800b30e:	f1ba 0f00 	cmp.w	sl, #0
 800b312:	d131      	bne.n	800b378 <__gethex+0x38c>
 800b314:	b127      	cbz	r7, 800b320 <__gethex+0x334>
 800b316:	4639      	mov	r1, r7
 800b318:	4620      	mov	r0, r4
 800b31a:	f000 fe4d 	bl	800bfb8 <__any_on>
 800b31e:	4682      	mov	sl, r0
 800b320:	117b      	asrs	r3, r7, #5
 800b322:	2101      	movs	r1, #1
 800b324:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b328:	f007 071f 	and.w	r7, r7, #31
 800b32c:	fa01 f707 	lsl.w	r7, r1, r7
 800b330:	421f      	tst	r7, r3
 800b332:	4629      	mov	r1, r5
 800b334:	4620      	mov	r0, r4
 800b336:	bf18      	it	ne
 800b338:	f04a 0a02 	orrne.w	sl, sl, #2
 800b33c:	1b76      	subs	r6, r6, r5
 800b33e:	f7ff fded 	bl	800af1c <rshift>
 800b342:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b346:	2702      	movs	r7, #2
 800b348:	f1ba 0f00 	cmp.w	sl, #0
 800b34c:	d048      	beq.n	800b3e0 <__gethex+0x3f4>
 800b34e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b352:	2b02      	cmp	r3, #2
 800b354:	d015      	beq.n	800b382 <__gethex+0x396>
 800b356:	2b03      	cmp	r3, #3
 800b358:	d017      	beq.n	800b38a <__gethex+0x39e>
 800b35a:	2b01      	cmp	r3, #1
 800b35c:	d109      	bne.n	800b372 <__gethex+0x386>
 800b35e:	f01a 0f02 	tst.w	sl, #2
 800b362:	d006      	beq.n	800b372 <__gethex+0x386>
 800b364:	f8d9 0000 	ldr.w	r0, [r9]
 800b368:	ea4a 0a00 	orr.w	sl, sl, r0
 800b36c:	f01a 0f01 	tst.w	sl, #1
 800b370:	d10e      	bne.n	800b390 <__gethex+0x3a4>
 800b372:	f047 0710 	orr.w	r7, r7, #16
 800b376:	e033      	b.n	800b3e0 <__gethex+0x3f4>
 800b378:	f04f 0a01 	mov.w	sl, #1
 800b37c:	e7d0      	b.n	800b320 <__gethex+0x334>
 800b37e:	2701      	movs	r7, #1
 800b380:	e7e2      	b.n	800b348 <__gethex+0x35c>
 800b382:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b384:	f1c3 0301 	rsb	r3, r3, #1
 800b388:	9315      	str	r3, [sp, #84]	; 0x54
 800b38a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d0f0      	beq.n	800b372 <__gethex+0x386>
 800b390:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b394:	f104 0314 	add.w	r3, r4, #20
 800b398:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b39c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b3a0:	f04f 0c00 	mov.w	ip, #0
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3aa:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b3ae:	d01c      	beq.n	800b3ea <__gethex+0x3fe>
 800b3b0:	3201      	adds	r2, #1
 800b3b2:	6002      	str	r2, [r0, #0]
 800b3b4:	2f02      	cmp	r7, #2
 800b3b6:	f104 0314 	add.w	r3, r4, #20
 800b3ba:	d13f      	bne.n	800b43c <__gethex+0x450>
 800b3bc:	f8d8 2000 	ldr.w	r2, [r8]
 800b3c0:	3a01      	subs	r2, #1
 800b3c2:	42b2      	cmp	r2, r6
 800b3c4:	d10a      	bne.n	800b3dc <__gethex+0x3f0>
 800b3c6:	1171      	asrs	r1, r6, #5
 800b3c8:	2201      	movs	r2, #1
 800b3ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b3ce:	f006 061f 	and.w	r6, r6, #31
 800b3d2:	fa02 f606 	lsl.w	r6, r2, r6
 800b3d6:	421e      	tst	r6, r3
 800b3d8:	bf18      	it	ne
 800b3da:	4617      	movne	r7, r2
 800b3dc:	f047 0720 	orr.w	r7, r7, #32
 800b3e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b3e2:	601c      	str	r4, [r3, #0]
 800b3e4:	9b04      	ldr	r3, [sp, #16]
 800b3e6:	601d      	str	r5, [r3, #0]
 800b3e8:	e695      	b.n	800b116 <__gethex+0x12a>
 800b3ea:	4299      	cmp	r1, r3
 800b3ec:	f843 cc04 	str.w	ip, [r3, #-4]
 800b3f0:	d8d8      	bhi.n	800b3a4 <__gethex+0x3b8>
 800b3f2:	68a3      	ldr	r3, [r4, #8]
 800b3f4:	459b      	cmp	fp, r3
 800b3f6:	db19      	blt.n	800b42c <__gethex+0x440>
 800b3f8:	6861      	ldr	r1, [r4, #4]
 800b3fa:	ee18 0a10 	vmov	r0, s16
 800b3fe:	3101      	adds	r1, #1
 800b400:	f000 f93a 	bl	800b678 <_Balloc>
 800b404:	4681      	mov	r9, r0
 800b406:	b918      	cbnz	r0, 800b410 <__gethex+0x424>
 800b408:	4b1a      	ldr	r3, [pc, #104]	; (800b474 <__gethex+0x488>)
 800b40a:	4602      	mov	r2, r0
 800b40c:	2184      	movs	r1, #132	; 0x84
 800b40e:	e6a8      	b.n	800b162 <__gethex+0x176>
 800b410:	6922      	ldr	r2, [r4, #16]
 800b412:	3202      	adds	r2, #2
 800b414:	f104 010c 	add.w	r1, r4, #12
 800b418:	0092      	lsls	r2, r2, #2
 800b41a:	300c      	adds	r0, #12
 800b41c:	f000 f91e 	bl	800b65c <memcpy>
 800b420:	4621      	mov	r1, r4
 800b422:	ee18 0a10 	vmov	r0, s16
 800b426:	f000 f967 	bl	800b6f8 <_Bfree>
 800b42a:	464c      	mov	r4, r9
 800b42c:	6923      	ldr	r3, [r4, #16]
 800b42e:	1c5a      	adds	r2, r3, #1
 800b430:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b434:	6122      	str	r2, [r4, #16]
 800b436:	2201      	movs	r2, #1
 800b438:	615a      	str	r2, [r3, #20]
 800b43a:	e7bb      	b.n	800b3b4 <__gethex+0x3c8>
 800b43c:	6922      	ldr	r2, [r4, #16]
 800b43e:	455a      	cmp	r2, fp
 800b440:	dd0b      	ble.n	800b45a <__gethex+0x46e>
 800b442:	2101      	movs	r1, #1
 800b444:	4620      	mov	r0, r4
 800b446:	f7ff fd69 	bl	800af1c <rshift>
 800b44a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b44e:	3501      	adds	r5, #1
 800b450:	42ab      	cmp	r3, r5
 800b452:	f6ff aed0 	blt.w	800b1f6 <__gethex+0x20a>
 800b456:	2701      	movs	r7, #1
 800b458:	e7c0      	b.n	800b3dc <__gethex+0x3f0>
 800b45a:	f016 061f 	ands.w	r6, r6, #31
 800b45e:	d0fa      	beq.n	800b456 <__gethex+0x46a>
 800b460:	4453      	add	r3, sl
 800b462:	f1c6 0620 	rsb	r6, r6, #32
 800b466:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b46a:	f000 f9f7 	bl	800b85c <__hi0bits>
 800b46e:	42b0      	cmp	r0, r6
 800b470:	dbe7      	blt.n	800b442 <__gethex+0x456>
 800b472:	e7f0      	b.n	800b456 <__gethex+0x46a>
 800b474:	0800da30 	.word	0x0800da30

0800b478 <L_shift>:
 800b478:	f1c2 0208 	rsb	r2, r2, #8
 800b47c:	0092      	lsls	r2, r2, #2
 800b47e:	b570      	push	{r4, r5, r6, lr}
 800b480:	f1c2 0620 	rsb	r6, r2, #32
 800b484:	6843      	ldr	r3, [r0, #4]
 800b486:	6804      	ldr	r4, [r0, #0]
 800b488:	fa03 f506 	lsl.w	r5, r3, r6
 800b48c:	432c      	orrs	r4, r5
 800b48e:	40d3      	lsrs	r3, r2
 800b490:	6004      	str	r4, [r0, #0]
 800b492:	f840 3f04 	str.w	r3, [r0, #4]!
 800b496:	4288      	cmp	r0, r1
 800b498:	d3f4      	bcc.n	800b484 <L_shift+0xc>
 800b49a:	bd70      	pop	{r4, r5, r6, pc}

0800b49c <__match>:
 800b49c:	b530      	push	{r4, r5, lr}
 800b49e:	6803      	ldr	r3, [r0, #0]
 800b4a0:	3301      	adds	r3, #1
 800b4a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b4a6:	b914      	cbnz	r4, 800b4ae <__match+0x12>
 800b4a8:	6003      	str	r3, [r0, #0]
 800b4aa:	2001      	movs	r0, #1
 800b4ac:	bd30      	pop	{r4, r5, pc}
 800b4ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b4b2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b4b6:	2d19      	cmp	r5, #25
 800b4b8:	bf98      	it	ls
 800b4ba:	3220      	addls	r2, #32
 800b4bc:	42a2      	cmp	r2, r4
 800b4be:	d0f0      	beq.n	800b4a2 <__match+0x6>
 800b4c0:	2000      	movs	r0, #0
 800b4c2:	e7f3      	b.n	800b4ac <__match+0x10>

0800b4c4 <__hexnan>:
 800b4c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4c8:	680b      	ldr	r3, [r1, #0]
 800b4ca:	115e      	asrs	r6, r3, #5
 800b4cc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b4d0:	f013 031f 	ands.w	r3, r3, #31
 800b4d4:	b087      	sub	sp, #28
 800b4d6:	bf18      	it	ne
 800b4d8:	3604      	addne	r6, #4
 800b4da:	2500      	movs	r5, #0
 800b4dc:	1f37      	subs	r7, r6, #4
 800b4de:	4690      	mov	r8, r2
 800b4e0:	6802      	ldr	r2, [r0, #0]
 800b4e2:	9301      	str	r3, [sp, #4]
 800b4e4:	4682      	mov	sl, r0
 800b4e6:	f846 5c04 	str.w	r5, [r6, #-4]
 800b4ea:	46b9      	mov	r9, r7
 800b4ec:	463c      	mov	r4, r7
 800b4ee:	9502      	str	r5, [sp, #8]
 800b4f0:	46ab      	mov	fp, r5
 800b4f2:	7851      	ldrb	r1, [r2, #1]
 800b4f4:	1c53      	adds	r3, r2, #1
 800b4f6:	9303      	str	r3, [sp, #12]
 800b4f8:	b341      	cbz	r1, 800b54c <__hexnan+0x88>
 800b4fa:	4608      	mov	r0, r1
 800b4fc:	9205      	str	r2, [sp, #20]
 800b4fe:	9104      	str	r1, [sp, #16]
 800b500:	f7ff fd5e 	bl	800afc0 <__hexdig_fun>
 800b504:	2800      	cmp	r0, #0
 800b506:	d14f      	bne.n	800b5a8 <__hexnan+0xe4>
 800b508:	9904      	ldr	r1, [sp, #16]
 800b50a:	9a05      	ldr	r2, [sp, #20]
 800b50c:	2920      	cmp	r1, #32
 800b50e:	d818      	bhi.n	800b542 <__hexnan+0x7e>
 800b510:	9b02      	ldr	r3, [sp, #8]
 800b512:	459b      	cmp	fp, r3
 800b514:	dd13      	ble.n	800b53e <__hexnan+0x7a>
 800b516:	454c      	cmp	r4, r9
 800b518:	d206      	bcs.n	800b528 <__hexnan+0x64>
 800b51a:	2d07      	cmp	r5, #7
 800b51c:	dc04      	bgt.n	800b528 <__hexnan+0x64>
 800b51e:	462a      	mov	r2, r5
 800b520:	4649      	mov	r1, r9
 800b522:	4620      	mov	r0, r4
 800b524:	f7ff ffa8 	bl	800b478 <L_shift>
 800b528:	4544      	cmp	r4, r8
 800b52a:	d950      	bls.n	800b5ce <__hexnan+0x10a>
 800b52c:	2300      	movs	r3, #0
 800b52e:	f1a4 0904 	sub.w	r9, r4, #4
 800b532:	f844 3c04 	str.w	r3, [r4, #-4]
 800b536:	f8cd b008 	str.w	fp, [sp, #8]
 800b53a:	464c      	mov	r4, r9
 800b53c:	461d      	mov	r5, r3
 800b53e:	9a03      	ldr	r2, [sp, #12]
 800b540:	e7d7      	b.n	800b4f2 <__hexnan+0x2e>
 800b542:	2929      	cmp	r1, #41	; 0x29
 800b544:	d156      	bne.n	800b5f4 <__hexnan+0x130>
 800b546:	3202      	adds	r2, #2
 800b548:	f8ca 2000 	str.w	r2, [sl]
 800b54c:	f1bb 0f00 	cmp.w	fp, #0
 800b550:	d050      	beq.n	800b5f4 <__hexnan+0x130>
 800b552:	454c      	cmp	r4, r9
 800b554:	d206      	bcs.n	800b564 <__hexnan+0xa0>
 800b556:	2d07      	cmp	r5, #7
 800b558:	dc04      	bgt.n	800b564 <__hexnan+0xa0>
 800b55a:	462a      	mov	r2, r5
 800b55c:	4649      	mov	r1, r9
 800b55e:	4620      	mov	r0, r4
 800b560:	f7ff ff8a 	bl	800b478 <L_shift>
 800b564:	4544      	cmp	r4, r8
 800b566:	d934      	bls.n	800b5d2 <__hexnan+0x10e>
 800b568:	f1a8 0204 	sub.w	r2, r8, #4
 800b56c:	4623      	mov	r3, r4
 800b56e:	f853 1b04 	ldr.w	r1, [r3], #4
 800b572:	f842 1f04 	str.w	r1, [r2, #4]!
 800b576:	429f      	cmp	r7, r3
 800b578:	d2f9      	bcs.n	800b56e <__hexnan+0xaa>
 800b57a:	1b3b      	subs	r3, r7, r4
 800b57c:	f023 0303 	bic.w	r3, r3, #3
 800b580:	3304      	adds	r3, #4
 800b582:	3401      	adds	r4, #1
 800b584:	3e03      	subs	r6, #3
 800b586:	42b4      	cmp	r4, r6
 800b588:	bf88      	it	hi
 800b58a:	2304      	movhi	r3, #4
 800b58c:	4443      	add	r3, r8
 800b58e:	2200      	movs	r2, #0
 800b590:	f843 2b04 	str.w	r2, [r3], #4
 800b594:	429f      	cmp	r7, r3
 800b596:	d2fb      	bcs.n	800b590 <__hexnan+0xcc>
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	b91b      	cbnz	r3, 800b5a4 <__hexnan+0xe0>
 800b59c:	4547      	cmp	r7, r8
 800b59e:	d127      	bne.n	800b5f0 <__hexnan+0x12c>
 800b5a0:	2301      	movs	r3, #1
 800b5a2:	603b      	str	r3, [r7, #0]
 800b5a4:	2005      	movs	r0, #5
 800b5a6:	e026      	b.n	800b5f6 <__hexnan+0x132>
 800b5a8:	3501      	adds	r5, #1
 800b5aa:	2d08      	cmp	r5, #8
 800b5ac:	f10b 0b01 	add.w	fp, fp, #1
 800b5b0:	dd06      	ble.n	800b5c0 <__hexnan+0xfc>
 800b5b2:	4544      	cmp	r4, r8
 800b5b4:	d9c3      	bls.n	800b53e <__hexnan+0x7a>
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	f844 3c04 	str.w	r3, [r4, #-4]
 800b5bc:	2501      	movs	r5, #1
 800b5be:	3c04      	subs	r4, #4
 800b5c0:	6822      	ldr	r2, [r4, #0]
 800b5c2:	f000 000f 	and.w	r0, r0, #15
 800b5c6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b5ca:	6022      	str	r2, [r4, #0]
 800b5cc:	e7b7      	b.n	800b53e <__hexnan+0x7a>
 800b5ce:	2508      	movs	r5, #8
 800b5d0:	e7b5      	b.n	800b53e <__hexnan+0x7a>
 800b5d2:	9b01      	ldr	r3, [sp, #4]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d0df      	beq.n	800b598 <__hexnan+0xd4>
 800b5d8:	f04f 32ff 	mov.w	r2, #4294967295
 800b5dc:	f1c3 0320 	rsb	r3, r3, #32
 800b5e0:	fa22 f303 	lsr.w	r3, r2, r3
 800b5e4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b5e8:	401a      	ands	r2, r3
 800b5ea:	f846 2c04 	str.w	r2, [r6, #-4]
 800b5ee:	e7d3      	b.n	800b598 <__hexnan+0xd4>
 800b5f0:	3f04      	subs	r7, #4
 800b5f2:	e7d1      	b.n	800b598 <__hexnan+0xd4>
 800b5f4:	2004      	movs	r0, #4
 800b5f6:	b007      	add	sp, #28
 800b5f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b5fc <_localeconv_r>:
 800b5fc:	4800      	ldr	r0, [pc, #0]	; (800b600 <_localeconv_r+0x4>)
 800b5fe:	4770      	bx	lr
 800b600:	200001d4 	.word	0x200001d4

0800b604 <_lseek_r>:
 800b604:	b538      	push	{r3, r4, r5, lr}
 800b606:	4d07      	ldr	r5, [pc, #28]	; (800b624 <_lseek_r+0x20>)
 800b608:	4604      	mov	r4, r0
 800b60a:	4608      	mov	r0, r1
 800b60c:	4611      	mov	r1, r2
 800b60e:	2200      	movs	r2, #0
 800b610:	602a      	str	r2, [r5, #0]
 800b612:	461a      	mov	r2, r3
 800b614:	f7f7 fbb4 	bl	8002d80 <_lseek>
 800b618:	1c43      	adds	r3, r0, #1
 800b61a:	d102      	bne.n	800b622 <_lseek_r+0x1e>
 800b61c:	682b      	ldr	r3, [r5, #0]
 800b61e:	b103      	cbz	r3, 800b622 <_lseek_r+0x1e>
 800b620:	6023      	str	r3, [r4, #0]
 800b622:	bd38      	pop	{r3, r4, r5, pc}
 800b624:	2000050c 	.word	0x2000050c

0800b628 <malloc>:
 800b628:	4b02      	ldr	r3, [pc, #8]	; (800b634 <malloc+0xc>)
 800b62a:	4601      	mov	r1, r0
 800b62c:	6818      	ldr	r0, [r3, #0]
 800b62e:	f000 bd67 	b.w	800c100 <_malloc_r>
 800b632:	bf00      	nop
 800b634:	2000007c 	.word	0x2000007c

0800b638 <__ascii_mbtowc>:
 800b638:	b082      	sub	sp, #8
 800b63a:	b901      	cbnz	r1, 800b63e <__ascii_mbtowc+0x6>
 800b63c:	a901      	add	r1, sp, #4
 800b63e:	b142      	cbz	r2, 800b652 <__ascii_mbtowc+0x1a>
 800b640:	b14b      	cbz	r3, 800b656 <__ascii_mbtowc+0x1e>
 800b642:	7813      	ldrb	r3, [r2, #0]
 800b644:	600b      	str	r3, [r1, #0]
 800b646:	7812      	ldrb	r2, [r2, #0]
 800b648:	1e10      	subs	r0, r2, #0
 800b64a:	bf18      	it	ne
 800b64c:	2001      	movne	r0, #1
 800b64e:	b002      	add	sp, #8
 800b650:	4770      	bx	lr
 800b652:	4610      	mov	r0, r2
 800b654:	e7fb      	b.n	800b64e <__ascii_mbtowc+0x16>
 800b656:	f06f 0001 	mvn.w	r0, #1
 800b65a:	e7f8      	b.n	800b64e <__ascii_mbtowc+0x16>

0800b65c <memcpy>:
 800b65c:	440a      	add	r2, r1
 800b65e:	4291      	cmp	r1, r2
 800b660:	f100 33ff 	add.w	r3, r0, #4294967295
 800b664:	d100      	bne.n	800b668 <memcpy+0xc>
 800b666:	4770      	bx	lr
 800b668:	b510      	push	{r4, lr}
 800b66a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b66e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b672:	4291      	cmp	r1, r2
 800b674:	d1f9      	bne.n	800b66a <memcpy+0xe>
 800b676:	bd10      	pop	{r4, pc}

0800b678 <_Balloc>:
 800b678:	b570      	push	{r4, r5, r6, lr}
 800b67a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b67c:	4604      	mov	r4, r0
 800b67e:	460d      	mov	r5, r1
 800b680:	b976      	cbnz	r6, 800b6a0 <_Balloc+0x28>
 800b682:	2010      	movs	r0, #16
 800b684:	f7ff ffd0 	bl	800b628 <malloc>
 800b688:	4602      	mov	r2, r0
 800b68a:	6260      	str	r0, [r4, #36]	; 0x24
 800b68c:	b920      	cbnz	r0, 800b698 <_Balloc+0x20>
 800b68e:	4b18      	ldr	r3, [pc, #96]	; (800b6f0 <_Balloc+0x78>)
 800b690:	4818      	ldr	r0, [pc, #96]	; (800b6f4 <_Balloc+0x7c>)
 800b692:	2166      	movs	r1, #102	; 0x66
 800b694:	f001 fb48 	bl	800cd28 <__assert_func>
 800b698:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b69c:	6006      	str	r6, [r0, #0]
 800b69e:	60c6      	str	r6, [r0, #12]
 800b6a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b6a2:	68f3      	ldr	r3, [r6, #12]
 800b6a4:	b183      	cbz	r3, 800b6c8 <_Balloc+0x50>
 800b6a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b6a8:	68db      	ldr	r3, [r3, #12]
 800b6aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b6ae:	b9b8      	cbnz	r0, 800b6e0 <_Balloc+0x68>
 800b6b0:	2101      	movs	r1, #1
 800b6b2:	fa01 f605 	lsl.w	r6, r1, r5
 800b6b6:	1d72      	adds	r2, r6, #5
 800b6b8:	0092      	lsls	r2, r2, #2
 800b6ba:	4620      	mov	r0, r4
 800b6bc:	f000 fc9d 	bl	800bffa <_calloc_r>
 800b6c0:	b160      	cbz	r0, 800b6dc <_Balloc+0x64>
 800b6c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b6c6:	e00e      	b.n	800b6e6 <_Balloc+0x6e>
 800b6c8:	2221      	movs	r2, #33	; 0x21
 800b6ca:	2104      	movs	r1, #4
 800b6cc:	4620      	mov	r0, r4
 800b6ce:	f000 fc94 	bl	800bffa <_calloc_r>
 800b6d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b6d4:	60f0      	str	r0, [r6, #12]
 800b6d6:	68db      	ldr	r3, [r3, #12]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d1e4      	bne.n	800b6a6 <_Balloc+0x2e>
 800b6dc:	2000      	movs	r0, #0
 800b6de:	bd70      	pop	{r4, r5, r6, pc}
 800b6e0:	6802      	ldr	r2, [r0, #0]
 800b6e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b6ec:	e7f7      	b.n	800b6de <_Balloc+0x66>
 800b6ee:	bf00      	nop
 800b6f0:	0800d9be 	.word	0x0800d9be
 800b6f4:	0800dabc 	.word	0x0800dabc

0800b6f8 <_Bfree>:
 800b6f8:	b570      	push	{r4, r5, r6, lr}
 800b6fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b6fc:	4605      	mov	r5, r0
 800b6fe:	460c      	mov	r4, r1
 800b700:	b976      	cbnz	r6, 800b720 <_Bfree+0x28>
 800b702:	2010      	movs	r0, #16
 800b704:	f7ff ff90 	bl	800b628 <malloc>
 800b708:	4602      	mov	r2, r0
 800b70a:	6268      	str	r0, [r5, #36]	; 0x24
 800b70c:	b920      	cbnz	r0, 800b718 <_Bfree+0x20>
 800b70e:	4b09      	ldr	r3, [pc, #36]	; (800b734 <_Bfree+0x3c>)
 800b710:	4809      	ldr	r0, [pc, #36]	; (800b738 <_Bfree+0x40>)
 800b712:	218a      	movs	r1, #138	; 0x8a
 800b714:	f001 fb08 	bl	800cd28 <__assert_func>
 800b718:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b71c:	6006      	str	r6, [r0, #0]
 800b71e:	60c6      	str	r6, [r0, #12]
 800b720:	b13c      	cbz	r4, 800b732 <_Bfree+0x3a>
 800b722:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b724:	6862      	ldr	r2, [r4, #4]
 800b726:	68db      	ldr	r3, [r3, #12]
 800b728:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b72c:	6021      	str	r1, [r4, #0]
 800b72e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b732:	bd70      	pop	{r4, r5, r6, pc}
 800b734:	0800d9be 	.word	0x0800d9be
 800b738:	0800dabc 	.word	0x0800dabc

0800b73c <__multadd>:
 800b73c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b740:	690d      	ldr	r5, [r1, #16]
 800b742:	4607      	mov	r7, r0
 800b744:	460c      	mov	r4, r1
 800b746:	461e      	mov	r6, r3
 800b748:	f101 0c14 	add.w	ip, r1, #20
 800b74c:	2000      	movs	r0, #0
 800b74e:	f8dc 3000 	ldr.w	r3, [ip]
 800b752:	b299      	uxth	r1, r3
 800b754:	fb02 6101 	mla	r1, r2, r1, r6
 800b758:	0c1e      	lsrs	r6, r3, #16
 800b75a:	0c0b      	lsrs	r3, r1, #16
 800b75c:	fb02 3306 	mla	r3, r2, r6, r3
 800b760:	b289      	uxth	r1, r1
 800b762:	3001      	adds	r0, #1
 800b764:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b768:	4285      	cmp	r5, r0
 800b76a:	f84c 1b04 	str.w	r1, [ip], #4
 800b76e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b772:	dcec      	bgt.n	800b74e <__multadd+0x12>
 800b774:	b30e      	cbz	r6, 800b7ba <__multadd+0x7e>
 800b776:	68a3      	ldr	r3, [r4, #8]
 800b778:	42ab      	cmp	r3, r5
 800b77a:	dc19      	bgt.n	800b7b0 <__multadd+0x74>
 800b77c:	6861      	ldr	r1, [r4, #4]
 800b77e:	4638      	mov	r0, r7
 800b780:	3101      	adds	r1, #1
 800b782:	f7ff ff79 	bl	800b678 <_Balloc>
 800b786:	4680      	mov	r8, r0
 800b788:	b928      	cbnz	r0, 800b796 <__multadd+0x5a>
 800b78a:	4602      	mov	r2, r0
 800b78c:	4b0c      	ldr	r3, [pc, #48]	; (800b7c0 <__multadd+0x84>)
 800b78e:	480d      	ldr	r0, [pc, #52]	; (800b7c4 <__multadd+0x88>)
 800b790:	21b5      	movs	r1, #181	; 0xb5
 800b792:	f001 fac9 	bl	800cd28 <__assert_func>
 800b796:	6922      	ldr	r2, [r4, #16]
 800b798:	3202      	adds	r2, #2
 800b79a:	f104 010c 	add.w	r1, r4, #12
 800b79e:	0092      	lsls	r2, r2, #2
 800b7a0:	300c      	adds	r0, #12
 800b7a2:	f7ff ff5b 	bl	800b65c <memcpy>
 800b7a6:	4621      	mov	r1, r4
 800b7a8:	4638      	mov	r0, r7
 800b7aa:	f7ff ffa5 	bl	800b6f8 <_Bfree>
 800b7ae:	4644      	mov	r4, r8
 800b7b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b7b4:	3501      	adds	r5, #1
 800b7b6:	615e      	str	r6, [r3, #20]
 800b7b8:	6125      	str	r5, [r4, #16]
 800b7ba:	4620      	mov	r0, r4
 800b7bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7c0:	0800da30 	.word	0x0800da30
 800b7c4:	0800dabc 	.word	0x0800dabc

0800b7c8 <__s2b>:
 800b7c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7cc:	460c      	mov	r4, r1
 800b7ce:	4615      	mov	r5, r2
 800b7d0:	461f      	mov	r7, r3
 800b7d2:	2209      	movs	r2, #9
 800b7d4:	3308      	adds	r3, #8
 800b7d6:	4606      	mov	r6, r0
 800b7d8:	fb93 f3f2 	sdiv	r3, r3, r2
 800b7dc:	2100      	movs	r1, #0
 800b7de:	2201      	movs	r2, #1
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	db09      	blt.n	800b7f8 <__s2b+0x30>
 800b7e4:	4630      	mov	r0, r6
 800b7e6:	f7ff ff47 	bl	800b678 <_Balloc>
 800b7ea:	b940      	cbnz	r0, 800b7fe <__s2b+0x36>
 800b7ec:	4602      	mov	r2, r0
 800b7ee:	4b19      	ldr	r3, [pc, #100]	; (800b854 <__s2b+0x8c>)
 800b7f0:	4819      	ldr	r0, [pc, #100]	; (800b858 <__s2b+0x90>)
 800b7f2:	21ce      	movs	r1, #206	; 0xce
 800b7f4:	f001 fa98 	bl	800cd28 <__assert_func>
 800b7f8:	0052      	lsls	r2, r2, #1
 800b7fa:	3101      	adds	r1, #1
 800b7fc:	e7f0      	b.n	800b7e0 <__s2b+0x18>
 800b7fe:	9b08      	ldr	r3, [sp, #32]
 800b800:	6143      	str	r3, [r0, #20]
 800b802:	2d09      	cmp	r5, #9
 800b804:	f04f 0301 	mov.w	r3, #1
 800b808:	6103      	str	r3, [r0, #16]
 800b80a:	dd16      	ble.n	800b83a <__s2b+0x72>
 800b80c:	f104 0909 	add.w	r9, r4, #9
 800b810:	46c8      	mov	r8, r9
 800b812:	442c      	add	r4, r5
 800b814:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b818:	4601      	mov	r1, r0
 800b81a:	3b30      	subs	r3, #48	; 0x30
 800b81c:	220a      	movs	r2, #10
 800b81e:	4630      	mov	r0, r6
 800b820:	f7ff ff8c 	bl	800b73c <__multadd>
 800b824:	45a0      	cmp	r8, r4
 800b826:	d1f5      	bne.n	800b814 <__s2b+0x4c>
 800b828:	f1a5 0408 	sub.w	r4, r5, #8
 800b82c:	444c      	add	r4, r9
 800b82e:	1b2d      	subs	r5, r5, r4
 800b830:	1963      	adds	r3, r4, r5
 800b832:	42bb      	cmp	r3, r7
 800b834:	db04      	blt.n	800b840 <__s2b+0x78>
 800b836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b83a:	340a      	adds	r4, #10
 800b83c:	2509      	movs	r5, #9
 800b83e:	e7f6      	b.n	800b82e <__s2b+0x66>
 800b840:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b844:	4601      	mov	r1, r0
 800b846:	3b30      	subs	r3, #48	; 0x30
 800b848:	220a      	movs	r2, #10
 800b84a:	4630      	mov	r0, r6
 800b84c:	f7ff ff76 	bl	800b73c <__multadd>
 800b850:	e7ee      	b.n	800b830 <__s2b+0x68>
 800b852:	bf00      	nop
 800b854:	0800da30 	.word	0x0800da30
 800b858:	0800dabc 	.word	0x0800dabc

0800b85c <__hi0bits>:
 800b85c:	0c03      	lsrs	r3, r0, #16
 800b85e:	041b      	lsls	r3, r3, #16
 800b860:	b9d3      	cbnz	r3, 800b898 <__hi0bits+0x3c>
 800b862:	0400      	lsls	r0, r0, #16
 800b864:	2310      	movs	r3, #16
 800b866:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b86a:	bf04      	itt	eq
 800b86c:	0200      	lsleq	r0, r0, #8
 800b86e:	3308      	addeq	r3, #8
 800b870:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b874:	bf04      	itt	eq
 800b876:	0100      	lsleq	r0, r0, #4
 800b878:	3304      	addeq	r3, #4
 800b87a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b87e:	bf04      	itt	eq
 800b880:	0080      	lsleq	r0, r0, #2
 800b882:	3302      	addeq	r3, #2
 800b884:	2800      	cmp	r0, #0
 800b886:	db05      	blt.n	800b894 <__hi0bits+0x38>
 800b888:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b88c:	f103 0301 	add.w	r3, r3, #1
 800b890:	bf08      	it	eq
 800b892:	2320      	moveq	r3, #32
 800b894:	4618      	mov	r0, r3
 800b896:	4770      	bx	lr
 800b898:	2300      	movs	r3, #0
 800b89a:	e7e4      	b.n	800b866 <__hi0bits+0xa>

0800b89c <__lo0bits>:
 800b89c:	6803      	ldr	r3, [r0, #0]
 800b89e:	f013 0207 	ands.w	r2, r3, #7
 800b8a2:	4601      	mov	r1, r0
 800b8a4:	d00b      	beq.n	800b8be <__lo0bits+0x22>
 800b8a6:	07da      	lsls	r2, r3, #31
 800b8a8:	d423      	bmi.n	800b8f2 <__lo0bits+0x56>
 800b8aa:	0798      	lsls	r0, r3, #30
 800b8ac:	bf49      	itett	mi
 800b8ae:	085b      	lsrmi	r3, r3, #1
 800b8b0:	089b      	lsrpl	r3, r3, #2
 800b8b2:	2001      	movmi	r0, #1
 800b8b4:	600b      	strmi	r3, [r1, #0]
 800b8b6:	bf5c      	itt	pl
 800b8b8:	600b      	strpl	r3, [r1, #0]
 800b8ba:	2002      	movpl	r0, #2
 800b8bc:	4770      	bx	lr
 800b8be:	b298      	uxth	r0, r3
 800b8c0:	b9a8      	cbnz	r0, 800b8ee <__lo0bits+0x52>
 800b8c2:	0c1b      	lsrs	r3, r3, #16
 800b8c4:	2010      	movs	r0, #16
 800b8c6:	b2da      	uxtb	r2, r3
 800b8c8:	b90a      	cbnz	r2, 800b8ce <__lo0bits+0x32>
 800b8ca:	3008      	adds	r0, #8
 800b8cc:	0a1b      	lsrs	r3, r3, #8
 800b8ce:	071a      	lsls	r2, r3, #28
 800b8d0:	bf04      	itt	eq
 800b8d2:	091b      	lsreq	r3, r3, #4
 800b8d4:	3004      	addeq	r0, #4
 800b8d6:	079a      	lsls	r2, r3, #30
 800b8d8:	bf04      	itt	eq
 800b8da:	089b      	lsreq	r3, r3, #2
 800b8dc:	3002      	addeq	r0, #2
 800b8de:	07da      	lsls	r2, r3, #31
 800b8e0:	d403      	bmi.n	800b8ea <__lo0bits+0x4e>
 800b8e2:	085b      	lsrs	r3, r3, #1
 800b8e4:	f100 0001 	add.w	r0, r0, #1
 800b8e8:	d005      	beq.n	800b8f6 <__lo0bits+0x5a>
 800b8ea:	600b      	str	r3, [r1, #0]
 800b8ec:	4770      	bx	lr
 800b8ee:	4610      	mov	r0, r2
 800b8f0:	e7e9      	b.n	800b8c6 <__lo0bits+0x2a>
 800b8f2:	2000      	movs	r0, #0
 800b8f4:	4770      	bx	lr
 800b8f6:	2020      	movs	r0, #32
 800b8f8:	4770      	bx	lr
	...

0800b8fc <__i2b>:
 800b8fc:	b510      	push	{r4, lr}
 800b8fe:	460c      	mov	r4, r1
 800b900:	2101      	movs	r1, #1
 800b902:	f7ff feb9 	bl	800b678 <_Balloc>
 800b906:	4602      	mov	r2, r0
 800b908:	b928      	cbnz	r0, 800b916 <__i2b+0x1a>
 800b90a:	4b05      	ldr	r3, [pc, #20]	; (800b920 <__i2b+0x24>)
 800b90c:	4805      	ldr	r0, [pc, #20]	; (800b924 <__i2b+0x28>)
 800b90e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b912:	f001 fa09 	bl	800cd28 <__assert_func>
 800b916:	2301      	movs	r3, #1
 800b918:	6144      	str	r4, [r0, #20]
 800b91a:	6103      	str	r3, [r0, #16]
 800b91c:	bd10      	pop	{r4, pc}
 800b91e:	bf00      	nop
 800b920:	0800da30 	.word	0x0800da30
 800b924:	0800dabc 	.word	0x0800dabc

0800b928 <__multiply>:
 800b928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b92c:	4691      	mov	r9, r2
 800b92e:	690a      	ldr	r2, [r1, #16]
 800b930:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b934:	429a      	cmp	r2, r3
 800b936:	bfb8      	it	lt
 800b938:	460b      	movlt	r3, r1
 800b93a:	460c      	mov	r4, r1
 800b93c:	bfbc      	itt	lt
 800b93e:	464c      	movlt	r4, r9
 800b940:	4699      	movlt	r9, r3
 800b942:	6927      	ldr	r7, [r4, #16]
 800b944:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b948:	68a3      	ldr	r3, [r4, #8]
 800b94a:	6861      	ldr	r1, [r4, #4]
 800b94c:	eb07 060a 	add.w	r6, r7, sl
 800b950:	42b3      	cmp	r3, r6
 800b952:	b085      	sub	sp, #20
 800b954:	bfb8      	it	lt
 800b956:	3101      	addlt	r1, #1
 800b958:	f7ff fe8e 	bl	800b678 <_Balloc>
 800b95c:	b930      	cbnz	r0, 800b96c <__multiply+0x44>
 800b95e:	4602      	mov	r2, r0
 800b960:	4b44      	ldr	r3, [pc, #272]	; (800ba74 <__multiply+0x14c>)
 800b962:	4845      	ldr	r0, [pc, #276]	; (800ba78 <__multiply+0x150>)
 800b964:	f240 115d 	movw	r1, #349	; 0x15d
 800b968:	f001 f9de 	bl	800cd28 <__assert_func>
 800b96c:	f100 0514 	add.w	r5, r0, #20
 800b970:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b974:	462b      	mov	r3, r5
 800b976:	2200      	movs	r2, #0
 800b978:	4543      	cmp	r3, r8
 800b97a:	d321      	bcc.n	800b9c0 <__multiply+0x98>
 800b97c:	f104 0314 	add.w	r3, r4, #20
 800b980:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b984:	f109 0314 	add.w	r3, r9, #20
 800b988:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b98c:	9202      	str	r2, [sp, #8]
 800b98e:	1b3a      	subs	r2, r7, r4
 800b990:	3a15      	subs	r2, #21
 800b992:	f022 0203 	bic.w	r2, r2, #3
 800b996:	3204      	adds	r2, #4
 800b998:	f104 0115 	add.w	r1, r4, #21
 800b99c:	428f      	cmp	r7, r1
 800b99e:	bf38      	it	cc
 800b9a0:	2204      	movcc	r2, #4
 800b9a2:	9201      	str	r2, [sp, #4]
 800b9a4:	9a02      	ldr	r2, [sp, #8]
 800b9a6:	9303      	str	r3, [sp, #12]
 800b9a8:	429a      	cmp	r2, r3
 800b9aa:	d80c      	bhi.n	800b9c6 <__multiply+0x9e>
 800b9ac:	2e00      	cmp	r6, #0
 800b9ae:	dd03      	ble.n	800b9b8 <__multiply+0x90>
 800b9b0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d05a      	beq.n	800ba6e <__multiply+0x146>
 800b9b8:	6106      	str	r6, [r0, #16]
 800b9ba:	b005      	add	sp, #20
 800b9bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9c0:	f843 2b04 	str.w	r2, [r3], #4
 800b9c4:	e7d8      	b.n	800b978 <__multiply+0x50>
 800b9c6:	f8b3 a000 	ldrh.w	sl, [r3]
 800b9ca:	f1ba 0f00 	cmp.w	sl, #0
 800b9ce:	d024      	beq.n	800ba1a <__multiply+0xf2>
 800b9d0:	f104 0e14 	add.w	lr, r4, #20
 800b9d4:	46a9      	mov	r9, r5
 800b9d6:	f04f 0c00 	mov.w	ip, #0
 800b9da:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b9de:	f8d9 1000 	ldr.w	r1, [r9]
 800b9e2:	fa1f fb82 	uxth.w	fp, r2
 800b9e6:	b289      	uxth	r1, r1
 800b9e8:	fb0a 110b 	mla	r1, sl, fp, r1
 800b9ec:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b9f0:	f8d9 2000 	ldr.w	r2, [r9]
 800b9f4:	4461      	add	r1, ip
 800b9f6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b9fa:	fb0a c20b 	mla	r2, sl, fp, ip
 800b9fe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ba02:	b289      	uxth	r1, r1
 800ba04:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ba08:	4577      	cmp	r7, lr
 800ba0a:	f849 1b04 	str.w	r1, [r9], #4
 800ba0e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ba12:	d8e2      	bhi.n	800b9da <__multiply+0xb2>
 800ba14:	9a01      	ldr	r2, [sp, #4]
 800ba16:	f845 c002 	str.w	ip, [r5, r2]
 800ba1a:	9a03      	ldr	r2, [sp, #12]
 800ba1c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ba20:	3304      	adds	r3, #4
 800ba22:	f1b9 0f00 	cmp.w	r9, #0
 800ba26:	d020      	beq.n	800ba6a <__multiply+0x142>
 800ba28:	6829      	ldr	r1, [r5, #0]
 800ba2a:	f104 0c14 	add.w	ip, r4, #20
 800ba2e:	46ae      	mov	lr, r5
 800ba30:	f04f 0a00 	mov.w	sl, #0
 800ba34:	f8bc b000 	ldrh.w	fp, [ip]
 800ba38:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ba3c:	fb09 220b 	mla	r2, r9, fp, r2
 800ba40:	4492      	add	sl, r2
 800ba42:	b289      	uxth	r1, r1
 800ba44:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ba48:	f84e 1b04 	str.w	r1, [lr], #4
 800ba4c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ba50:	f8be 1000 	ldrh.w	r1, [lr]
 800ba54:	0c12      	lsrs	r2, r2, #16
 800ba56:	fb09 1102 	mla	r1, r9, r2, r1
 800ba5a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ba5e:	4567      	cmp	r7, ip
 800ba60:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ba64:	d8e6      	bhi.n	800ba34 <__multiply+0x10c>
 800ba66:	9a01      	ldr	r2, [sp, #4]
 800ba68:	50a9      	str	r1, [r5, r2]
 800ba6a:	3504      	adds	r5, #4
 800ba6c:	e79a      	b.n	800b9a4 <__multiply+0x7c>
 800ba6e:	3e01      	subs	r6, #1
 800ba70:	e79c      	b.n	800b9ac <__multiply+0x84>
 800ba72:	bf00      	nop
 800ba74:	0800da30 	.word	0x0800da30
 800ba78:	0800dabc 	.word	0x0800dabc

0800ba7c <__pow5mult>:
 800ba7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba80:	4615      	mov	r5, r2
 800ba82:	f012 0203 	ands.w	r2, r2, #3
 800ba86:	4606      	mov	r6, r0
 800ba88:	460f      	mov	r7, r1
 800ba8a:	d007      	beq.n	800ba9c <__pow5mult+0x20>
 800ba8c:	4c25      	ldr	r4, [pc, #148]	; (800bb24 <__pow5mult+0xa8>)
 800ba8e:	3a01      	subs	r2, #1
 800ba90:	2300      	movs	r3, #0
 800ba92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ba96:	f7ff fe51 	bl	800b73c <__multadd>
 800ba9a:	4607      	mov	r7, r0
 800ba9c:	10ad      	asrs	r5, r5, #2
 800ba9e:	d03d      	beq.n	800bb1c <__pow5mult+0xa0>
 800baa0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800baa2:	b97c      	cbnz	r4, 800bac4 <__pow5mult+0x48>
 800baa4:	2010      	movs	r0, #16
 800baa6:	f7ff fdbf 	bl	800b628 <malloc>
 800baaa:	4602      	mov	r2, r0
 800baac:	6270      	str	r0, [r6, #36]	; 0x24
 800baae:	b928      	cbnz	r0, 800babc <__pow5mult+0x40>
 800bab0:	4b1d      	ldr	r3, [pc, #116]	; (800bb28 <__pow5mult+0xac>)
 800bab2:	481e      	ldr	r0, [pc, #120]	; (800bb2c <__pow5mult+0xb0>)
 800bab4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800bab8:	f001 f936 	bl	800cd28 <__assert_func>
 800babc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bac0:	6004      	str	r4, [r0, #0]
 800bac2:	60c4      	str	r4, [r0, #12]
 800bac4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bac8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bacc:	b94c      	cbnz	r4, 800bae2 <__pow5mult+0x66>
 800bace:	f240 2171 	movw	r1, #625	; 0x271
 800bad2:	4630      	mov	r0, r6
 800bad4:	f7ff ff12 	bl	800b8fc <__i2b>
 800bad8:	2300      	movs	r3, #0
 800bada:	f8c8 0008 	str.w	r0, [r8, #8]
 800bade:	4604      	mov	r4, r0
 800bae0:	6003      	str	r3, [r0, #0]
 800bae2:	f04f 0900 	mov.w	r9, #0
 800bae6:	07eb      	lsls	r3, r5, #31
 800bae8:	d50a      	bpl.n	800bb00 <__pow5mult+0x84>
 800baea:	4639      	mov	r1, r7
 800baec:	4622      	mov	r2, r4
 800baee:	4630      	mov	r0, r6
 800baf0:	f7ff ff1a 	bl	800b928 <__multiply>
 800baf4:	4639      	mov	r1, r7
 800baf6:	4680      	mov	r8, r0
 800baf8:	4630      	mov	r0, r6
 800bafa:	f7ff fdfd 	bl	800b6f8 <_Bfree>
 800bafe:	4647      	mov	r7, r8
 800bb00:	106d      	asrs	r5, r5, #1
 800bb02:	d00b      	beq.n	800bb1c <__pow5mult+0xa0>
 800bb04:	6820      	ldr	r0, [r4, #0]
 800bb06:	b938      	cbnz	r0, 800bb18 <__pow5mult+0x9c>
 800bb08:	4622      	mov	r2, r4
 800bb0a:	4621      	mov	r1, r4
 800bb0c:	4630      	mov	r0, r6
 800bb0e:	f7ff ff0b 	bl	800b928 <__multiply>
 800bb12:	6020      	str	r0, [r4, #0]
 800bb14:	f8c0 9000 	str.w	r9, [r0]
 800bb18:	4604      	mov	r4, r0
 800bb1a:	e7e4      	b.n	800bae6 <__pow5mult+0x6a>
 800bb1c:	4638      	mov	r0, r7
 800bb1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb22:	bf00      	nop
 800bb24:	0800dc08 	.word	0x0800dc08
 800bb28:	0800d9be 	.word	0x0800d9be
 800bb2c:	0800dabc 	.word	0x0800dabc

0800bb30 <__lshift>:
 800bb30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb34:	460c      	mov	r4, r1
 800bb36:	6849      	ldr	r1, [r1, #4]
 800bb38:	6923      	ldr	r3, [r4, #16]
 800bb3a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bb3e:	68a3      	ldr	r3, [r4, #8]
 800bb40:	4607      	mov	r7, r0
 800bb42:	4691      	mov	r9, r2
 800bb44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bb48:	f108 0601 	add.w	r6, r8, #1
 800bb4c:	42b3      	cmp	r3, r6
 800bb4e:	db0b      	blt.n	800bb68 <__lshift+0x38>
 800bb50:	4638      	mov	r0, r7
 800bb52:	f7ff fd91 	bl	800b678 <_Balloc>
 800bb56:	4605      	mov	r5, r0
 800bb58:	b948      	cbnz	r0, 800bb6e <__lshift+0x3e>
 800bb5a:	4602      	mov	r2, r0
 800bb5c:	4b2a      	ldr	r3, [pc, #168]	; (800bc08 <__lshift+0xd8>)
 800bb5e:	482b      	ldr	r0, [pc, #172]	; (800bc0c <__lshift+0xdc>)
 800bb60:	f240 11d9 	movw	r1, #473	; 0x1d9
 800bb64:	f001 f8e0 	bl	800cd28 <__assert_func>
 800bb68:	3101      	adds	r1, #1
 800bb6a:	005b      	lsls	r3, r3, #1
 800bb6c:	e7ee      	b.n	800bb4c <__lshift+0x1c>
 800bb6e:	2300      	movs	r3, #0
 800bb70:	f100 0114 	add.w	r1, r0, #20
 800bb74:	f100 0210 	add.w	r2, r0, #16
 800bb78:	4618      	mov	r0, r3
 800bb7a:	4553      	cmp	r3, sl
 800bb7c:	db37      	blt.n	800bbee <__lshift+0xbe>
 800bb7e:	6920      	ldr	r0, [r4, #16]
 800bb80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bb84:	f104 0314 	add.w	r3, r4, #20
 800bb88:	f019 091f 	ands.w	r9, r9, #31
 800bb8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bb90:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800bb94:	d02f      	beq.n	800bbf6 <__lshift+0xc6>
 800bb96:	f1c9 0e20 	rsb	lr, r9, #32
 800bb9a:	468a      	mov	sl, r1
 800bb9c:	f04f 0c00 	mov.w	ip, #0
 800bba0:	681a      	ldr	r2, [r3, #0]
 800bba2:	fa02 f209 	lsl.w	r2, r2, r9
 800bba6:	ea42 020c 	orr.w	r2, r2, ip
 800bbaa:	f84a 2b04 	str.w	r2, [sl], #4
 800bbae:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbb2:	4298      	cmp	r0, r3
 800bbb4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800bbb8:	d8f2      	bhi.n	800bba0 <__lshift+0x70>
 800bbba:	1b03      	subs	r3, r0, r4
 800bbbc:	3b15      	subs	r3, #21
 800bbbe:	f023 0303 	bic.w	r3, r3, #3
 800bbc2:	3304      	adds	r3, #4
 800bbc4:	f104 0215 	add.w	r2, r4, #21
 800bbc8:	4290      	cmp	r0, r2
 800bbca:	bf38      	it	cc
 800bbcc:	2304      	movcc	r3, #4
 800bbce:	f841 c003 	str.w	ip, [r1, r3]
 800bbd2:	f1bc 0f00 	cmp.w	ip, #0
 800bbd6:	d001      	beq.n	800bbdc <__lshift+0xac>
 800bbd8:	f108 0602 	add.w	r6, r8, #2
 800bbdc:	3e01      	subs	r6, #1
 800bbde:	4638      	mov	r0, r7
 800bbe0:	612e      	str	r6, [r5, #16]
 800bbe2:	4621      	mov	r1, r4
 800bbe4:	f7ff fd88 	bl	800b6f8 <_Bfree>
 800bbe8:	4628      	mov	r0, r5
 800bbea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbee:	f842 0f04 	str.w	r0, [r2, #4]!
 800bbf2:	3301      	adds	r3, #1
 800bbf4:	e7c1      	b.n	800bb7a <__lshift+0x4a>
 800bbf6:	3904      	subs	r1, #4
 800bbf8:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbfc:	f841 2f04 	str.w	r2, [r1, #4]!
 800bc00:	4298      	cmp	r0, r3
 800bc02:	d8f9      	bhi.n	800bbf8 <__lshift+0xc8>
 800bc04:	e7ea      	b.n	800bbdc <__lshift+0xac>
 800bc06:	bf00      	nop
 800bc08:	0800da30 	.word	0x0800da30
 800bc0c:	0800dabc 	.word	0x0800dabc

0800bc10 <__mcmp>:
 800bc10:	b530      	push	{r4, r5, lr}
 800bc12:	6902      	ldr	r2, [r0, #16]
 800bc14:	690c      	ldr	r4, [r1, #16]
 800bc16:	1b12      	subs	r2, r2, r4
 800bc18:	d10e      	bne.n	800bc38 <__mcmp+0x28>
 800bc1a:	f100 0314 	add.w	r3, r0, #20
 800bc1e:	3114      	adds	r1, #20
 800bc20:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bc24:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bc28:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bc2c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bc30:	42a5      	cmp	r5, r4
 800bc32:	d003      	beq.n	800bc3c <__mcmp+0x2c>
 800bc34:	d305      	bcc.n	800bc42 <__mcmp+0x32>
 800bc36:	2201      	movs	r2, #1
 800bc38:	4610      	mov	r0, r2
 800bc3a:	bd30      	pop	{r4, r5, pc}
 800bc3c:	4283      	cmp	r3, r0
 800bc3e:	d3f3      	bcc.n	800bc28 <__mcmp+0x18>
 800bc40:	e7fa      	b.n	800bc38 <__mcmp+0x28>
 800bc42:	f04f 32ff 	mov.w	r2, #4294967295
 800bc46:	e7f7      	b.n	800bc38 <__mcmp+0x28>

0800bc48 <__mdiff>:
 800bc48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc4c:	460c      	mov	r4, r1
 800bc4e:	4606      	mov	r6, r0
 800bc50:	4611      	mov	r1, r2
 800bc52:	4620      	mov	r0, r4
 800bc54:	4690      	mov	r8, r2
 800bc56:	f7ff ffdb 	bl	800bc10 <__mcmp>
 800bc5a:	1e05      	subs	r5, r0, #0
 800bc5c:	d110      	bne.n	800bc80 <__mdiff+0x38>
 800bc5e:	4629      	mov	r1, r5
 800bc60:	4630      	mov	r0, r6
 800bc62:	f7ff fd09 	bl	800b678 <_Balloc>
 800bc66:	b930      	cbnz	r0, 800bc76 <__mdiff+0x2e>
 800bc68:	4b3a      	ldr	r3, [pc, #232]	; (800bd54 <__mdiff+0x10c>)
 800bc6a:	4602      	mov	r2, r0
 800bc6c:	f240 2132 	movw	r1, #562	; 0x232
 800bc70:	4839      	ldr	r0, [pc, #228]	; (800bd58 <__mdiff+0x110>)
 800bc72:	f001 f859 	bl	800cd28 <__assert_func>
 800bc76:	2301      	movs	r3, #1
 800bc78:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bc7c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc80:	bfa4      	itt	ge
 800bc82:	4643      	movge	r3, r8
 800bc84:	46a0      	movge	r8, r4
 800bc86:	4630      	mov	r0, r6
 800bc88:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bc8c:	bfa6      	itte	ge
 800bc8e:	461c      	movge	r4, r3
 800bc90:	2500      	movge	r5, #0
 800bc92:	2501      	movlt	r5, #1
 800bc94:	f7ff fcf0 	bl	800b678 <_Balloc>
 800bc98:	b920      	cbnz	r0, 800bca4 <__mdiff+0x5c>
 800bc9a:	4b2e      	ldr	r3, [pc, #184]	; (800bd54 <__mdiff+0x10c>)
 800bc9c:	4602      	mov	r2, r0
 800bc9e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bca2:	e7e5      	b.n	800bc70 <__mdiff+0x28>
 800bca4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bca8:	6926      	ldr	r6, [r4, #16]
 800bcaa:	60c5      	str	r5, [r0, #12]
 800bcac:	f104 0914 	add.w	r9, r4, #20
 800bcb0:	f108 0514 	add.w	r5, r8, #20
 800bcb4:	f100 0e14 	add.w	lr, r0, #20
 800bcb8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bcbc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bcc0:	f108 0210 	add.w	r2, r8, #16
 800bcc4:	46f2      	mov	sl, lr
 800bcc6:	2100      	movs	r1, #0
 800bcc8:	f859 3b04 	ldr.w	r3, [r9], #4
 800bccc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bcd0:	fa1f f883 	uxth.w	r8, r3
 800bcd4:	fa11 f18b 	uxtah	r1, r1, fp
 800bcd8:	0c1b      	lsrs	r3, r3, #16
 800bcda:	eba1 0808 	sub.w	r8, r1, r8
 800bcde:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bce2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bce6:	fa1f f888 	uxth.w	r8, r8
 800bcea:	1419      	asrs	r1, r3, #16
 800bcec:	454e      	cmp	r6, r9
 800bcee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bcf2:	f84a 3b04 	str.w	r3, [sl], #4
 800bcf6:	d8e7      	bhi.n	800bcc8 <__mdiff+0x80>
 800bcf8:	1b33      	subs	r3, r6, r4
 800bcfa:	3b15      	subs	r3, #21
 800bcfc:	f023 0303 	bic.w	r3, r3, #3
 800bd00:	3304      	adds	r3, #4
 800bd02:	3415      	adds	r4, #21
 800bd04:	42a6      	cmp	r6, r4
 800bd06:	bf38      	it	cc
 800bd08:	2304      	movcc	r3, #4
 800bd0a:	441d      	add	r5, r3
 800bd0c:	4473      	add	r3, lr
 800bd0e:	469e      	mov	lr, r3
 800bd10:	462e      	mov	r6, r5
 800bd12:	4566      	cmp	r6, ip
 800bd14:	d30e      	bcc.n	800bd34 <__mdiff+0xec>
 800bd16:	f10c 0203 	add.w	r2, ip, #3
 800bd1a:	1b52      	subs	r2, r2, r5
 800bd1c:	f022 0203 	bic.w	r2, r2, #3
 800bd20:	3d03      	subs	r5, #3
 800bd22:	45ac      	cmp	ip, r5
 800bd24:	bf38      	it	cc
 800bd26:	2200      	movcc	r2, #0
 800bd28:	441a      	add	r2, r3
 800bd2a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800bd2e:	b17b      	cbz	r3, 800bd50 <__mdiff+0x108>
 800bd30:	6107      	str	r7, [r0, #16]
 800bd32:	e7a3      	b.n	800bc7c <__mdiff+0x34>
 800bd34:	f856 8b04 	ldr.w	r8, [r6], #4
 800bd38:	fa11 f288 	uxtah	r2, r1, r8
 800bd3c:	1414      	asrs	r4, r2, #16
 800bd3e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bd42:	b292      	uxth	r2, r2
 800bd44:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bd48:	f84e 2b04 	str.w	r2, [lr], #4
 800bd4c:	1421      	asrs	r1, r4, #16
 800bd4e:	e7e0      	b.n	800bd12 <__mdiff+0xca>
 800bd50:	3f01      	subs	r7, #1
 800bd52:	e7ea      	b.n	800bd2a <__mdiff+0xe2>
 800bd54:	0800da30 	.word	0x0800da30
 800bd58:	0800dabc 	.word	0x0800dabc

0800bd5c <__ulp>:
 800bd5c:	b082      	sub	sp, #8
 800bd5e:	ed8d 0b00 	vstr	d0, [sp]
 800bd62:	9b01      	ldr	r3, [sp, #4]
 800bd64:	4912      	ldr	r1, [pc, #72]	; (800bdb0 <__ulp+0x54>)
 800bd66:	4019      	ands	r1, r3
 800bd68:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800bd6c:	2900      	cmp	r1, #0
 800bd6e:	dd05      	ble.n	800bd7c <__ulp+0x20>
 800bd70:	2200      	movs	r2, #0
 800bd72:	460b      	mov	r3, r1
 800bd74:	ec43 2b10 	vmov	d0, r2, r3
 800bd78:	b002      	add	sp, #8
 800bd7a:	4770      	bx	lr
 800bd7c:	4249      	negs	r1, r1
 800bd7e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800bd82:	ea4f 5021 	mov.w	r0, r1, asr #20
 800bd86:	f04f 0200 	mov.w	r2, #0
 800bd8a:	f04f 0300 	mov.w	r3, #0
 800bd8e:	da04      	bge.n	800bd9a <__ulp+0x3e>
 800bd90:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800bd94:	fa41 f300 	asr.w	r3, r1, r0
 800bd98:	e7ec      	b.n	800bd74 <__ulp+0x18>
 800bd9a:	f1a0 0114 	sub.w	r1, r0, #20
 800bd9e:	291e      	cmp	r1, #30
 800bda0:	bfda      	itte	le
 800bda2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800bda6:	fa20 f101 	lsrle.w	r1, r0, r1
 800bdaa:	2101      	movgt	r1, #1
 800bdac:	460a      	mov	r2, r1
 800bdae:	e7e1      	b.n	800bd74 <__ulp+0x18>
 800bdb0:	7ff00000 	.word	0x7ff00000

0800bdb4 <__b2d>:
 800bdb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdb6:	6905      	ldr	r5, [r0, #16]
 800bdb8:	f100 0714 	add.w	r7, r0, #20
 800bdbc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800bdc0:	1f2e      	subs	r6, r5, #4
 800bdc2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bdc6:	4620      	mov	r0, r4
 800bdc8:	f7ff fd48 	bl	800b85c <__hi0bits>
 800bdcc:	f1c0 0320 	rsb	r3, r0, #32
 800bdd0:	280a      	cmp	r0, #10
 800bdd2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800be50 <__b2d+0x9c>
 800bdd6:	600b      	str	r3, [r1, #0]
 800bdd8:	dc14      	bgt.n	800be04 <__b2d+0x50>
 800bdda:	f1c0 0e0b 	rsb	lr, r0, #11
 800bdde:	fa24 f10e 	lsr.w	r1, r4, lr
 800bde2:	42b7      	cmp	r7, r6
 800bde4:	ea41 030c 	orr.w	r3, r1, ip
 800bde8:	bf34      	ite	cc
 800bdea:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bdee:	2100      	movcs	r1, #0
 800bdf0:	3015      	adds	r0, #21
 800bdf2:	fa04 f000 	lsl.w	r0, r4, r0
 800bdf6:	fa21 f10e 	lsr.w	r1, r1, lr
 800bdfa:	ea40 0201 	orr.w	r2, r0, r1
 800bdfe:	ec43 2b10 	vmov	d0, r2, r3
 800be02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be04:	42b7      	cmp	r7, r6
 800be06:	bf3a      	itte	cc
 800be08:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800be0c:	f1a5 0608 	subcc.w	r6, r5, #8
 800be10:	2100      	movcs	r1, #0
 800be12:	380b      	subs	r0, #11
 800be14:	d017      	beq.n	800be46 <__b2d+0x92>
 800be16:	f1c0 0c20 	rsb	ip, r0, #32
 800be1a:	fa04 f500 	lsl.w	r5, r4, r0
 800be1e:	42be      	cmp	r6, r7
 800be20:	fa21 f40c 	lsr.w	r4, r1, ip
 800be24:	ea45 0504 	orr.w	r5, r5, r4
 800be28:	bf8c      	ite	hi
 800be2a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800be2e:	2400      	movls	r4, #0
 800be30:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800be34:	fa01 f000 	lsl.w	r0, r1, r0
 800be38:	fa24 f40c 	lsr.w	r4, r4, ip
 800be3c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800be40:	ea40 0204 	orr.w	r2, r0, r4
 800be44:	e7db      	b.n	800bdfe <__b2d+0x4a>
 800be46:	ea44 030c 	orr.w	r3, r4, ip
 800be4a:	460a      	mov	r2, r1
 800be4c:	e7d7      	b.n	800bdfe <__b2d+0x4a>
 800be4e:	bf00      	nop
 800be50:	3ff00000 	.word	0x3ff00000

0800be54 <__d2b>:
 800be54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800be58:	4689      	mov	r9, r1
 800be5a:	2101      	movs	r1, #1
 800be5c:	ec57 6b10 	vmov	r6, r7, d0
 800be60:	4690      	mov	r8, r2
 800be62:	f7ff fc09 	bl	800b678 <_Balloc>
 800be66:	4604      	mov	r4, r0
 800be68:	b930      	cbnz	r0, 800be78 <__d2b+0x24>
 800be6a:	4602      	mov	r2, r0
 800be6c:	4b25      	ldr	r3, [pc, #148]	; (800bf04 <__d2b+0xb0>)
 800be6e:	4826      	ldr	r0, [pc, #152]	; (800bf08 <__d2b+0xb4>)
 800be70:	f240 310a 	movw	r1, #778	; 0x30a
 800be74:	f000 ff58 	bl	800cd28 <__assert_func>
 800be78:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800be7c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800be80:	bb35      	cbnz	r5, 800bed0 <__d2b+0x7c>
 800be82:	2e00      	cmp	r6, #0
 800be84:	9301      	str	r3, [sp, #4]
 800be86:	d028      	beq.n	800beda <__d2b+0x86>
 800be88:	4668      	mov	r0, sp
 800be8a:	9600      	str	r6, [sp, #0]
 800be8c:	f7ff fd06 	bl	800b89c <__lo0bits>
 800be90:	9900      	ldr	r1, [sp, #0]
 800be92:	b300      	cbz	r0, 800bed6 <__d2b+0x82>
 800be94:	9a01      	ldr	r2, [sp, #4]
 800be96:	f1c0 0320 	rsb	r3, r0, #32
 800be9a:	fa02 f303 	lsl.w	r3, r2, r3
 800be9e:	430b      	orrs	r3, r1
 800bea0:	40c2      	lsrs	r2, r0
 800bea2:	6163      	str	r3, [r4, #20]
 800bea4:	9201      	str	r2, [sp, #4]
 800bea6:	9b01      	ldr	r3, [sp, #4]
 800bea8:	61a3      	str	r3, [r4, #24]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	bf14      	ite	ne
 800beae:	2202      	movne	r2, #2
 800beb0:	2201      	moveq	r2, #1
 800beb2:	6122      	str	r2, [r4, #16]
 800beb4:	b1d5      	cbz	r5, 800beec <__d2b+0x98>
 800beb6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800beba:	4405      	add	r5, r0
 800bebc:	f8c9 5000 	str.w	r5, [r9]
 800bec0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bec4:	f8c8 0000 	str.w	r0, [r8]
 800bec8:	4620      	mov	r0, r4
 800beca:	b003      	add	sp, #12
 800becc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bed0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bed4:	e7d5      	b.n	800be82 <__d2b+0x2e>
 800bed6:	6161      	str	r1, [r4, #20]
 800bed8:	e7e5      	b.n	800bea6 <__d2b+0x52>
 800beda:	a801      	add	r0, sp, #4
 800bedc:	f7ff fcde 	bl	800b89c <__lo0bits>
 800bee0:	9b01      	ldr	r3, [sp, #4]
 800bee2:	6163      	str	r3, [r4, #20]
 800bee4:	2201      	movs	r2, #1
 800bee6:	6122      	str	r2, [r4, #16]
 800bee8:	3020      	adds	r0, #32
 800beea:	e7e3      	b.n	800beb4 <__d2b+0x60>
 800beec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bef0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bef4:	f8c9 0000 	str.w	r0, [r9]
 800bef8:	6918      	ldr	r0, [r3, #16]
 800befa:	f7ff fcaf 	bl	800b85c <__hi0bits>
 800befe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bf02:	e7df      	b.n	800bec4 <__d2b+0x70>
 800bf04:	0800da30 	.word	0x0800da30
 800bf08:	0800dabc 	.word	0x0800dabc

0800bf0c <__ratio>:
 800bf0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf10:	4688      	mov	r8, r1
 800bf12:	4669      	mov	r1, sp
 800bf14:	4681      	mov	r9, r0
 800bf16:	f7ff ff4d 	bl	800bdb4 <__b2d>
 800bf1a:	a901      	add	r1, sp, #4
 800bf1c:	4640      	mov	r0, r8
 800bf1e:	ec55 4b10 	vmov	r4, r5, d0
 800bf22:	f7ff ff47 	bl	800bdb4 <__b2d>
 800bf26:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bf2a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800bf2e:	eba3 0c02 	sub.w	ip, r3, r2
 800bf32:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bf36:	1a9b      	subs	r3, r3, r2
 800bf38:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800bf3c:	ec51 0b10 	vmov	r0, r1, d0
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	bfd6      	itet	le
 800bf44:	460a      	movle	r2, r1
 800bf46:	462a      	movgt	r2, r5
 800bf48:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bf4c:	468b      	mov	fp, r1
 800bf4e:	462f      	mov	r7, r5
 800bf50:	bfd4      	ite	le
 800bf52:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800bf56:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bf5a:	4620      	mov	r0, r4
 800bf5c:	ee10 2a10 	vmov	r2, s0
 800bf60:	465b      	mov	r3, fp
 800bf62:	4639      	mov	r1, r7
 800bf64:	f7f4 fc92 	bl	800088c <__aeabi_ddiv>
 800bf68:	ec41 0b10 	vmov	d0, r0, r1
 800bf6c:	b003      	add	sp, #12
 800bf6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bf72 <__copybits>:
 800bf72:	3901      	subs	r1, #1
 800bf74:	b570      	push	{r4, r5, r6, lr}
 800bf76:	1149      	asrs	r1, r1, #5
 800bf78:	6914      	ldr	r4, [r2, #16]
 800bf7a:	3101      	adds	r1, #1
 800bf7c:	f102 0314 	add.w	r3, r2, #20
 800bf80:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bf84:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bf88:	1f05      	subs	r5, r0, #4
 800bf8a:	42a3      	cmp	r3, r4
 800bf8c:	d30c      	bcc.n	800bfa8 <__copybits+0x36>
 800bf8e:	1aa3      	subs	r3, r4, r2
 800bf90:	3b11      	subs	r3, #17
 800bf92:	f023 0303 	bic.w	r3, r3, #3
 800bf96:	3211      	adds	r2, #17
 800bf98:	42a2      	cmp	r2, r4
 800bf9a:	bf88      	it	hi
 800bf9c:	2300      	movhi	r3, #0
 800bf9e:	4418      	add	r0, r3
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	4288      	cmp	r0, r1
 800bfa4:	d305      	bcc.n	800bfb2 <__copybits+0x40>
 800bfa6:	bd70      	pop	{r4, r5, r6, pc}
 800bfa8:	f853 6b04 	ldr.w	r6, [r3], #4
 800bfac:	f845 6f04 	str.w	r6, [r5, #4]!
 800bfb0:	e7eb      	b.n	800bf8a <__copybits+0x18>
 800bfb2:	f840 3b04 	str.w	r3, [r0], #4
 800bfb6:	e7f4      	b.n	800bfa2 <__copybits+0x30>

0800bfb8 <__any_on>:
 800bfb8:	f100 0214 	add.w	r2, r0, #20
 800bfbc:	6900      	ldr	r0, [r0, #16]
 800bfbe:	114b      	asrs	r3, r1, #5
 800bfc0:	4298      	cmp	r0, r3
 800bfc2:	b510      	push	{r4, lr}
 800bfc4:	db11      	blt.n	800bfea <__any_on+0x32>
 800bfc6:	dd0a      	ble.n	800bfde <__any_on+0x26>
 800bfc8:	f011 011f 	ands.w	r1, r1, #31
 800bfcc:	d007      	beq.n	800bfde <__any_on+0x26>
 800bfce:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bfd2:	fa24 f001 	lsr.w	r0, r4, r1
 800bfd6:	fa00 f101 	lsl.w	r1, r0, r1
 800bfda:	428c      	cmp	r4, r1
 800bfdc:	d10b      	bne.n	800bff6 <__any_on+0x3e>
 800bfde:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bfe2:	4293      	cmp	r3, r2
 800bfe4:	d803      	bhi.n	800bfee <__any_on+0x36>
 800bfe6:	2000      	movs	r0, #0
 800bfe8:	bd10      	pop	{r4, pc}
 800bfea:	4603      	mov	r3, r0
 800bfec:	e7f7      	b.n	800bfde <__any_on+0x26>
 800bfee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bff2:	2900      	cmp	r1, #0
 800bff4:	d0f5      	beq.n	800bfe2 <__any_on+0x2a>
 800bff6:	2001      	movs	r0, #1
 800bff8:	e7f6      	b.n	800bfe8 <__any_on+0x30>

0800bffa <_calloc_r>:
 800bffa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bffc:	fba1 2402 	umull	r2, r4, r1, r2
 800c000:	b94c      	cbnz	r4, 800c016 <_calloc_r+0x1c>
 800c002:	4611      	mov	r1, r2
 800c004:	9201      	str	r2, [sp, #4]
 800c006:	f000 f87b 	bl	800c100 <_malloc_r>
 800c00a:	9a01      	ldr	r2, [sp, #4]
 800c00c:	4605      	mov	r5, r0
 800c00e:	b930      	cbnz	r0, 800c01e <_calloc_r+0x24>
 800c010:	4628      	mov	r0, r5
 800c012:	b003      	add	sp, #12
 800c014:	bd30      	pop	{r4, r5, pc}
 800c016:	220c      	movs	r2, #12
 800c018:	6002      	str	r2, [r0, #0]
 800c01a:	2500      	movs	r5, #0
 800c01c:	e7f8      	b.n	800c010 <_calloc_r+0x16>
 800c01e:	4621      	mov	r1, r4
 800c020:	f7fc fb04 	bl	800862c <memset>
 800c024:	e7f4      	b.n	800c010 <_calloc_r+0x16>
	...

0800c028 <_free_r>:
 800c028:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c02a:	2900      	cmp	r1, #0
 800c02c:	d044      	beq.n	800c0b8 <_free_r+0x90>
 800c02e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c032:	9001      	str	r0, [sp, #4]
 800c034:	2b00      	cmp	r3, #0
 800c036:	f1a1 0404 	sub.w	r4, r1, #4
 800c03a:	bfb8      	it	lt
 800c03c:	18e4      	addlt	r4, r4, r3
 800c03e:	f001 f877 	bl	800d130 <__malloc_lock>
 800c042:	4a1e      	ldr	r2, [pc, #120]	; (800c0bc <_free_r+0x94>)
 800c044:	9801      	ldr	r0, [sp, #4]
 800c046:	6813      	ldr	r3, [r2, #0]
 800c048:	b933      	cbnz	r3, 800c058 <_free_r+0x30>
 800c04a:	6063      	str	r3, [r4, #4]
 800c04c:	6014      	str	r4, [r2, #0]
 800c04e:	b003      	add	sp, #12
 800c050:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c054:	f001 b872 	b.w	800d13c <__malloc_unlock>
 800c058:	42a3      	cmp	r3, r4
 800c05a:	d908      	bls.n	800c06e <_free_r+0x46>
 800c05c:	6825      	ldr	r5, [r4, #0]
 800c05e:	1961      	adds	r1, r4, r5
 800c060:	428b      	cmp	r3, r1
 800c062:	bf01      	itttt	eq
 800c064:	6819      	ldreq	r1, [r3, #0]
 800c066:	685b      	ldreq	r3, [r3, #4]
 800c068:	1949      	addeq	r1, r1, r5
 800c06a:	6021      	streq	r1, [r4, #0]
 800c06c:	e7ed      	b.n	800c04a <_free_r+0x22>
 800c06e:	461a      	mov	r2, r3
 800c070:	685b      	ldr	r3, [r3, #4]
 800c072:	b10b      	cbz	r3, 800c078 <_free_r+0x50>
 800c074:	42a3      	cmp	r3, r4
 800c076:	d9fa      	bls.n	800c06e <_free_r+0x46>
 800c078:	6811      	ldr	r1, [r2, #0]
 800c07a:	1855      	adds	r5, r2, r1
 800c07c:	42a5      	cmp	r5, r4
 800c07e:	d10b      	bne.n	800c098 <_free_r+0x70>
 800c080:	6824      	ldr	r4, [r4, #0]
 800c082:	4421      	add	r1, r4
 800c084:	1854      	adds	r4, r2, r1
 800c086:	42a3      	cmp	r3, r4
 800c088:	6011      	str	r1, [r2, #0]
 800c08a:	d1e0      	bne.n	800c04e <_free_r+0x26>
 800c08c:	681c      	ldr	r4, [r3, #0]
 800c08e:	685b      	ldr	r3, [r3, #4]
 800c090:	6053      	str	r3, [r2, #4]
 800c092:	4421      	add	r1, r4
 800c094:	6011      	str	r1, [r2, #0]
 800c096:	e7da      	b.n	800c04e <_free_r+0x26>
 800c098:	d902      	bls.n	800c0a0 <_free_r+0x78>
 800c09a:	230c      	movs	r3, #12
 800c09c:	6003      	str	r3, [r0, #0]
 800c09e:	e7d6      	b.n	800c04e <_free_r+0x26>
 800c0a0:	6825      	ldr	r5, [r4, #0]
 800c0a2:	1961      	adds	r1, r4, r5
 800c0a4:	428b      	cmp	r3, r1
 800c0a6:	bf04      	itt	eq
 800c0a8:	6819      	ldreq	r1, [r3, #0]
 800c0aa:	685b      	ldreq	r3, [r3, #4]
 800c0ac:	6063      	str	r3, [r4, #4]
 800c0ae:	bf04      	itt	eq
 800c0b0:	1949      	addeq	r1, r1, r5
 800c0b2:	6021      	streq	r1, [r4, #0]
 800c0b4:	6054      	str	r4, [r2, #4]
 800c0b6:	e7ca      	b.n	800c04e <_free_r+0x26>
 800c0b8:	b003      	add	sp, #12
 800c0ba:	bd30      	pop	{r4, r5, pc}
 800c0bc:	20000504 	.word	0x20000504

0800c0c0 <sbrk_aligned>:
 800c0c0:	b570      	push	{r4, r5, r6, lr}
 800c0c2:	4e0e      	ldr	r6, [pc, #56]	; (800c0fc <sbrk_aligned+0x3c>)
 800c0c4:	460c      	mov	r4, r1
 800c0c6:	6831      	ldr	r1, [r6, #0]
 800c0c8:	4605      	mov	r5, r0
 800c0ca:	b911      	cbnz	r1, 800c0d2 <sbrk_aligned+0x12>
 800c0cc:	f000 fd28 	bl	800cb20 <_sbrk_r>
 800c0d0:	6030      	str	r0, [r6, #0]
 800c0d2:	4621      	mov	r1, r4
 800c0d4:	4628      	mov	r0, r5
 800c0d6:	f000 fd23 	bl	800cb20 <_sbrk_r>
 800c0da:	1c43      	adds	r3, r0, #1
 800c0dc:	d00a      	beq.n	800c0f4 <sbrk_aligned+0x34>
 800c0de:	1cc4      	adds	r4, r0, #3
 800c0e0:	f024 0403 	bic.w	r4, r4, #3
 800c0e4:	42a0      	cmp	r0, r4
 800c0e6:	d007      	beq.n	800c0f8 <sbrk_aligned+0x38>
 800c0e8:	1a21      	subs	r1, r4, r0
 800c0ea:	4628      	mov	r0, r5
 800c0ec:	f000 fd18 	bl	800cb20 <_sbrk_r>
 800c0f0:	3001      	adds	r0, #1
 800c0f2:	d101      	bne.n	800c0f8 <sbrk_aligned+0x38>
 800c0f4:	f04f 34ff 	mov.w	r4, #4294967295
 800c0f8:	4620      	mov	r0, r4
 800c0fa:	bd70      	pop	{r4, r5, r6, pc}
 800c0fc:	20000508 	.word	0x20000508

0800c100 <_malloc_r>:
 800c100:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c104:	1ccd      	adds	r5, r1, #3
 800c106:	f025 0503 	bic.w	r5, r5, #3
 800c10a:	3508      	adds	r5, #8
 800c10c:	2d0c      	cmp	r5, #12
 800c10e:	bf38      	it	cc
 800c110:	250c      	movcc	r5, #12
 800c112:	2d00      	cmp	r5, #0
 800c114:	4607      	mov	r7, r0
 800c116:	db01      	blt.n	800c11c <_malloc_r+0x1c>
 800c118:	42a9      	cmp	r1, r5
 800c11a:	d905      	bls.n	800c128 <_malloc_r+0x28>
 800c11c:	230c      	movs	r3, #12
 800c11e:	603b      	str	r3, [r7, #0]
 800c120:	2600      	movs	r6, #0
 800c122:	4630      	mov	r0, r6
 800c124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c128:	4e2e      	ldr	r6, [pc, #184]	; (800c1e4 <_malloc_r+0xe4>)
 800c12a:	f001 f801 	bl	800d130 <__malloc_lock>
 800c12e:	6833      	ldr	r3, [r6, #0]
 800c130:	461c      	mov	r4, r3
 800c132:	bb34      	cbnz	r4, 800c182 <_malloc_r+0x82>
 800c134:	4629      	mov	r1, r5
 800c136:	4638      	mov	r0, r7
 800c138:	f7ff ffc2 	bl	800c0c0 <sbrk_aligned>
 800c13c:	1c43      	adds	r3, r0, #1
 800c13e:	4604      	mov	r4, r0
 800c140:	d14d      	bne.n	800c1de <_malloc_r+0xde>
 800c142:	6834      	ldr	r4, [r6, #0]
 800c144:	4626      	mov	r6, r4
 800c146:	2e00      	cmp	r6, #0
 800c148:	d140      	bne.n	800c1cc <_malloc_r+0xcc>
 800c14a:	6823      	ldr	r3, [r4, #0]
 800c14c:	4631      	mov	r1, r6
 800c14e:	4638      	mov	r0, r7
 800c150:	eb04 0803 	add.w	r8, r4, r3
 800c154:	f000 fce4 	bl	800cb20 <_sbrk_r>
 800c158:	4580      	cmp	r8, r0
 800c15a:	d13a      	bne.n	800c1d2 <_malloc_r+0xd2>
 800c15c:	6821      	ldr	r1, [r4, #0]
 800c15e:	3503      	adds	r5, #3
 800c160:	1a6d      	subs	r5, r5, r1
 800c162:	f025 0503 	bic.w	r5, r5, #3
 800c166:	3508      	adds	r5, #8
 800c168:	2d0c      	cmp	r5, #12
 800c16a:	bf38      	it	cc
 800c16c:	250c      	movcc	r5, #12
 800c16e:	4629      	mov	r1, r5
 800c170:	4638      	mov	r0, r7
 800c172:	f7ff ffa5 	bl	800c0c0 <sbrk_aligned>
 800c176:	3001      	adds	r0, #1
 800c178:	d02b      	beq.n	800c1d2 <_malloc_r+0xd2>
 800c17a:	6823      	ldr	r3, [r4, #0]
 800c17c:	442b      	add	r3, r5
 800c17e:	6023      	str	r3, [r4, #0]
 800c180:	e00e      	b.n	800c1a0 <_malloc_r+0xa0>
 800c182:	6822      	ldr	r2, [r4, #0]
 800c184:	1b52      	subs	r2, r2, r5
 800c186:	d41e      	bmi.n	800c1c6 <_malloc_r+0xc6>
 800c188:	2a0b      	cmp	r2, #11
 800c18a:	d916      	bls.n	800c1ba <_malloc_r+0xba>
 800c18c:	1961      	adds	r1, r4, r5
 800c18e:	42a3      	cmp	r3, r4
 800c190:	6025      	str	r5, [r4, #0]
 800c192:	bf18      	it	ne
 800c194:	6059      	strne	r1, [r3, #4]
 800c196:	6863      	ldr	r3, [r4, #4]
 800c198:	bf08      	it	eq
 800c19a:	6031      	streq	r1, [r6, #0]
 800c19c:	5162      	str	r2, [r4, r5]
 800c19e:	604b      	str	r3, [r1, #4]
 800c1a0:	4638      	mov	r0, r7
 800c1a2:	f104 060b 	add.w	r6, r4, #11
 800c1a6:	f000 ffc9 	bl	800d13c <__malloc_unlock>
 800c1aa:	f026 0607 	bic.w	r6, r6, #7
 800c1ae:	1d23      	adds	r3, r4, #4
 800c1b0:	1af2      	subs	r2, r6, r3
 800c1b2:	d0b6      	beq.n	800c122 <_malloc_r+0x22>
 800c1b4:	1b9b      	subs	r3, r3, r6
 800c1b6:	50a3      	str	r3, [r4, r2]
 800c1b8:	e7b3      	b.n	800c122 <_malloc_r+0x22>
 800c1ba:	6862      	ldr	r2, [r4, #4]
 800c1bc:	42a3      	cmp	r3, r4
 800c1be:	bf0c      	ite	eq
 800c1c0:	6032      	streq	r2, [r6, #0]
 800c1c2:	605a      	strne	r2, [r3, #4]
 800c1c4:	e7ec      	b.n	800c1a0 <_malloc_r+0xa0>
 800c1c6:	4623      	mov	r3, r4
 800c1c8:	6864      	ldr	r4, [r4, #4]
 800c1ca:	e7b2      	b.n	800c132 <_malloc_r+0x32>
 800c1cc:	4634      	mov	r4, r6
 800c1ce:	6876      	ldr	r6, [r6, #4]
 800c1d0:	e7b9      	b.n	800c146 <_malloc_r+0x46>
 800c1d2:	230c      	movs	r3, #12
 800c1d4:	603b      	str	r3, [r7, #0]
 800c1d6:	4638      	mov	r0, r7
 800c1d8:	f000 ffb0 	bl	800d13c <__malloc_unlock>
 800c1dc:	e7a1      	b.n	800c122 <_malloc_r+0x22>
 800c1de:	6025      	str	r5, [r4, #0]
 800c1e0:	e7de      	b.n	800c1a0 <_malloc_r+0xa0>
 800c1e2:	bf00      	nop
 800c1e4:	20000504 	.word	0x20000504

0800c1e8 <__ssputs_r>:
 800c1e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1ec:	688e      	ldr	r6, [r1, #8]
 800c1ee:	429e      	cmp	r6, r3
 800c1f0:	4682      	mov	sl, r0
 800c1f2:	460c      	mov	r4, r1
 800c1f4:	4690      	mov	r8, r2
 800c1f6:	461f      	mov	r7, r3
 800c1f8:	d838      	bhi.n	800c26c <__ssputs_r+0x84>
 800c1fa:	898a      	ldrh	r2, [r1, #12]
 800c1fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c200:	d032      	beq.n	800c268 <__ssputs_r+0x80>
 800c202:	6825      	ldr	r5, [r4, #0]
 800c204:	6909      	ldr	r1, [r1, #16]
 800c206:	eba5 0901 	sub.w	r9, r5, r1
 800c20a:	6965      	ldr	r5, [r4, #20]
 800c20c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c210:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c214:	3301      	adds	r3, #1
 800c216:	444b      	add	r3, r9
 800c218:	106d      	asrs	r5, r5, #1
 800c21a:	429d      	cmp	r5, r3
 800c21c:	bf38      	it	cc
 800c21e:	461d      	movcc	r5, r3
 800c220:	0553      	lsls	r3, r2, #21
 800c222:	d531      	bpl.n	800c288 <__ssputs_r+0xa0>
 800c224:	4629      	mov	r1, r5
 800c226:	f7ff ff6b 	bl	800c100 <_malloc_r>
 800c22a:	4606      	mov	r6, r0
 800c22c:	b950      	cbnz	r0, 800c244 <__ssputs_r+0x5c>
 800c22e:	230c      	movs	r3, #12
 800c230:	f8ca 3000 	str.w	r3, [sl]
 800c234:	89a3      	ldrh	r3, [r4, #12]
 800c236:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c23a:	81a3      	strh	r3, [r4, #12]
 800c23c:	f04f 30ff 	mov.w	r0, #4294967295
 800c240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c244:	6921      	ldr	r1, [r4, #16]
 800c246:	464a      	mov	r2, r9
 800c248:	f7ff fa08 	bl	800b65c <memcpy>
 800c24c:	89a3      	ldrh	r3, [r4, #12]
 800c24e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c252:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c256:	81a3      	strh	r3, [r4, #12]
 800c258:	6126      	str	r6, [r4, #16]
 800c25a:	6165      	str	r5, [r4, #20]
 800c25c:	444e      	add	r6, r9
 800c25e:	eba5 0509 	sub.w	r5, r5, r9
 800c262:	6026      	str	r6, [r4, #0]
 800c264:	60a5      	str	r5, [r4, #8]
 800c266:	463e      	mov	r6, r7
 800c268:	42be      	cmp	r6, r7
 800c26a:	d900      	bls.n	800c26e <__ssputs_r+0x86>
 800c26c:	463e      	mov	r6, r7
 800c26e:	6820      	ldr	r0, [r4, #0]
 800c270:	4632      	mov	r2, r6
 800c272:	4641      	mov	r1, r8
 800c274:	f000 ff42 	bl	800d0fc <memmove>
 800c278:	68a3      	ldr	r3, [r4, #8]
 800c27a:	1b9b      	subs	r3, r3, r6
 800c27c:	60a3      	str	r3, [r4, #8]
 800c27e:	6823      	ldr	r3, [r4, #0]
 800c280:	4433      	add	r3, r6
 800c282:	6023      	str	r3, [r4, #0]
 800c284:	2000      	movs	r0, #0
 800c286:	e7db      	b.n	800c240 <__ssputs_r+0x58>
 800c288:	462a      	mov	r2, r5
 800c28a:	f000 ff5d 	bl	800d148 <_realloc_r>
 800c28e:	4606      	mov	r6, r0
 800c290:	2800      	cmp	r0, #0
 800c292:	d1e1      	bne.n	800c258 <__ssputs_r+0x70>
 800c294:	6921      	ldr	r1, [r4, #16]
 800c296:	4650      	mov	r0, sl
 800c298:	f7ff fec6 	bl	800c028 <_free_r>
 800c29c:	e7c7      	b.n	800c22e <__ssputs_r+0x46>
	...

0800c2a0 <_svfiprintf_r>:
 800c2a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2a4:	4698      	mov	r8, r3
 800c2a6:	898b      	ldrh	r3, [r1, #12]
 800c2a8:	061b      	lsls	r3, r3, #24
 800c2aa:	b09d      	sub	sp, #116	; 0x74
 800c2ac:	4607      	mov	r7, r0
 800c2ae:	460d      	mov	r5, r1
 800c2b0:	4614      	mov	r4, r2
 800c2b2:	d50e      	bpl.n	800c2d2 <_svfiprintf_r+0x32>
 800c2b4:	690b      	ldr	r3, [r1, #16]
 800c2b6:	b963      	cbnz	r3, 800c2d2 <_svfiprintf_r+0x32>
 800c2b8:	2140      	movs	r1, #64	; 0x40
 800c2ba:	f7ff ff21 	bl	800c100 <_malloc_r>
 800c2be:	6028      	str	r0, [r5, #0]
 800c2c0:	6128      	str	r0, [r5, #16]
 800c2c2:	b920      	cbnz	r0, 800c2ce <_svfiprintf_r+0x2e>
 800c2c4:	230c      	movs	r3, #12
 800c2c6:	603b      	str	r3, [r7, #0]
 800c2c8:	f04f 30ff 	mov.w	r0, #4294967295
 800c2cc:	e0d1      	b.n	800c472 <_svfiprintf_r+0x1d2>
 800c2ce:	2340      	movs	r3, #64	; 0x40
 800c2d0:	616b      	str	r3, [r5, #20]
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	9309      	str	r3, [sp, #36]	; 0x24
 800c2d6:	2320      	movs	r3, #32
 800c2d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c2dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800c2e0:	2330      	movs	r3, #48	; 0x30
 800c2e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c48c <_svfiprintf_r+0x1ec>
 800c2e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c2ea:	f04f 0901 	mov.w	r9, #1
 800c2ee:	4623      	mov	r3, r4
 800c2f0:	469a      	mov	sl, r3
 800c2f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c2f6:	b10a      	cbz	r2, 800c2fc <_svfiprintf_r+0x5c>
 800c2f8:	2a25      	cmp	r2, #37	; 0x25
 800c2fa:	d1f9      	bne.n	800c2f0 <_svfiprintf_r+0x50>
 800c2fc:	ebba 0b04 	subs.w	fp, sl, r4
 800c300:	d00b      	beq.n	800c31a <_svfiprintf_r+0x7a>
 800c302:	465b      	mov	r3, fp
 800c304:	4622      	mov	r2, r4
 800c306:	4629      	mov	r1, r5
 800c308:	4638      	mov	r0, r7
 800c30a:	f7ff ff6d 	bl	800c1e8 <__ssputs_r>
 800c30e:	3001      	adds	r0, #1
 800c310:	f000 80aa 	beq.w	800c468 <_svfiprintf_r+0x1c8>
 800c314:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c316:	445a      	add	r2, fp
 800c318:	9209      	str	r2, [sp, #36]	; 0x24
 800c31a:	f89a 3000 	ldrb.w	r3, [sl]
 800c31e:	2b00      	cmp	r3, #0
 800c320:	f000 80a2 	beq.w	800c468 <_svfiprintf_r+0x1c8>
 800c324:	2300      	movs	r3, #0
 800c326:	f04f 32ff 	mov.w	r2, #4294967295
 800c32a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c32e:	f10a 0a01 	add.w	sl, sl, #1
 800c332:	9304      	str	r3, [sp, #16]
 800c334:	9307      	str	r3, [sp, #28]
 800c336:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c33a:	931a      	str	r3, [sp, #104]	; 0x68
 800c33c:	4654      	mov	r4, sl
 800c33e:	2205      	movs	r2, #5
 800c340:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c344:	4851      	ldr	r0, [pc, #324]	; (800c48c <_svfiprintf_r+0x1ec>)
 800c346:	f7f3 ff6b 	bl	8000220 <memchr>
 800c34a:	9a04      	ldr	r2, [sp, #16]
 800c34c:	b9d8      	cbnz	r0, 800c386 <_svfiprintf_r+0xe6>
 800c34e:	06d0      	lsls	r0, r2, #27
 800c350:	bf44      	itt	mi
 800c352:	2320      	movmi	r3, #32
 800c354:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c358:	0711      	lsls	r1, r2, #28
 800c35a:	bf44      	itt	mi
 800c35c:	232b      	movmi	r3, #43	; 0x2b
 800c35e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c362:	f89a 3000 	ldrb.w	r3, [sl]
 800c366:	2b2a      	cmp	r3, #42	; 0x2a
 800c368:	d015      	beq.n	800c396 <_svfiprintf_r+0xf6>
 800c36a:	9a07      	ldr	r2, [sp, #28]
 800c36c:	4654      	mov	r4, sl
 800c36e:	2000      	movs	r0, #0
 800c370:	f04f 0c0a 	mov.w	ip, #10
 800c374:	4621      	mov	r1, r4
 800c376:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c37a:	3b30      	subs	r3, #48	; 0x30
 800c37c:	2b09      	cmp	r3, #9
 800c37e:	d94e      	bls.n	800c41e <_svfiprintf_r+0x17e>
 800c380:	b1b0      	cbz	r0, 800c3b0 <_svfiprintf_r+0x110>
 800c382:	9207      	str	r2, [sp, #28]
 800c384:	e014      	b.n	800c3b0 <_svfiprintf_r+0x110>
 800c386:	eba0 0308 	sub.w	r3, r0, r8
 800c38a:	fa09 f303 	lsl.w	r3, r9, r3
 800c38e:	4313      	orrs	r3, r2
 800c390:	9304      	str	r3, [sp, #16]
 800c392:	46a2      	mov	sl, r4
 800c394:	e7d2      	b.n	800c33c <_svfiprintf_r+0x9c>
 800c396:	9b03      	ldr	r3, [sp, #12]
 800c398:	1d19      	adds	r1, r3, #4
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	9103      	str	r1, [sp, #12]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	bfbb      	ittet	lt
 800c3a2:	425b      	neglt	r3, r3
 800c3a4:	f042 0202 	orrlt.w	r2, r2, #2
 800c3a8:	9307      	strge	r3, [sp, #28]
 800c3aa:	9307      	strlt	r3, [sp, #28]
 800c3ac:	bfb8      	it	lt
 800c3ae:	9204      	strlt	r2, [sp, #16]
 800c3b0:	7823      	ldrb	r3, [r4, #0]
 800c3b2:	2b2e      	cmp	r3, #46	; 0x2e
 800c3b4:	d10c      	bne.n	800c3d0 <_svfiprintf_r+0x130>
 800c3b6:	7863      	ldrb	r3, [r4, #1]
 800c3b8:	2b2a      	cmp	r3, #42	; 0x2a
 800c3ba:	d135      	bne.n	800c428 <_svfiprintf_r+0x188>
 800c3bc:	9b03      	ldr	r3, [sp, #12]
 800c3be:	1d1a      	adds	r2, r3, #4
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	9203      	str	r2, [sp, #12]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	bfb8      	it	lt
 800c3c8:	f04f 33ff 	movlt.w	r3, #4294967295
 800c3cc:	3402      	adds	r4, #2
 800c3ce:	9305      	str	r3, [sp, #20]
 800c3d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c49c <_svfiprintf_r+0x1fc>
 800c3d4:	7821      	ldrb	r1, [r4, #0]
 800c3d6:	2203      	movs	r2, #3
 800c3d8:	4650      	mov	r0, sl
 800c3da:	f7f3 ff21 	bl	8000220 <memchr>
 800c3de:	b140      	cbz	r0, 800c3f2 <_svfiprintf_r+0x152>
 800c3e0:	2340      	movs	r3, #64	; 0x40
 800c3e2:	eba0 000a 	sub.w	r0, r0, sl
 800c3e6:	fa03 f000 	lsl.w	r0, r3, r0
 800c3ea:	9b04      	ldr	r3, [sp, #16]
 800c3ec:	4303      	orrs	r3, r0
 800c3ee:	3401      	adds	r4, #1
 800c3f0:	9304      	str	r3, [sp, #16]
 800c3f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3f6:	4826      	ldr	r0, [pc, #152]	; (800c490 <_svfiprintf_r+0x1f0>)
 800c3f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c3fc:	2206      	movs	r2, #6
 800c3fe:	f7f3 ff0f 	bl	8000220 <memchr>
 800c402:	2800      	cmp	r0, #0
 800c404:	d038      	beq.n	800c478 <_svfiprintf_r+0x1d8>
 800c406:	4b23      	ldr	r3, [pc, #140]	; (800c494 <_svfiprintf_r+0x1f4>)
 800c408:	bb1b      	cbnz	r3, 800c452 <_svfiprintf_r+0x1b2>
 800c40a:	9b03      	ldr	r3, [sp, #12]
 800c40c:	3307      	adds	r3, #7
 800c40e:	f023 0307 	bic.w	r3, r3, #7
 800c412:	3308      	adds	r3, #8
 800c414:	9303      	str	r3, [sp, #12]
 800c416:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c418:	4433      	add	r3, r6
 800c41a:	9309      	str	r3, [sp, #36]	; 0x24
 800c41c:	e767      	b.n	800c2ee <_svfiprintf_r+0x4e>
 800c41e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c422:	460c      	mov	r4, r1
 800c424:	2001      	movs	r0, #1
 800c426:	e7a5      	b.n	800c374 <_svfiprintf_r+0xd4>
 800c428:	2300      	movs	r3, #0
 800c42a:	3401      	adds	r4, #1
 800c42c:	9305      	str	r3, [sp, #20]
 800c42e:	4619      	mov	r1, r3
 800c430:	f04f 0c0a 	mov.w	ip, #10
 800c434:	4620      	mov	r0, r4
 800c436:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c43a:	3a30      	subs	r2, #48	; 0x30
 800c43c:	2a09      	cmp	r2, #9
 800c43e:	d903      	bls.n	800c448 <_svfiprintf_r+0x1a8>
 800c440:	2b00      	cmp	r3, #0
 800c442:	d0c5      	beq.n	800c3d0 <_svfiprintf_r+0x130>
 800c444:	9105      	str	r1, [sp, #20]
 800c446:	e7c3      	b.n	800c3d0 <_svfiprintf_r+0x130>
 800c448:	fb0c 2101 	mla	r1, ip, r1, r2
 800c44c:	4604      	mov	r4, r0
 800c44e:	2301      	movs	r3, #1
 800c450:	e7f0      	b.n	800c434 <_svfiprintf_r+0x194>
 800c452:	ab03      	add	r3, sp, #12
 800c454:	9300      	str	r3, [sp, #0]
 800c456:	462a      	mov	r2, r5
 800c458:	4b0f      	ldr	r3, [pc, #60]	; (800c498 <_svfiprintf_r+0x1f8>)
 800c45a:	a904      	add	r1, sp, #16
 800c45c:	4638      	mov	r0, r7
 800c45e:	f7fc f98d 	bl	800877c <_printf_float>
 800c462:	1c42      	adds	r2, r0, #1
 800c464:	4606      	mov	r6, r0
 800c466:	d1d6      	bne.n	800c416 <_svfiprintf_r+0x176>
 800c468:	89ab      	ldrh	r3, [r5, #12]
 800c46a:	065b      	lsls	r3, r3, #25
 800c46c:	f53f af2c 	bmi.w	800c2c8 <_svfiprintf_r+0x28>
 800c470:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c472:	b01d      	add	sp, #116	; 0x74
 800c474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c478:	ab03      	add	r3, sp, #12
 800c47a:	9300      	str	r3, [sp, #0]
 800c47c:	462a      	mov	r2, r5
 800c47e:	4b06      	ldr	r3, [pc, #24]	; (800c498 <_svfiprintf_r+0x1f8>)
 800c480:	a904      	add	r1, sp, #16
 800c482:	4638      	mov	r0, r7
 800c484:	f7fc fc1e 	bl	8008cc4 <_printf_i>
 800c488:	e7eb      	b.n	800c462 <_svfiprintf_r+0x1c2>
 800c48a:	bf00      	nop
 800c48c:	0800dc14 	.word	0x0800dc14
 800c490:	0800dc1e 	.word	0x0800dc1e
 800c494:	0800877d 	.word	0x0800877d
 800c498:	0800c1e9 	.word	0x0800c1e9
 800c49c:	0800dc1a 	.word	0x0800dc1a

0800c4a0 <_sungetc_r>:
 800c4a0:	b538      	push	{r3, r4, r5, lr}
 800c4a2:	1c4b      	adds	r3, r1, #1
 800c4a4:	4614      	mov	r4, r2
 800c4a6:	d103      	bne.n	800c4b0 <_sungetc_r+0x10>
 800c4a8:	f04f 35ff 	mov.w	r5, #4294967295
 800c4ac:	4628      	mov	r0, r5
 800c4ae:	bd38      	pop	{r3, r4, r5, pc}
 800c4b0:	8993      	ldrh	r3, [r2, #12]
 800c4b2:	f023 0320 	bic.w	r3, r3, #32
 800c4b6:	8193      	strh	r3, [r2, #12]
 800c4b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c4ba:	6852      	ldr	r2, [r2, #4]
 800c4bc:	b2cd      	uxtb	r5, r1
 800c4be:	b18b      	cbz	r3, 800c4e4 <_sungetc_r+0x44>
 800c4c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c4c2:	4293      	cmp	r3, r2
 800c4c4:	dd08      	ble.n	800c4d8 <_sungetc_r+0x38>
 800c4c6:	6823      	ldr	r3, [r4, #0]
 800c4c8:	1e5a      	subs	r2, r3, #1
 800c4ca:	6022      	str	r2, [r4, #0]
 800c4cc:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c4d0:	6863      	ldr	r3, [r4, #4]
 800c4d2:	3301      	adds	r3, #1
 800c4d4:	6063      	str	r3, [r4, #4]
 800c4d6:	e7e9      	b.n	800c4ac <_sungetc_r+0xc>
 800c4d8:	4621      	mov	r1, r4
 800c4da:	f000 fbdd 	bl	800cc98 <__submore>
 800c4de:	2800      	cmp	r0, #0
 800c4e0:	d0f1      	beq.n	800c4c6 <_sungetc_r+0x26>
 800c4e2:	e7e1      	b.n	800c4a8 <_sungetc_r+0x8>
 800c4e4:	6921      	ldr	r1, [r4, #16]
 800c4e6:	6823      	ldr	r3, [r4, #0]
 800c4e8:	b151      	cbz	r1, 800c500 <_sungetc_r+0x60>
 800c4ea:	4299      	cmp	r1, r3
 800c4ec:	d208      	bcs.n	800c500 <_sungetc_r+0x60>
 800c4ee:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c4f2:	42a9      	cmp	r1, r5
 800c4f4:	d104      	bne.n	800c500 <_sungetc_r+0x60>
 800c4f6:	3b01      	subs	r3, #1
 800c4f8:	3201      	adds	r2, #1
 800c4fa:	6023      	str	r3, [r4, #0]
 800c4fc:	6062      	str	r2, [r4, #4]
 800c4fe:	e7d5      	b.n	800c4ac <_sungetc_r+0xc>
 800c500:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800c504:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c508:	6363      	str	r3, [r4, #52]	; 0x34
 800c50a:	2303      	movs	r3, #3
 800c50c:	63a3      	str	r3, [r4, #56]	; 0x38
 800c50e:	4623      	mov	r3, r4
 800c510:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c514:	6023      	str	r3, [r4, #0]
 800c516:	2301      	movs	r3, #1
 800c518:	e7dc      	b.n	800c4d4 <_sungetc_r+0x34>

0800c51a <__ssrefill_r>:
 800c51a:	b510      	push	{r4, lr}
 800c51c:	460c      	mov	r4, r1
 800c51e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c520:	b169      	cbz	r1, 800c53e <__ssrefill_r+0x24>
 800c522:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c526:	4299      	cmp	r1, r3
 800c528:	d001      	beq.n	800c52e <__ssrefill_r+0x14>
 800c52a:	f7ff fd7d 	bl	800c028 <_free_r>
 800c52e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c530:	6063      	str	r3, [r4, #4]
 800c532:	2000      	movs	r0, #0
 800c534:	6360      	str	r0, [r4, #52]	; 0x34
 800c536:	b113      	cbz	r3, 800c53e <__ssrefill_r+0x24>
 800c538:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c53a:	6023      	str	r3, [r4, #0]
 800c53c:	bd10      	pop	{r4, pc}
 800c53e:	6923      	ldr	r3, [r4, #16]
 800c540:	6023      	str	r3, [r4, #0]
 800c542:	2300      	movs	r3, #0
 800c544:	6063      	str	r3, [r4, #4]
 800c546:	89a3      	ldrh	r3, [r4, #12]
 800c548:	f043 0320 	orr.w	r3, r3, #32
 800c54c:	81a3      	strh	r3, [r4, #12]
 800c54e:	f04f 30ff 	mov.w	r0, #4294967295
 800c552:	e7f3      	b.n	800c53c <__ssrefill_r+0x22>

0800c554 <__ssvfiscanf_r>:
 800c554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c558:	460c      	mov	r4, r1
 800c55a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800c55e:	2100      	movs	r1, #0
 800c560:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800c564:	49a6      	ldr	r1, [pc, #664]	; (800c800 <__ssvfiscanf_r+0x2ac>)
 800c566:	91a0      	str	r1, [sp, #640]	; 0x280
 800c568:	f10d 0804 	add.w	r8, sp, #4
 800c56c:	49a5      	ldr	r1, [pc, #660]	; (800c804 <__ssvfiscanf_r+0x2b0>)
 800c56e:	4fa6      	ldr	r7, [pc, #664]	; (800c808 <__ssvfiscanf_r+0x2b4>)
 800c570:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800c80c <__ssvfiscanf_r+0x2b8>
 800c574:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800c578:	4606      	mov	r6, r0
 800c57a:	91a1      	str	r1, [sp, #644]	; 0x284
 800c57c:	9300      	str	r3, [sp, #0]
 800c57e:	7813      	ldrb	r3, [r2, #0]
 800c580:	2b00      	cmp	r3, #0
 800c582:	f000 815a 	beq.w	800c83a <__ssvfiscanf_r+0x2e6>
 800c586:	5dd9      	ldrb	r1, [r3, r7]
 800c588:	f011 0108 	ands.w	r1, r1, #8
 800c58c:	f102 0501 	add.w	r5, r2, #1
 800c590:	d019      	beq.n	800c5c6 <__ssvfiscanf_r+0x72>
 800c592:	6863      	ldr	r3, [r4, #4]
 800c594:	2b00      	cmp	r3, #0
 800c596:	dd0f      	ble.n	800c5b8 <__ssvfiscanf_r+0x64>
 800c598:	6823      	ldr	r3, [r4, #0]
 800c59a:	781a      	ldrb	r2, [r3, #0]
 800c59c:	5cba      	ldrb	r2, [r7, r2]
 800c59e:	0712      	lsls	r2, r2, #28
 800c5a0:	d401      	bmi.n	800c5a6 <__ssvfiscanf_r+0x52>
 800c5a2:	462a      	mov	r2, r5
 800c5a4:	e7eb      	b.n	800c57e <__ssvfiscanf_r+0x2a>
 800c5a6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c5a8:	3201      	adds	r2, #1
 800c5aa:	9245      	str	r2, [sp, #276]	; 0x114
 800c5ac:	6862      	ldr	r2, [r4, #4]
 800c5ae:	3301      	adds	r3, #1
 800c5b0:	3a01      	subs	r2, #1
 800c5b2:	6062      	str	r2, [r4, #4]
 800c5b4:	6023      	str	r3, [r4, #0]
 800c5b6:	e7ec      	b.n	800c592 <__ssvfiscanf_r+0x3e>
 800c5b8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c5ba:	4621      	mov	r1, r4
 800c5bc:	4630      	mov	r0, r6
 800c5be:	4798      	blx	r3
 800c5c0:	2800      	cmp	r0, #0
 800c5c2:	d0e9      	beq.n	800c598 <__ssvfiscanf_r+0x44>
 800c5c4:	e7ed      	b.n	800c5a2 <__ssvfiscanf_r+0x4e>
 800c5c6:	2b25      	cmp	r3, #37	; 0x25
 800c5c8:	d012      	beq.n	800c5f0 <__ssvfiscanf_r+0x9c>
 800c5ca:	469a      	mov	sl, r3
 800c5cc:	6863      	ldr	r3, [r4, #4]
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	f340 8091 	ble.w	800c6f6 <__ssvfiscanf_r+0x1a2>
 800c5d4:	6822      	ldr	r2, [r4, #0]
 800c5d6:	7813      	ldrb	r3, [r2, #0]
 800c5d8:	4553      	cmp	r3, sl
 800c5da:	f040 812e 	bne.w	800c83a <__ssvfiscanf_r+0x2e6>
 800c5de:	6863      	ldr	r3, [r4, #4]
 800c5e0:	3b01      	subs	r3, #1
 800c5e2:	6063      	str	r3, [r4, #4]
 800c5e4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c5e6:	3201      	adds	r2, #1
 800c5e8:	3301      	adds	r3, #1
 800c5ea:	6022      	str	r2, [r4, #0]
 800c5ec:	9345      	str	r3, [sp, #276]	; 0x114
 800c5ee:	e7d8      	b.n	800c5a2 <__ssvfiscanf_r+0x4e>
 800c5f0:	9141      	str	r1, [sp, #260]	; 0x104
 800c5f2:	9143      	str	r1, [sp, #268]	; 0x10c
 800c5f4:	7853      	ldrb	r3, [r2, #1]
 800c5f6:	2b2a      	cmp	r3, #42	; 0x2a
 800c5f8:	bf02      	ittt	eq
 800c5fa:	2310      	moveq	r3, #16
 800c5fc:	1c95      	addeq	r5, r2, #2
 800c5fe:	9341      	streq	r3, [sp, #260]	; 0x104
 800c600:	220a      	movs	r2, #10
 800c602:	46aa      	mov	sl, r5
 800c604:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800c608:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800c60c:	2b09      	cmp	r3, #9
 800c60e:	d91d      	bls.n	800c64c <__ssvfiscanf_r+0xf8>
 800c610:	487e      	ldr	r0, [pc, #504]	; (800c80c <__ssvfiscanf_r+0x2b8>)
 800c612:	2203      	movs	r2, #3
 800c614:	f7f3 fe04 	bl	8000220 <memchr>
 800c618:	b140      	cbz	r0, 800c62c <__ssvfiscanf_r+0xd8>
 800c61a:	2301      	movs	r3, #1
 800c61c:	eba0 0009 	sub.w	r0, r0, r9
 800c620:	fa03 f000 	lsl.w	r0, r3, r0
 800c624:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c626:	4318      	orrs	r0, r3
 800c628:	9041      	str	r0, [sp, #260]	; 0x104
 800c62a:	4655      	mov	r5, sl
 800c62c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c630:	2b78      	cmp	r3, #120	; 0x78
 800c632:	d806      	bhi.n	800c642 <__ssvfiscanf_r+0xee>
 800c634:	2b57      	cmp	r3, #87	; 0x57
 800c636:	d810      	bhi.n	800c65a <__ssvfiscanf_r+0x106>
 800c638:	2b25      	cmp	r3, #37	; 0x25
 800c63a:	d0c6      	beq.n	800c5ca <__ssvfiscanf_r+0x76>
 800c63c:	d856      	bhi.n	800c6ec <__ssvfiscanf_r+0x198>
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d064      	beq.n	800c70c <__ssvfiscanf_r+0x1b8>
 800c642:	2303      	movs	r3, #3
 800c644:	9347      	str	r3, [sp, #284]	; 0x11c
 800c646:	230a      	movs	r3, #10
 800c648:	9342      	str	r3, [sp, #264]	; 0x108
 800c64a:	e071      	b.n	800c730 <__ssvfiscanf_r+0x1dc>
 800c64c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800c64e:	fb02 1103 	mla	r1, r2, r3, r1
 800c652:	3930      	subs	r1, #48	; 0x30
 800c654:	9143      	str	r1, [sp, #268]	; 0x10c
 800c656:	4655      	mov	r5, sl
 800c658:	e7d3      	b.n	800c602 <__ssvfiscanf_r+0xae>
 800c65a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800c65e:	2a20      	cmp	r2, #32
 800c660:	d8ef      	bhi.n	800c642 <__ssvfiscanf_r+0xee>
 800c662:	a101      	add	r1, pc, #4	; (adr r1, 800c668 <__ssvfiscanf_r+0x114>)
 800c664:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c668:	0800c71b 	.word	0x0800c71b
 800c66c:	0800c643 	.word	0x0800c643
 800c670:	0800c643 	.word	0x0800c643
 800c674:	0800c779 	.word	0x0800c779
 800c678:	0800c643 	.word	0x0800c643
 800c67c:	0800c643 	.word	0x0800c643
 800c680:	0800c643 	.word	0x0800c643
 800c684:	0800c643 	.word	0x0800c643
 800c688:	0800c643 	.word	0x0800c643
 800c68c:	0800c643 	.word	0x0800c643
 800c690:	0800c643 	.word	0x0800c643
 800c694:	0800c78f 	.word	0x0800c78f
 800c698:	0800c765 	.word	0x0800c765
 800c69c:	0800c6f3 	.word	0x0800c6f3
 800c6a0:	0800c6f3 	.word	0x0800c6f3
 800c6a4:	0800c6f3 	.word	0x0800c6f3
 800c6a8:	0800c643 	.word	0x0800c643
 800c6ac:	0800c769 	.word	0x0800c769
 800c6b0:	0800c643 	.word	0x0800c643
 800c6b4:	0800c643 	.word	0x0800c643
 800c6b8:	0800c643 	.word	0x0800c643
 800c6bc:	0800c643 	.word	0x0800c643
 800c6c0:	0800c79f 	.word	0x0800c79f
 800c6c4:	0800c771 	.word	0x0800c771
 800c6c8:	0800c713 	.word	0x0800c713
 800c6cc:	0800c643 	.word	0x0800c643
 800c6d0:	0800c643 	.word	0x0800c643
 800c6d4:	0800c79b 	.word	0x0800c79b
 800c6d8:	0800c643 	.word	0x0800c643
 800c6dc:	0800c765 	.word	0x0800c765
 800c6e0:	0800c643 	.word	0x0800c643
 800c6e4:	0800c643 	.word	0x0800c643
 800c6e8:	0800c71b 	.word	0x0800c71b
 800c6ec:	3b45      	subs	r3, #69	; 0x45
 800c6ee:	2b02      	cmp	r3, #2
 800c6f0:	d8a7      	bhi.n	800c642 <__ssvfiscanf_r+0xee>
 800c6f2:	2305      	movs	r3, #5
 800c6f4:	e01b      	b.n	800c72e <__ssvfiscanf_r+0x1da>
 800c6f6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c6f8:	4621      	mov	r1, r4
 800c6fa:	4630      	mov	r0, r6
 800c6fc:	4798      	blx	r3
 800c6fe:	2800      	cmp	r0, #0
 800c700:	f43f af68 	beq.w	800c5d4 <__ssvfiscanf_r+0x80>
 800c704:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c706:	2800      	cmp	r0, #0
 800c708:	f040 808d 	bne.w	800c826 <__ssvfiscanf_r+0x2d2>
 800c70c:	f04f 30ff 	mov.w	r0, #4294967295
 800c710:	e08f      	b.n	800c832 <__ssvfiscanf_r+0x2de>
 800c712:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c714:	f042 0220 	orr.w	r2, r2, #32
 800c718:	9241      	str	r2, [sp, #260]	; 0x104
 800c71a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c71c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c720:	9241      	str	r2, [sp, #260]	; 0x104
 800c722:	2210      	movs	r2, #16
 800c724:	2b6f      	cmp	r3, #111	; 0x6f
 800c726:	9242      	str	r2, [sp, #264]	; 0x108
 800c728:	bf34      	ite	cc
 800c72a:	2303      	movcc	r3, #3
 800c72c:	2304      	movcs	r3, #4
 800c72e:	9347      	str	r3, [sp, #284]	; 0x11c
 800c730:	6863      	ldr	r3, [r4, #4]
 800c732:	2b00      	cmp	r3, #0
 800c734:	dd42      	ble.n	800c7bc <__ssvfiscanf_r+0x268>
 800c736:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c738:	0659      	lsls	r1, r3, #25
 800c73a:	d404      	bmi.n	800c746 <__ssvfiscanf_r+0x1f2>
 800c73c:	6823      	ldr	r3, [r4, #0]
 800c73e:	781a      	ldrb	r2, [r3, #0]
 800c740:	5cba      	ldrb	r2, [r7, r2]
 800c742:	0712      	lsls	r2, r2, #28
 800c744:	d441      	bmi.n	800c7ca <__ssvfiscanf_r+0x276>
 800c746:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800c748:	2b02      	cmp	r3, #2
 800c74a:	dc50      	bgt.n	800c7ee <__ssvfiscanf_r+0x29a>
 800c74c:	466b      	mov	r3, sp
 800c74e:	4622      	mov	r2, r4
 800c750:	a941      	add	r1, sp, #260	; 0x104
 800c752:	4630      	mov	r0, r6
 800c754:	f000 f876 	bl	800c844 <_scanf_chars>
 800c758:	2801      	cmp	r0, #1
 800c75a:	d06e      	beq.n	800c83a <__ssvfiscanf_r+0x2e6>
 800c75c:	2802      	cmp	r0, #2
 800c75e:	f47f af20 	bne.w	800c5a2 <__ssvfiscanf_r+0x4e>
 800c762:	e7cf      	b.n	800c704 <__ssvfiscanf_r+0x1b0>
 800c764:	220a      	movs	r2, #10
 800c766:	e7dd      	b.n	800c724 <__ssvfiscanf_r+0x1d0>
 800c768:	2300      	movs	r3, #0
 800c76a:	9342      	str	r3, [sp, #264]	; 0x108
 800c76c:	2303      	movs	r3, #3
 800c76e:	e7de      	b.n	800c72e <__ssvfiscanf_r+0x1da>
 800c770:	2308      	movs	r3, #8
 800c772:	9342      	str	r3, [sp, #264]	; 0x108
 800c774:	2304      	movs	r3, #4
 800c776:	e7da      	b.n	800c72e <__ssvfiscanf_r+0x1da>
 800c778:	4629      	mov	r1, r5
 800c77a:	4640      	mov	r0, r8
 800c77c:	f000 f9e0 	bl	800cb40 <__sccl>
 800c780:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c782:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c786:	9341      	str	r3, [sp, #260]	; 0x104
 800c788:	4605      	mov	r5, r0
 800c78a:	2301      	movs	r3, #1
 800c78c:	e7cf      	b.n	800c72e <__ssvfiscanf_r+0x1da>
 800c78e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c790:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c794:	9341      	str	r3, [sp, #260]	; 0x104
 800c796:	2300      	movs	r3, #0
 800c798:	e7c9      	b.n	800c72e <__ssvfiscanf_r+0x1da>
 800c79a:	2302      	movs	r3, #2
 800c79c:	e7c7      	b.n	800c72e <__ssvfiscanf_r+0x1da>
 800c79e:	9841      	ldr	r0, [sp, #260]	; 0x104
 800c7a0:	06c3      	lsls	r3, r0, #27
 800c7a2:	f53f aefe 	bmi.w	800c5a2 <__ssvfiscanf_r+0x4e>
 800c7a6:	9b00      	ldr	r3, [sp, #0]
 800c7a8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c7aa:	1d19      	adds	r1, r3, #4
 800c7ac:	9100      	str	r1, [sp, #0]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	f010 0f01 	tst.w	r0, #1
 800c7b4:	bf14      	ite	ne
 800c7b6:	801a      	strhne	r2, [r3, #0]
 800c7b8:	601a      	streq	r2, [r3, #0]
 800c7ba:	e6f2      	b.n	800c5a2 <__ssvfiscanf_r+0x4e>
 800c7bc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c7be:	4621      	mov	r1, r4
 800c7c0:	4630      	mov	r0, r6
 800c7c2:	4798      	blx	r3
 800c7c4:	2800      	cmp	r0, #0
 800c7c6:	d0b6      	beq.n	800c736 <__ssvfiscanf_r+0x1e2>
 800c7c8:	e79c      	b.n	800c704 <__ssvfiscanf_r+0x1b0>
 800c7ca:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c7cc:	3201      	adds	r2, #1
 800c7ce:	9245      	str	r2, [sp, #276]	; 0x114
 800c7d0:	6862      	ldr	r2, [r4, #4]
 800c7d2:	3a01      	subs	r2, #1
 800c7d4:	2a00      	cmp	r2, #0
 800c7d6:	6062      	str	r2, [r4, #4]
 800c7d8:	dd02      	ble.n	800c7e0 <__ssvfiscanf_r+0x28c>
 800c7da:	3301      	adds	r3, #1
 800c7dc:	6023      	str	r3, [r4, #0]
 800c7de:	e7ad      	b.n	800c73c <__ssvfiscanf_r+0x1e8>
 800c7e0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c7e2:	4621      	mov	r1, r4
 800c7e4:	4630      	mov	r0, r6
 800c7e6:	4798      	blx	r3
 800c7e8:	2800      	cmp	r0, #0
 800c7ea:	d0a7      	beq.n	800c73c <__ssvfiscanf_r+0x1e8>
 800c7ec:	e78a      	b.n	800c704 <__ssvfiscanf_r+0x1b0>
 800c7ee:	2b04      	cmp	r3, #4
 800c7f0:	dc0e      	bgt.n	800c810 <__ssvfiscanf_r+0x2bc>
 800c7f2:	466b      	mov	r3, sp
 800c7f4:	4622      	mov	r2, r4
 800c7f6:	a941      	add	r1, sp, #260	; 0x104
 800c7f8:	4630      	mov	r0, r6
 800c7fa:	f000 f87d 	bl	800c8f8 <_scanf_i>
 800c7fe:	e7ab      	b.n	800c758 <__ssvfiscanf_r+0x204>
 800c800:	0800c4a1 	.word	0x0800c4a1
 800c804:	0800c51b 	.word	0x0800c51b
 800c808:	0800d8b1 	.word	0x0800d8b1
 800c80c:	0800dc1a 	.word	0x0800dc1a
 800c810:	4b0b      	ldr	r3, [pc, #44]	; (800c840 <__ssvfiscanf_r+0x2ec>)
 800c812:	2b00      	cmp	r3, #0
 800c814:	f43f aec5 	beq.w	800c5a2 <__ssvfiscanf_r+0x4e>
 800c818:	466b      	mov	r3, sp
 800c81a:	4622      	mov	r2, r4
 800c81c:	a941      	add	r1, sp, #260	; 0x104
 800c81e:	4630      	mov	r0, r6
 800c820:	f7fc fb76 	bl	8008f10 <_scanf_float>
 800c824:	e798      	b.n	800c758 <__ssvfiscanf_r+0x204>
 800c826:	89a3      	ldrh	r3, [r4, #12]
 800c828:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c82c:	bf18      	it	ne
 800c82e:	f04f 30ff 	movne.w	r0, #4294967295
 800c832:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800c836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c83a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c83c:	e7f9      	b.n	800c832 <__ssvfiscanf_r+0x2de>
 800c83e:	bf00      	nop
 800c840:	08008f11 	.word	0x08008f11

0800c844 <_scanf_chars>:
 800c844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c848:	4615      	mov	r5, r2
 800c84a:	688a      	ldr	r2, [r1, #8]
 800c84c:	4680      	mov	r8, r0
 800c84e:	460c      	mov	r4, r1
 800c850:	b932      	cbnz	r2, 800c860 <_scanf_chars+0x1c>
 800c852:	698a      	ldr	r2, [r1, #24]
 800c854:	2a00      	cmp	r2, #0
 800c856:	bf0c      	ite	eq
 800c858:	2201      	moveq	r2, #1
 800c85a:	f04f 32ff 	movne.w	r2, #4294967295
 800c85e:	608a      	str	r2, [r1, #8]
 800c860:	6822      	ldr	r2, [r4, #0]
 800c862:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800c8f4 <_scanf_chars+0xb0>
 800c866:	06d1      	lsls	r1, r2, #27
 800c868:	bf5f      	itttt	pl
 800c86a:	681a      	ldrpl	r2, [r3, #0]
 800c86c:	1d11      	addpl	r1, r2, #4
 800c86e:	6019      	strpl	r1, [r3, #0]
 800c870:	6816      	ldrpl	r6, [r2, #0]
 800c872:	2700      	movs	r7, #0
 800c874:	69a0      	ldr	r0, [r4, #24]
 800c876:	b188      	cbz	r0, 800c89c <_scanf_chars+0x58>
 800c878:	2801      	cmp	r0, #1
 800c87a:	d107      	bne.n	800c88c <_scanf_chars+0x48>
 800c87c:	682a      	ldr	r2, [r5, #0]
 800c87e:	7811      	ldrb	r1, [r2, #0]
 800c880:	6962      	ldr	r2, [r4, #20]
 800c882:	5c52      	ldrb	r2, [r2, r1]
 800c884:	b952      	cbnz	r2, 800c89c <_scanf_chars+0x58>
 800c886:	2f00      	cmp	r7, #0
 800c888:	d031      	beq.n	800c8ee <_scanf_chars+0xaa>
 800c88a:	e022      	b.n	800c8d2 <_scanf_chars+0x8e>
 800c88c:	2802      	cmp	r0, #2
 800c88e:	d120      	bne.n	800c8d2 <_scanf_chars+0x8e>
 800c890:	682b      	ldr	r3, [r5, #0]
 800c892:	781b      	ldrb	r3, [r3, #0]
 800c894:	f813 3009 	ldrb.w	r3, [r3, r9]
 800c898:	071b      	lsls	r3, r3, #28
 800c89a:	d41a      	bmi.n	800c8d2 <_scanf_chars+0x8e>
 800c89c:	6823      	ldr	r3, [r4, #0]
 800c89e:	06da      	lsls	r2, r3, #27
 800c8a0:	bf5e      	ittt	pl
 800c8a2:	682b      	ldrpl	r3, [r5, #0]
 800c8a4:	781b      	ldrbpl	r3, [r3, #0]
 800c8a6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c8aa:	682a      	ldr	r2, [r5, #0]
 800c8ac:	686b      	ldr	r3, [r5, #4]
 800c8ae:	3201      	adds	r2, #1
 800c8b0:	602a      	str	r2, [r5, #0]
 800c8b2:	68a2      	ldr	r2, [r4, #8]
 800c8b4:	3b01      	subs	r3, #1
 800c8b6:	3a01      	subs	r2, #1
 800c8b8:	606b      	str	r3, [r5, #4]
 800c8ba:	3701      	adds	r7, #1
 800c8bc:	60a2      	str	r2, [r4, #8]
 800c8be:	b142      	cbz	r2, 800c8d2 <_scanf_chars+0x8e>
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	dcd7      	bgt.n	800c874 <_scanf_chars+0x30>
 800c8c4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c8c8:	4629      	mov	r1, r5
 800c8ca:	4640      	mov	r0, r8
 800c8cc:	4798      	blx	r3
 800c8ce:	2800      	cmp	r0, #0
 800c8d0:	d0d0      	beq.n	800c874 <_scanf_chars+0x30>
 800c8d2:	6823      	ldr	r3, [r4, #0]
 800c8d4:	f013 0310 	ands.w	r3, r3, #16
 800c8d8:	d105      	bne.n	800c8e6 <_scanf_chars+0xa2>
 800c8da:	68e2      	ldr	r2, [r4, #12]
 800c8dc:	3201      	adds	r2, #1
 800c8de:	60e2      	str	r2, [r4, #12]
 800c8e0:	69a2      	ldr	r2, [r4, #24]
 800c8e2:	b102      	cbz	r2, 800c8e6 <_scanf_chars+0xa2>
 800c8e4:	7033      	strb	r3, [r6, #0]
 800c8e6:	6923      	ldr	r3, [r4, #16]
 800c8e8:	443b      	add	r3, r7
 800c8ea:	6123      	str	r3, [r4, #16]
 800c8ec:	2000      	movs	r0, #0
 800c8ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8f2:	bf00      	nop
 800c8f4:	0800d8b1 	.word	0x0800d8b1

0800c8f8 <_scanf_i>:
 800c8f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8fc:	4698      	mov	r8, r3
 800c8fe:	4b76      	ldr	r3, [pc, #472]	; (800cad8 <_scanf_i+0x1e0>)
 800c900:	460c      	mov	r4, r1
 800c902:	4682      	mov	sl, r0
 800c904:	4616      	mov	r6, r2
 800c906:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c90a:	b087      	sub	sp, #28
 800c90c:	ab03      	add	r3, sp, #12
 800c90e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c912:	4b72      	ldr	r3, [pc, #456]	; (800cadc <_scanf_i+0x1e4>)
 800c914:	69a1      	ldr	r1, [r4, #24]
 800c916:	4a72      	ldr	r2, [pc, #456]	; (800cae0 <_scanf_i+0x1e8>)
 800c918:	2903      	cmp	r1, #3
 800c91a:	bf18      	it	ne
 800c91c:	461a      	movne	r2, r3
 800c91e:	68a3      	ldr	r3, [r4, #8]
 800c920:	9201      	str	r2, [sp, #4]
 800c922:	1e5a      	subs	r2, r3, #1
 800c924:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c928:	bf88      	it	hi
 800c92a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c92e:	4627      	mov	r7, r4
 800c930:	bf82      	ittt	hi
 800c932:	eb03 0905 	addhi.w	r9, r3, r5
 800c936:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c93a:	60a3      	strhi	r3, [r4, #8]
 800c93c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c940:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800c944:	bf98      	it	ls
 800c946:	f04f 0900 	movls.w	r9, #0
 800c94a:	6023      	str	r3, [r4, #0]
 800c94c:	463d      	mov	r5, r7
 800c94e:	f04f 0b00 	mov.w	fp, #0
 800c952:	6831      	ldr	r1, [r6, #0]
 800c954:	ab03      	add	r3, sp, #12
 800c956:	7809      	ldrb	r1, [r1, #0]
 800c958:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c95c:	2202      	movs	r2, #2
 800c95e:	f7f3 fc5f 	bl	8000220 <memchr>
 800c962:	b328      	cbz	r0, 800c9b0 <_scanf_i+0xb8>
 800c964:	f1bb 0f01 	cmp.w	fp, #1
 800c968:	d159      	bne.n	800ca1e <_scanf_i+0x126>
 800c96a:	6862      	ldr	r2, [r4, #4]
 800c96c:	b92a      	cbnz	r2, 800c97a <_scanf_i+0x82>
 800c96e:	6822      	ldr	r2, [r4, #0]
 800c970:	2308      	movs	r3, #8
 800c972:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c976:	6063      	str	r3, [r4, #4]
 800c978:	6022      	str	r2, [r4, #0]
 800c97a:	6822      	ldr	r2, [r4, #0]
 800c97c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800c980:	6022      	str	r2, [r4, #0]
 800c982:	68a2      	ldr	r2, [r4, #8]
 800c984:	1e51      	subs	r1, r2, #1
 800c986:	60a1      	str	r1, [r4, #8]
 800c988:	b192      	cbz	r2, 800c9b0 <_scanf_i+0xb8>
 800c98a:	6832      	ldr	r2, [r6, #0]
 800c98c:	1c51      	adds	r1, r2, #1
 800c98e:	6031      	str	r1, [r6, #0]
 800c990:	7812      	ldrb	r2, [r2, #0]
 800c992:	f805 2b01 	strb.w	r2, [r5], #1
 800c996:	6872      	ldr	r2, [r6, #4]
 800c998:	3a01      	subs	r2, #1
 800c99a:	2a00      	cmp	r2, #0
 800c99c:	6072      	str	r2, [r6, #4]
 800c99e:	dc07      	bgt.n	800c9b0 <_scanf_i+0xb8>
 800c9a0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800c9a4:	4631      	mov	r1, r6
 800c9a6:	4650      	mov	r0, sl
 800c9a8:	4790      	blx	r2
 800c9aa:	2800      	cmp	r0, #0
 800c9ac:	f040 8085 	bne.w	800caba <_scanf_i+0x1c2>
 800c9b0:	f10b 0b01 	add.w	fp, fp, #1
 800c9b4:	f1bb 0f03 	cmp.w	fp, #3
 800c9b8:	d1cb      	bne.n	800c952 <_scanf_i+0x5a>
 800c9ba:	6863      	ldr	r3, [r4, #4]
 800c9bc:	b90b      	cbnz	r3, 800c9c2 <_scanf_i+0xca>
 800c9be:	230a      	movs	r3, #10
 800c9c0:	6063      	str	r3, [r4, #4]
 800c9c2:	6863      	ldr	r3, [r4, #4]
 800c9c4:	4947      	ldr	r1, [pc, #284]	; (800cae4 <_scanf_i+0x1ec>)
 800c9c6:	6960      	ldr	r0, [r4, #20]
 800c9c8:	1ac9      	subs	r1, r1, r3
 800c9ca:	f000 f8b9 	bl	800cb40 <__sccl>
 800c9ce:	f04f 0b00 	mov.w	fp, #0
 800c9d2:	68a3      	ldr	r3, [r4, #8]
 800c9d4:	6822      	ldr	r2, [r4, #0]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d03d      	beq.n	800ca56 <_scanf_i+0x15e>
 800c9da:	6831      	ldr	r1, [r6, #0]
 800c9dc:	6960      	ldr	r0, [r4, #20]
 800c9de:	f891 c000 	ldrb.w	ip, [r1]
 800c9e2:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c9e6:	2800      	cmp	r0, #0
 800c9e8:	d035      	beq.n	800ca56 <_scanf_i+0x15e>
 800c9ea:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800c9ee:	d124      	bne.n	800ca3a <_scanf_i+0x142>
 800c9f0:	0510      	lsls	r0, r2, #20
 800c9f2:	d522      	bpl.n	800ca3a <_scanf_i+0x142>
 800c9f4:	f10b 0b01 	add.w	fp, fp, #1
 800c9f8:	f1b9 0f00 	cmp.w	r9, #0
 800c9fc:	d003      	beq.n	800ca06 <_scanf_i+0x10e>
 800c9fe:	3301      	adds	r3, #1
 800ca00:	f109 39ff 	add.w	r9, r9, #4294967295
 800ca04:	60a3      	str	r3, [r4, #8]
 800ca06:	6873      	ldr	r3, [r6, #4]
 800ca08:	3b01      	subs	r3, #1
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	6073      	str	r3, [r6, #4]
 800ca0e:	dd1b      	ble.n	800ca48 <_scanf_i+0x150>
 800ca10:	6833      	ldr	r3, [r6, #0]
 800ca12:	3301      	adds	r3, #1
 800ca14:	6033      	str	r3, [r6, #0]
 800ca16:	68a3      	ldr	r3, [r4, #8]
 800ca18:	3b01      	subs	r3, #1
 800ca1a:	60a3      	str	r3, [r4, #8]
 800ca1c:	e7d9      	b.n	800c9d2 <_scanf_i+0xda>
 800ca1e:	f1bb 0f02 	cmp.w	fp, #2
 800ca22:	d1ae      	bne.n	800c982 <_scanf_i+0x8a>
 800ca24:	6822      	ldr	r2, [r4, #0]
 800ca26:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800ca2a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800ca2e:	d1bf      	bne.n	800c9b0 <_scanf_i+0xb8>
 800ca30:	2310      	movs	r3, #16
 800ca32:	6063      	str	r3, [r4, #4]
 800ca34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ca38:	e7a2      	b.n	800c980 <_scanf_i+0x88>
 800ca3a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800ca3e:	6022      	str	r2, [r4, #0]
 800ca40:	780b      	ldrb	r3, [r1, #0]
 800ca42:	f805 3b01 	strb.w	r3, [r5], #1
 800ca46:	e7de      	b.n	800ca06 <_scanf_i+0x10e>
 800ca48:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ca4c:	4631      	mov	r1, r6
 800ca4e:	4650      	mov	r0, sl
 800ca50:	4798      	blx	r3
 800ca52:	2800      	cmp	r0, #0
 800ca54:	d0df      	beq.n	800ca16 <_scanf_i+0x11e>
 800ca56:	6823      	ldr	r3, [r4, #0]
 800ca58:	05db      	lsls	r3, r3, #23
 800ca5a:	d50d      	bpl.n	800ca78 <_scanf_i+0x180>
 800ca5c:	42bd      	cmp	r5, r7
 800ca5e:	d909      	bls.n	800ca74 <_scanf_i+0x17c>
 800ca60:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ca64:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ca68:	4632      	mov	r2, r6
 800ca6a:	4650      	mov	r0, sl
 800ca6c:	4798      	blx	r3
 800ca6e:	f105 39ff 	add.w	r9, r5, #4294967295
 800ca72:	464d      	mov	r5, r9
 800ca74:	42bd      	cmp	r5, r7
 800ca76:	d02d      	beq.n	800cad4 <_scanf_i+0x1dc>
 800ca78:	6822      	ldr	r2, [r4, #0]
 800ca7a:	f012 0210 	ands.w	r2, r2, #16
 800ca7e:	d113      	bne.n	800caa8 <_scanf_i+0x1b0>
 800ca80:	702a      	strb	r2, [r5, #0]
 800ca82:	6863      	ldr	r3, [r4, #4]
 800ca84:	9e01      	ldr	r6, [sp, #4]
 800ca86:	4639      	mov	r1, r7
 800ca88:	4650      	mov	r0, sl
 800ca8a:	47b0      	blx	r6
 800ca8c:	6821      	ldr	r1, [r4, #0]
 800ca8e:	f8d8 3000 	ldr.w	r3, [r8]
 800ca92:	f011 0f20 	tst.w	r1, #32
 800ca96:	d013      	beq.n	800cac0 <_scanf_i+0x1c8>
 800ca98:	1d1a      	adds	r2, r3, #4
 800ca9a:	f8c8 2000 	str.w	r2, [r8]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	6018      	str	r0, [r3, #0]
 800caa2:	68e3      	ldr	r3, [r4, #12]
 800caa4:	3301      	adds	r3, #1
 800caa6:	60e3      	str	r3, [r4, #12]
 800caa8:	1bed      	subs	r5, r5, r7
 800caaa:	44ab      	add	fp, r5
 800caac:	6925      	ldr	r5, [r4, #16]
 800caae:	445d      	add	r5, fp
 800cab0:	6125      	str	r5, [r4, #16]
 800cab2:	2000      	movs	r0, #0
 800cab4:	b007      	add	sp, #28
 800cab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caba:	f04f 0b00 	mov.w	fp, #0
 800cabe:	e7ca      	b.n	800ca56 <_scanf_i+0x15e>
 800cac0:	1d1a      	adds	r2, r3, #4
 800cac2:	f8c8 2000 	str.w	r2, [r8]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	f011 0f01 	tst.w	r1, #1
 800cacc:	bf14      	ite	ne
 800cace:	8018      	strhne	r0, [r3, #0]
 800cad0:	6018      	streq	r0, [r3, #0]
 800cad2:	e7e6      	b.n	800caa2 <_scanf_i+0x1aa>
 800cad4:	2001      	movs	r0, #1
 800cad6:	e7ed      	b.n	800cab4 <_scanf_i+0x1bc>
 800cad8:	0800d7f8 	.word	0x0800d7f8
 800cadc:	0800cc95 	.word	0x0800cc95
 800cae0:	0800a1dd 	.word	0x0800a1dd
 800cae4:	0800dc3e 	.word	0x0800dc3e

0800cae8 <_read_r>:
 800cae8:	b538      	push	{r3, r4, r5, lr}
 800caea:	4d07      	ldr	r5, [pc, #28]	; (800cb08 <_read_r+0x20>)
 800caec:	4604      	mov	r4, r0
 800caee:	4608      	mov	r0, r1
 800caf0:	4611      	mov	r1, r2
 800caf2:	2200      	movs	r2, #0
 800caf4:	602a      	str	r2, [r5, #0]
 800caf6:	461a      	mov	r2, r3
 800caf8:	f7f6 f8e2 	bl	8002cc0 <_read>
 800cafc:	1c43      	adds	r3, r0, #1
 800cafe:	d102      	bne.n	800cb06 <_read_r+0x1e>
 800cb00:	682b      	ldr	r3, [r5, #0]
 800cb02:	b103      	cbz	r3, 800cb06 <_read_r+0x1e>
 800cb04:	6023      	str	r3, [r4, #0]
 800cb06:	bd38      	pop	{r3, r4, r5, pc}
 800cb08:	2000050c 	.word	0x2000050c
 800cb0c:	00000000 	.word	0x00000000

0800cb10 <nan>:
 800cb10:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cb18 <nan+0x8>
 800cb14:	4770      	bx	lr
 800cb16:	bf00      	nop
 800cb18:	00000000 	.word	0x00000000
 800cb1c:	7ff80000 	.word	0x7ff80000

0800cb20 <_sbrk_r>:
 800cb20:	b538      	push	{r3, r4, r5, lr}
 800cb22:	4d06      	ldr	r5, [pc, #24]	; (800cb3c <_sbrk_r+0x1c>)
 800cb24:	2300      	movs	r3, #0
 800cb26:	4604      	mov	r4, r0
 800cb28:	4608      	mov	r0, r1
 800cb2a:	602b      	str	r3, [r5, #0]
 800cb2c:	f7f6 f936 	bl	8002d9c <_sbrk>
 800cb30:	1c43      	adds	r3, r0, #1
 800cb32:	d102      	bne.n	800cb3a <_sbrk_r+0x1a>
 800cb34:	682b      	ldr	r3, [r5, #0]
 800cb36:	b103      	cbz	r3, 800cb3a <_sbrk_r+0x1a>
 800cb38:	6023      	str	r3, [r4, #0]
 800cb3a:	bd38      	pop	{r3, r4, r5, pc}
 800cb3c:	2000050c 	.word	0x2000050c

0800cb40 <__sccl>:
 800cb40:	b570      	push	{r4, r5, r6, lr}
 800cb42:	780b      	ldrb	r3, [r1, #0]
 800cb44:	4604      	mov	r4, r0
 800cb46:	2b5e      	cmp	r3, #94	; 0x5e
 800cb48:	bf0b      	itete	eq
 800cb4a:	784b      	ldrbeq	r3, [r1, #1]
 800cb4c:	1c48      	addne	r0, r1, #1
 800cb4e:	1c88      	addeq	r0, r1, #2
 800cb50:	2200      	movne	r2, #0
 800cb52:	bf08      	it	eq
 800cb54:	2201      	moveq	r2, #1
 800cb56:	1e61      	subs	r1, r4, #1
 800cb58:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800cb5c:	f801 2f01 	strb.w	r2, [r1, #1]!
 800cb60:	42a9      	cmp	r1, r5
 800cb62:	d1fb      	bne.n	800cb5c <__sccl+0x1c>
 800cb64:	b90b      	cbnz	r3, 800cb6a <__sccl+0x2a>
 800cb66:	3801      	subs	r0, #1
 800cb68:	bd70      	pop	{r4, r5, r6, pc}
 800cb6a:	f082 0201 	eor.w	r2, r2, #1
 800cb6e:	54e2      	strb	r2, [r4, r3]
 800cb70:	4605      	mov	r5, r0
 800cb72:	4628      	mov	r0, r5
 800cb74:	f810 1b01 	ldrb.w	r1, [r0], #1
 800cb78:	292d      	cmp	r1, #45	; 0x2d
 800cb7a:	d006      	beq.n	800cb8a <__sccl+0x4a>
 800cb7c:	295d      	cmp	r1, #93	; 0x5d
 800cb7e:	d0f3      	beq.n	800cb68 <__sccl+0x28>
 800cb80:	b909      	cbnz	r1, 800cb86 <__sccl+0x46>
 800cb82:	4628      	mov	r0, r5
 800cb84:	e7f0      	b.n	800cb68 <__sccl+0x28>
 800cb86:	460b      	mov	r3, r1
 800cb88:	e7f1      	b.n	800cb6e <__sccl+0x2e>
 800cb8a:	786e      	ldrb	r6, [r5, #1]
 800cb8c:	2e5d      	cmp	r6, #93	; 0x5d
 800cb8e:	d0fa      	beq.n	800cb86 <__sccl+0x46>
 800cb90:	42b3      	cmp	r3, r6
 800cb92:	dcf8      	bgt.n	800cb86 <__sccl+0x46>
 800cb94:	3502      	adds	r5, #2
 800cb96:	4619      	mov	r1, r3
 800cb98:	3101      	adds	r1, #1
 800cb9a:	428e      	cmp	r6, r1
 800cb9c:	5462      	strb	r2, [r4, r1]
 800cb9e:	dcfb      	bgt.n	800cb98 <__sccl+0x58>
 800cba0:	1af1      	subs	r1, r6, r3
 800cba2:	3901      	subs	r1, #1
 800cba4:	1c58      	adds	r0, r3, #1
 800cba6:	42b3      	cmp	r3, r6
 800cba8:	bfa8      	it	ge
 800cbaa:	2100      	movge	r1, #0
 800cbac:	1843      	adds	r3, r0, r1
 800cbae:	e7e0      	b.n	800cb72 <__sccl+0x32>

0800cbb0 <_strtoul_l.constprop.0>:
 800cbb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cbb4:	4f36      	ldr	r7, [pc, #216]	; (800cc90 <_strtoul_l.constprop.0+0xe0>)
 800cbb6:	4686      	mov	lr, r0
 800cbb8:	460d      	mov	r5, r1
 800cbba:	4628      	mov	r0, r5
 800cbbc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cbc0:	5de6      	ldrb	r6, [r4, r7]
 800cbc2:	f016 0608 	ands.w	r6, r6, #8
 800cbc6:	d1f8      	bne.n	800cbba <_strtoul_l.constprop.0+0xa>
 800cbc8:	2c2d      	cmp	r4, #45	; 0x2d
 800cbca:	d12f      	bne.n	800cc2c <_strtoul_l.constprop.0+0x7c>
 800cbcc:	782c      	ldrb	r4, [r5, #0]
 800cbce:	2601      	movs	r6, #1
 800cbd0:	1c85      	adds	r5, r0, #2
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d057      	beq.n	800cc86 <_strtoul_l.constprop.0+0xd6>
 800cbd6:	2b10      	cmp	r3, #16
 800cbd8:	d109      	bne.n	800cbee <_strtoul_l.constprop.0+0x3e>
 800cbda:	2c30      	cmp	r4, #48	; 0x30
 800cbdc:	d107      	bne.n	800cbee <_strtoul_l.constprop.0+0x3e>
 800cbde:	7828      	ldrb	r0, [r5, #0]
 800cbe0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800cbe4:	2858      	cmp	r0, #88	; 0x58
 800cbe6:	d149      	bne.n	800cc7c <_strtoul_l.constprop.0+0xcc>
 800cbe8:	786c      	ldrb	r4, [r5, #1]
 800cbea:	2310      	movs	r3, #16
 800cbec:	3502      	adds	r5, #2
 800cbee:	f04f 38ff 	mov.w	r8, #4294967295
 800cbf2:	2700      	movs	r7, #0
 800cbf4:	fbb8 f8f3 	udiv	r8, r8, r3
 800cbf8:	fb03 f908 	mul.w	r9, r3, r8
 800cbfc:	ea6f 0909 	mvn.w	r9, r9
 800cc00:	4638      	mov	r0, r7
 800cc02:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800cc06:	f1bc 0f09 	cmp.w	ip, #9
 800cc0a:	d814      	bhi.n	800cc36 <_strtoul_l.constprop.0+0x86>
 800cc0c:	4664      	mov	r4, ip
 800cc0e:	42a3      	cmp	r3, r4
 800cc10:	dd22      	ble.n	800cc58 <_strtoul_l.constprop.0+0xa8>
 800cc12:	2f00      	cmp	r7, #0
 800cc14:	db1d      	blt.n	800cc52 <_strtoul_l.constprop.0+0xa2>
 800cc16:	4580      	cmp	r8, r0
 800cc18:	d31b      	bcc.n	800cc52 <_strtoul_l.constprop.0+0xa2>
 800cc1a:	d101      	bne.n	800cc20 <_strtoul_l.constprop.0+0x70>
 800cc1c:	45a1      	cmp	r9, r4
 800cc1e:	db18      	blt.n	800cc52 <_strtoul_l.constprop.0+0xa2>
 800cc20:	fb00 4003 	mla	r0, r0, r3, r4
 800cc24:	2701      	movs	r7, #1
 800cc26:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cc2a:	e7ea      	b.n	800cc02 <_strtoul_l.constprop.0+0x52>
 800cc2c:	2c2b      	cmp	r4, #43	; 0x2b
 800cc2e:	bf04      	itt	eq
 800cc30:	782c      	ldrbeq	r4, [r5, #0]
 800cc32:	1c85      	addeq	r5, r0, #2
 800cc34:	e7cd      	b.n	800cbd2 <_strtoul_l.constprop.0+0x22>
 800cc36:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800cc3a:	f1bc 0f19 	cmp.w	ip, #25
 800cc3e:	d801      	bhi.n	800cc44 <_strtoul_l.constprop.0+0x94>
 800cc40:	3c37      	subs	r4, #55	; 0x37
 800cc42:	e7e4      	b.n	800cc0e <_strtoul_l.constprop.0+0x5e>
 800cc44:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800cc48:	f1bc 0f19 	cmp.w	ip, #25
 800cc4c:	d804      	bhi.n	800cc58 <_strtoul_l.constprop.0+0xa8>
 800cc4e:	3c57      	subs	r4, #87	; 0x57
 800cc50:	e7dd      	b.n	800cc0e <_strtoul_l.constprop.0+0x5e>
 800cc52:	f04f 37ff 	mov.w	r7, #4294967295
 800cc56:	e7e6      	b.n	800cc26 <_strtoul_l.constprop.0+0x76>
 800cc58:	2f00      	cmp	r7, #0
 800cc5a:	da07      	bge.n	800cc6c <_strtoul_l.constprop.0+0xbc>
 800cc5c:	2322      	movs	r3, #34	; 0x22
 800cc5e:	f8ce 3000 	str.w	r3, [lr]
 800cc62:	f04f 30ff 	mov.w	r0, #4294967295
 800cc66:	b932      	cbnz	r2, 800cc76 <_strtoul_l.constprop.0+0xc6>
 800cc68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cc6c:	b106      	cbz	r6, 800cc70 <_strtoul_l.constprop.0+0xc0>
 800cc6e:	4240      	negs	r0, r0
 800cc70:	2a00      	cmp	r2, #0
 800cc72:	d0f9      	beq.n	800cc68 <_strtoul_l.constprop.0+0xb8>
 800cc74:	b107      	cbz	r7, 800cc78 <_strtoul_l.constprop.0+0xc8>
 800cc76:	1e69      	subs	r1, r5, #1
 800cc78:	6011      	str	r1, [r2, #0]
 800cc7a:	e7f5      	b.n	800cc68 <_strtoul_l.constprop.0+0xb8>
 800cc7c:	2430      	movs	r4, #48	; 0x30
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d1b5      	bne.n	800cbee <_strtoul_l.constprop.0+0x3e>
 800cc82:	2308      	movs	r3, #8
 800cc84:	e7b3      	b.n	800cbee <_strtoul_l.constprop.0+0x3e>
 800cc86:	2c30      	cmp	r4, #48	; 0x30
 800cc88:	d0a9      	beq.n	800cbde <_strtoul_l.constprop.0+0x2e>
 800cc8a:	230a      	movs	r3, #10
 800cc8c:	e7af      	b.n	800cbee <_strtoul_l.constprop.0+0x3e>
 800cc8e:	bf00      	nop
 800cc90:	0800d8b1 	.word	0x0800d8b1

0800cc94 <_strtoul_r>:
 800cc94:	f7ff bf8c 	b.w	800cbb0 <_strtoul_l.constprop.0>

0800cc98 <__submore>:
 800cc98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc9c:	460c      	mov	r4, r1
 800cc9e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800cca0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cca4:	4299      	cmp	r1, r3
 800cca6:	d11d      	bne.n	800cce4 <__submore+0x4c>
 800cca8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800ccac:	f7ff fa28 	bl	800c100 <_malloc_r>
 800ccb0:	b918      	cbnz	r0, 800ccba <__submore+0x22>
 800ccb2:	f04f 30ff 	mov.w	r0, #4294967295
 800ccb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ccba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ccbe:	63a3      	str	r3, [r4, #56]	; 0x38
 800ccc0:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800ccc4:	6360      	str	r0, [r4, #52]	; 0x34
 800ccc6:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800ccca:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800ccce:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800ccd2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800ccd6:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800ccda:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800ccde:	6020      	str	r0, [r4, #0]
 800cce0:	2000      	movs	r0, #0
 800cce2:	e7e8      	b.n	800ccb6 <__submore+0x1e>
 800cce4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800cce6:	0077      	lsls	r7, r6, #1
 800cce8:	463a      	mov	r2, r7
 800ccea:	f000 fa2d 	bl	800d148 <_realloc_r>
 800ccee:	4605      	mov	r5, r0
 800ccf0:	2800      	cmp	r0, #0
 800ccf2:	d0de      	beq.n	800ccb2 <__submore+0x1a>
 800ccf4:	eb00 0806 	add.w	r8, r0, r6
 800ccf8:	4601      	mov	r1, r0
 800ccfa:	4632      	mov	r2, r6
 800ccfc:	4640      	mov	r0, r8
 800ccfe:	f7fe fcad 	bl	800b65c <memcpy>
 800cd02:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800cd06:	f8c4 8000 	str.w	r8, [r4]
 800cd0a:	e7e9      	b.n	800cce0 <__submore+0x48>

0800cd0c <__ascii_wctomb>:
 800cd0c:	b149      	cbz	r1, 800cd22 <__ascii_wctomb+0x16>
 800cd0e:	2aff      	cmp	r2, #255	; 0xff
 800cd10:	bf85      	ittet	hi
 800cd12:	238a      	movhi	r3, #138	; 0x8a
 800cd14:	6003      	strhi	r3, [r0, #0]
 800cd16:	700a      	strbls	r2, [r1, #0]
 800cd18:	f04f 30ff 	movhi.w	r0, #4294967295
 800cd1c:	bf98      	it	ls
 800cd1e:	2001      	movls	r0, #1
 800cd20:	4770      	bx	lr
 800cd22:	4608      	mov	r0, r1
 800cd24:	4770      	bx	lr
	...

0800cd28 <__assert_func>:
 800cd28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cd2a:	4614      	mov	r4, r2
 800cd2c:	461a      	mov	r2, r3
 800cd2e:	4b09      	ldr	r3, [pc, #36]	; (800cd54 <__assert_func+0x2c>)
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	4605      	mov	r5, r0
 800cd34:	68d8      	ldr	r0, [r3, #12]
 800cd36:	b14c      	cbz	r4, 800cd4c <__assert_func+0x24>
 800cd38:	4b07      	ldr	r3, [pc, #28]	; (800cd58 <__assert_func+0x30>)
 800cd3a:	9100      	str	r1, [sp, #0]
 800cd3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cd40:	4906      	ldr	r1, [pc, #24]	; (800cd5c <__assert_func+0x34>)
 800cd42:	462b      	mov	r3, r5
 800cd44:	f000 f9a6 	bl	800d094 <fiprintf>
 800cd48:	f000 fc46 	bl	800d5d8 <abort>
 800cd4c:	4b04      	ldr	r3, [pc, #16]	; (800cd60 <__assert_func+0x38>)
 800cd4e:	461c      	mov	r4, r3
 800cd50:	e7f3      	b.n	800cd3a <__assert_func+0x12>
 800cd52:	bf00      	nop
 800cd54:	2000007c 	.word	0x2000007c
 800cd58:	0800dc40 	.word	0x0800dc40
 800cd5c:	0800dc4d 	.word	0x0800dc4d
 800cd60:	0800dc7b 	.word	0x0800dc7b

0800cd64 <__sflush_r>:
 800cd64:	898a      	ldrh	r2, [r1, #12]
 800cd66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd6a:	4605      	mov	r5, r0
 800cd6c:	0710      	lsls	r0, r2, #28
 800cd6e:	460c      	mov	r4, r1
 800cd70:	d458      	bmi.n	800ce24 <__sflush_r+0xc0>
 800cd72:	684b      	ldr	r3, [r1, #4]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	dc05      	bgt.n	800cd84 <__sflush_r+0x20>
 800cd78:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	dc02      	bgt.n	800cd84 <__sflush_r+0x20>
 800cd7e:	2000      	movs	r0, #0
 800cd80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cd86:	2e00      	cmp	r6, #0
 800cd88:	d0f9      	beq.n	800cd7e <__sflush_r+0x1a>
 800cd8a:	2300      	movs	r3, #0
 800cd8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cd90:	682f      	ldr	r7, [r5, #0]
 800cd92:	602b      	str	r3, [r5, #0]
 800cd94:	d032      	beq.n	800cdfc <__sflush_r+0x98>
 800cd96:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cd98:	89a3      	ldrh	r3, [r4, #12]
 800cd9a:	075a      	lsls	r2, r3, #29
 800cd9c:	d505      	bpl.n	800cdaa <__sflush_r+0x46>
 800cd9e:	6863      	ldr	r3, [r4, #4]
 800cda0:	1ac0      	subs	r0, r0, r3
 800cda2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cda4:	b10b      	cbz	r3, 800cdaa <__sflush_r+0x46>
 800cda6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cda8:	1ac0      	subs	r0, r0, r3
 800cdaa:	2300      	movs	r3, #0
 800cdac:	4602      	mov	r2, r0
 800cdae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cdb0:	6a21      	ldr	r1, [r4, #32]
 800cdb2:	4628      	mov	r0, r5
 800cdb4:	47b0      	blx	r6
 800cdb6:	1c43      	adds	r3, r0, #1
 800cdb8:	89a3      	ldrh	r3, [r4, #12]
 800cdba:	d106      	bne.n	800cdca <__sflush_r+0x66>
 800cdbc:	6829      	ldr	r1, [r5, #0]
 800cdbe:	291d      	cmp	r1, #29
 800cdc0:	d82c      	bhi.n	800ce1c <__sflush_r+0xb8>
 800cdc2:	4a2a      	ldr	r2, [pc, #168]	; (800ce6c <__sflush_r+0x108>)
 800cdc4:	40ca      	lsrs	r2, r1
 800cdc6:	07d6      	lsls	r6, r2, #31
 800cdc8:	d528      	bpl.n	800ce1c <__sflush_r+0xb8>
 800cdca:	2200      	movs	r2, #0
 800cdcc:	6062      	str	r2, [r4, #4]
 800cdce:	04d9      	lsls	r1, r3, #19
 800cdd0:	6922      	ldr	r2, [r4, #16]
 800cdd2:	6022      	str	r2, [r4, #0]
 800cdd4:	d504      	bpl.n	800cde0 <__sflush_r+0x7c>
 800cdd6:	1c42      	adds	r2, r0, #1
 800cdd8:	d101      	bne.n	800cdde <__sflush_r+0x7a>
 800cdda:	682b      	ldr	r3, [r5, #0]
 800cddc:	b903      	cbnz	r3, 800cde0 <__sflush_r+0x7c>
 800cdde:	6560      	str	r0, [r4, #84]	; 0x54
 800cde0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cde2:	602f      	str	r7, [r5, #0]
 800cde4:	2900      	cmp	r1, #0
 800cde6:	d0ca      	beq.n	800cd7e <__sflush_r+0x1a>
 800cde8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cdec:	4299      	cmp	r1, r3
 800cdee:	d002      	beq.n	800cdf6 <__sflush_r+0x92>
 800cdf0:	4628      	mov	r0, r5
 800cdf2:	f7ff f919 	bl	800c028 <_free_r>
 800cdf6:	2000      	movs	r0, #0
 800cdf8:	6360      	str	r0, [r4, #52]	; 0x34
 800cdfa:	e7c1      	b.n	800cd80 <__sflush_r+0x1c>
 800cdfc:	6a21      	ldr	r1, [r4, #32]
 800cdfe:	2301      	movs	r3, #1
 800ce00:	4628      	mov	r0, r5
 800ce02:	47b0      	blx	r6
 800ce04:	1c41      	adds	r1, r0, #1
 800ce06:	d1c7      	bne.n	800cd98 <__sflush_r+0x34>
 800ce08:	682b      	ldr	r3, [r5, #0]
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d0c4      	beq.n	800cd98 <__sflush_r+0x34>
 800ce0e:	2b1d      	cmp	r3, #29
 800ce10:	d001      	beq.n	800ce16 <__sflush_r+0xb2>
 800ce12:	2b16      	cmp	r3, #22
 800ce14:	d101      	bne.n	800ce1a <__sflush_r+0xb6>
 800ce16:	602f      	str	r7, [r5, #0]
 800ce18:	e7b1      	b.n	800cd7e <__sflush_r+0x1a>
 800ce1a:	89a3      	ldrh	r3, [r4, #12]
 800ce1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce20:	81a3      	strh	r3, [r4, #12]
 800ce22:	e7ad      	b.n	800cd80 <__sflush_r+0x1c>
 800ce24:	690f      	ldr	r7, [r1, #16]
 800ce26:	2f00      	cmp	r7, #0
 800ce28:	d0a9      	beq.n	800cd7e <__sflush_r+0x1a>
 800ce2a:	0793      	lsls	r3, r2, #30
 800ce2c:	680e      	ldr	r6, [r1, #0]
 800ce2e:	bf08      	it	eq
 800ce30:	694b      	ldreq	r3, [r1, #20]
 800ce32:	600f      	str	r7, [r1, #0]
 800ce34:	bf18      	it	ne
 800ce36:	2300      	movne	r3, #0
 800ce38:	eba6 0807 	sub.w	r8, r6, r7
 800ce3c:	608b      	str	r3, [r1, #8]
 800ce3e:	f1b8 0f00 	cmp.w	r8, #0
 800ce42:	dd9c      	ble.n	800cd7e <__sflush_r+0x1a>
 800ce44:	6a21      	ldr	r1, [r4, #32]
 800ce46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ce48:	4643      	mov	r3, r8
 800ce4a:	463a      	mov	r2, r7
 800ce4c:	4628      	mov	r0, r5
 800ce4e:	47b0      	blx	r6
 800ce50:	2800      	cmp	r0, #0
 800ce52:	dc06      	bgt.n	800ce62 <__sflush_r+0xfe>
 800ce54:	89a3      	ldrh	r3, [r4, #12]
 800ce56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce5a:	81a3      	strh	r3, [r4, #12]
 800ce5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ce60:	e78e      	b.n	800cd80 <__sflush_r+0x1c>
 800ce62:	4407      	add	r7, r0
 800ce64:	eba8 0800 	sub.w	r8, r8, r0
 800ce68:	e7e9      	b.n	800ce3e <__sflush_r+0xda>
 800ce6a:	bf00      	nop
 800ce6c:	20400001 	.word	0x20400001

0800ce70 <_fflush_r>:
 800ce70:	b538      	push	{r3, r4, r5, lr}
 800ce72:	690b      	ldr	r3, [r1, #16]
 800ce74:	4605      	mov	r5, r0
 800ce76:	460c      	mov	r4, r1
 800ce78:	b913      	cbnz	r3, 800ce80 <_fflush_r+0x10>
 800ce7a:	2500      	movs	r5, #0
 800ce7c:	4628      	mov	r0, r5
 800ce7e:	bd38      	pop	{r3, r4, r5, pc}
 800ce80:	b118      	cbz	r0, 800ce8a <_fflush_r+0x1a>
 800ce82:	6983      	ldr	r3, [r0, #24]
 800ce84:	b90b      	cbnz	r3, 800ce8a <_fflush_r+0x1a>
 800ce86:	f000 f887 	bl	800cf98 <__sinit>
 800ce8a:	4b14      	ldr	r3, [pc, #80]	; (800cedc <_fflush_r+0x6c>)
 800ce8c:	429c      	cmp	r4, r3
 800ce8e:	d11b      	bne.n	800cec8 <_fflush_r+0x58>
 800ce90:	686c      	ldr	r4, [r5, #4]
 800ce92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d0ef      	beq.n	800ce7a <_fflush_r+0xa>
 800ce9a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ce9c:	07d0      	lsls	r0, r2, #31
 800ce9e:	d404      	bmi.n	800ceaa <_fflush_r+0x3a>
 800cea0:	0599      	lsls	r1, r3, #22
 800cea2:	d402      	bmi.n	800ceaa <_fflush_r+0x3a>
 800cea4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cea6:	f000 f927 	bl	800d0f8 <__retarget_lock_acquire_recursive>
 800ceaa:	4628      	mov	r0, r5
 800ceac:	4621      	mov	r1, r4
 800ceae:	f7ff ff59 	bl	800cd64 <__sflush_r>
 800ceb2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ceb4:	07da      	lsls	r2, r3, #31
 800ceb6:	4605      	mov	r5, r0
 800ceb8:	d4e0      	bmi.n	800ce7c <_fflush_r+0xc>
 800ceba:	89a3      	ldrh	r3, [r4, #12]
 800cebc:	059b      	lsls	r3, r3, #22
 800cebe:	d4dd      	bmi.n	800ce7c <_fflush_r+0xc>
 800cec0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cec2:	f000 f91a 	bl	800d0fa <__retarget_lock_release_recursive>
 800cec6:	e7d9      	b.n	800ce7c <_fflush_r+0xc>
 800cec8:	4b05      	ldr	r3, [pc, #20]	; (800cee0 <_fflush_r+0x70>)
 800ceca:	429c      	cmp	r4, r3
 800cecc:	d101      	bne.n	800ced2 <_fflush_r+0x62>
 800cece:	68ac      	ldr	r4, [r5, #8]
 800ced0:	e7df      	b.n	800ce92 <_fflush_r+0x22>
 800ced2:	4b04      	ldr	r3, [pc, #16]	; (800cee4 <_fflush_r+0x74>)
 800ced4:	429c      	cmp	r4, r3
 800ced6:	bf08      	it	eq
 800ced8:	68ec      	ldreq	r4, [r5, #12]
 800ceda:	e7da      	b.n	800ce92 <_fflush_r+0x22>
 800cedc:	0800dc9c 	.word	0x0800dc9c
 800cee0:	0800dcbc 	.word	0x0800dcbc
 800cee4:	0800dc7c 	.word	0x0800dc7c

0800cee8 <std>:
 800cee8:	2300      	movs	r3, #0
 800ceea:	b510      	push	{r4, lr}
 800ceec:	4604      	mov	r4, r0
 800ceee:	e9c0 3300 	strd	r3, r3, [r0]
 800cef2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cef6:	6083      	str	r3, [r0, #8]
 800cef8:	8181      	strh	r1, [r0, #12]
 800cefa:	6643      	str	r3, [r0, #100]	; 0x64
 800cefc:	81c2      	strh	r2, [r0, #14]
 800cefe:	6183      	str	r3, [r0, #24]
 800cf00:	4619      	mov	r1, r3
 800cf02:	2208      	movs	r2, #8
 800cf04:	305c      	adds	r0, #92	; 0x5c
 800cf06:	f7fb fb91 	bl	800862c <memset>
 800cf0a:	4b05      	ldr	r3, [pc, #20]	; (800cf20 <std+0x38>)
 800cf0c:	6263      	str	r3, [r4, #36]	; 0x24
 800cf0e:	4b05      	ldr	r3, [pc, #20]	; (800cf24 <std+0x3c>)
 800cf10:	62a3      	str	r3, [r4, #40]	; 0x28
 800cf12:	4b05      	ldr	r3, [pc, #20]	; (800cf28 <std+0x40>)
 800cf14:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cf16:	4b05      	ldr	r3, [pc, #20]	; (800cf2c <std+0x44>)
 800cf18:	6224      	str	r4, [r4, #32]
 800cf1a:	6323      	str	r3, [r4, #48]	; 0x30
 800cf1c:	bd10      	pop	{r4, pc}
 800cf1e:	bf00      	nop
 800cf20:	080093d5 	.word	0x080093d5
 800cf24:	080093fb 	.word	0x080093fb
 800cf28:	08009433 	.word	0x08009433
 800cf2c:	08009457 	.word	0x08009457

0800cf30 <_cleanup_r>:
 800cf30:	4901      	ldr	r1, [pc, #4]	; (800cf38 <_cleanup_r+0x8>)
 800cf32:	f000 b8c1 	b.w	800d0b8 <_fwalk_reent>
 800cf36:	bf00      	nop
 800cf38:	0800ce71 	.word	0x0800ce71

0800cf3c <__sfmoreglue>:
 800cf3c:	b570      	push	{r4, r5, r6, lr}
 800cf3e:	2268      	movs	r2, #104	; 0x68
 800cf40:	1e4d      	subs	r5, r1, #1
 800cf42:	4355      	muls	r5, r2
 800cf44:	460e      	mov	r6, r1
 800cf46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cf4a:	f7ff f8d9 	bl	800c100 <_malloc_r>
 800cf4e:	4604      	mov	r4, r0
 800cf50:	b140      	cbz	r0, 800cf64 <__sfmoreglue+0x28>
 800cf52:	2100      	movs	r1, #0
 800cf54:	e9c0 1600 	strd	r1, r6, [r0]
 800cf58:	300c      	adds	r0, #12
 800cf5a:	60a0      	str	r0, [r4, #8]
 800cf5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cf60:	f7fb fb64 	bl	800862c <memset>
 800cf64:	4620      	mov	r0, r4
 800cf66:	bd70      	pop	{r4, r5, r6, pc}

0800cf68 <__sfp_lock_acquire>:
 800cf68:	4801      	ldr	r0, [pc, #4]	; (800cf70 <__sfp_lock_acquire+0x8>)
 800cf6a:	f000 b8c5 	b.w	800d0f8 <__retarget_lock_acquire_recursive>
 800cf6e:	bf00      	nop
 800cf70:	20000511 	.word	0x20000511

0800cf74 <__sfp_lock_release>:
 800cf74:	4801      	ldr	r0, [pc, #4]	; (800cf7c <__sfp_lock_release+0x8>)
 800cf76:	f000 b8c0 	b.w	800d0fa <__retarget_lock_release_recursive>
 800cf7a:	bf00      	nop
 800cf7c:	20000511 	.word	0x20000511

0800cf80 <__sinit_lock_acquire>:
 800cf80:	4801      	ldr	r0, [pc, #4]	; (800cf88 <__sinit_lock_acquire+0x8>)
 800cf82:	f000 b8b9 	b.w	800d0f8 <__retarget_lock_acquire_recursive>
 800cf86:	bf00      	nop
 800cf88:	20000512 	.word	0x20000512

0800cf8c <__sinit_lock_release>:
 800cf8c:	4801      	ldr	r0, [pc, #4]	; (800cf94 <__sinit_lock_release+0x8>)
 800cf8e:	f000 b8b4 	b.w	800d0fa <__retarget_lock_release_recursive>
 800cf92:	bf00      	nop
 800cf94:	20000512 	.word	0x20000512

0800cf98 <__sinit>:
 800cf98:	b510      	push	{r4, lr}
 800cf9a:	4604      	mov	r4, r0
 800cf9c:	f7ff fff0 	bl	800cf80 <__sinit_lock_acquire>
 800cfa0:	69a3      	ldr	r3, [r4, #24]
 800cfa2:	b11b      	cbz	r3, 800cfac <__sinit+0x14>
 800cfa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cfa8:	f7ff bff0 	b.w	800cf8c <__sinit_lock_release>
 800cfac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cfb0:	6523      	str	r3, [r4, #80]	; 0x50
 800cfb2:	4b13      	ldr	r3, [pc, #76]	; (800d000 <__sinit+0x68>)
 800cfb4:	4a13      	ldr	r2, [pc, #76]	; (800d004 <__sinit+0x6c>)
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	62a2      	str	r2, [r4, #40]	; 0x28
 800cfba:	42a3      	cmp	r3, r4
 800cfbc:	bf04      	itt	eq
 800cfbe:	2301      	moveq	r3, #1
 800cfc0:	61a3      	streq	r3, [r4, #24]
 800cfc2:	4620      	mov	r0, r4
 800cfc4:	f000 f820 	bl	800d008 <__sfp>
 800cfc8:	6060      	str	r0, [r4, #4]
 800cfca:	4620      	mov	r0, r4
 800cfcc:	f000 f81c 	bl	800d008 <__sfp>
 800cfd0:	60a0      	str	r0, [r4, #8]
 800cfd2:	4620      	mov	r0, r4
 800cfd4:	f000 f818 	bl	800d008 <__sfp>
 800cfd8:	2200      	movs	r2, #0
 800cfda:	60e0      	str	r0, [r4, #12]
 800cfdc:	2104      	movs	r1, #4
 800cfde:	6860      	ldr	r0, [r4, #4]
 800cfe0:	f7ff ff82 	bl	800cee8 <std>
 800cfe4:	68a0      	ldr	r0, [r4, #8]
 800cfe6:	2201      	movs	r2, #1
 800cfe8:	2109      	movs	r1, #9
 800cfea:	f7ff ff7d 	bl	800cee8 <std>
 800cfee:	68e0      	ldr	r0, [r4, #12]
 800cff0:	2202      	movs	r2, #2
 800cff2:	2112      	movs	r1, #18
 800cff4:	f7ff ff78 	bl	800cee8 <std>
 800cff8:	2301      	movs	r3, #1
 800cffa:	61a3      	str	r3, [r4, #24]
 800cffc:	e7d2      	b.n	800cfa4 <__sinit+0xc>
 800cffe:	bf00      	nop
 800d000:	0800d824 	.word	0x0800d824
 800d004:	0800cf31 	.word	0x0800cf31

0800d008 <__sfp>:
 800d008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d00a:	4607      	mov	r7, r0
 800d00c:	f7ff ffac 	bl	800cf68 <__sfp_lock_acquire>
 800d010:	4b1e      	ldr	r3, [pc, #120]	; (800d08c <__sfp+0x84>)
 800d012:	681e      	ldr	r6, [r3, #0]
 800d014:	69b3      	ldr	r3, [r6, #24]
 800d016:	b913      	cbnz	r3, 800d01e <__sfp+0x16>
 800d018:	4630      	mov	r0, r6
 800d01a:	f7ff ffbd 	bl	800cf98 <__sinit>
 800d01e:	3648      	adds	r6, #72	; 0x48
 800d020:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d024:	3b01      	subs	r3, #1
 800d026:	d503      	bpl.n	800d030 <__sfp+0x28>
 800d028:	6833      	ldr	r3, [r6, #0]
 800d02a:	b30b      	cbz	r3, 800d070 <__sfp+0x68>
 800d02c:	6836      	ldr	r6, [r6, #0]
 800d02e:	e7f7      	b.n	800d020 <__sfp+0x18>
 800d030:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d034:	b9d5      	cbnz	r5, 800d06c <__sfp+0x64>
 800d036:	4b16      	ldr	r3, [pc, #88]	; (800d090 <__sfp+0x88>)
 800d038:	60e3      	str	r3, [r4, #12]
 800d03a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d03e:	6665      	str	r5, [r4, #100]	; 0x64
 800d040:	f000 f859 	bl	800d0f6 <__retarget_lock_init_recursive>
 800d044:	f7ff ff96 	bl	800cf74 <__sfp_lock_release>
 800d048:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d04c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d050:	6025      	str	r5, [r4, #0]
 800d052:	61a5      	str	r5, [r4, #24]
 800d054:	2208      	movs	r2, #8
 800d056:	4629      	mov	r1, r5
 800d058:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d05c:	f7fb fae6 	bl	800862c <memset>
 800d060:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d064:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d068:	4620      	mov	r0, r4
 800d06a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d06c:	3468      	adds	r4, #104	; 0x68
 800d06e:	e7d9      	b.n	800d024 <__sfp+0x1c>
 800d070:	2104      	movs	r1, #4
 800d072:	4638      	mov	r0, r7
 800d074:	f7ff ff62 	bl	800cf3c <__sfmoreglue>
 800d078:	4604      	mov	r4, r0
 800d07a:	6030      	str	r0, [r6, #0]
 800d07c:	2800      	cmp	r0, #0
 800d07e:	d1d5      	bne.n	800d02c <__sfp+0x24>
 800d080:	f7ff ff78 	bl	800cf74 <__sfp_lock_release>
 800d084:	230c      	movs	r3, #12
 800d086:	603b      	str	r3, [r7, #0]
 800d088:	e7ee      	b.n	800d068 <__sfp+0x60>
 800d08a:	bf00      	nop
 800d08c:	0800d824 	.word	0x0800d824
 800d090:	ffff0001 	.word	0xffff0001

0800d094 <fiprintf>:
 800d094:	b40e      	push	{r1, r2, r3}
 800d096:	b503      	push	{r0, r1, lr}
 800d098:	4601      	mov	r1, r0
 800d09a:	ab03      	add	r3, sp, #12
 800d09c:	4805      	ldr	r0, [pc, #20]	; (800d0b4 <fiprintf+0x20>)
 800d09e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0a2:	6800      	ldr	r0, [r0, #0]
 800d0a4:	9301      	str	r3, [sp, #4]
 800d0a6:	f000 f8a7 	bl	800d1f8 <_vfiprintf_r>
 800d0aa:	b002      	add	sp, #8
 800d0ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800d0b0:	b003      	add	sp, #12
 800d0b2:	4770      	bx	lr
 800d0b4:	2000007c 	.word	0x2000007c

0800d0b8 <_fwalk_reent>:
 800d0b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0bc:	4606      	mov	r6, r0
 800d0be:	4688      	mov	r8, r1
 800d0c0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d0c4:	2700      	movs	r7, #0
 800d0c6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d0ca:	f1b9 0901 	subs.w	r9, r9, #1
 800d0ce:	d505      	bpl.n	800d0dc <_fwalk_reent+0x24>
 800d0d0:	6824      	ldr	r4, [r4, #0]
 800d0d2:	2c00      	cmp	r4, #0
 800d0d4:	d1f7      	bne.n	800d0c6 <_fwalk_reent+0xe>
 800d0d6:	4638      	mov	r0, r7
 800d0d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d0dc:	89ab      	ldrh	r3, [r5, #12]
 800d0de:	2b01      	cmp	r3, #1
 800d0e0:	d907      	bls.n	800d0f2 <_fwalk_reent+0x3a>
 800d0e2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d0e6:	3301      	adds	r3, #1
 800d0e8:	d003      	beq.n	800d0f2 <_fwalk_reent+0x3a>
 800d0ea:	4629      	mov	r1, r5
 800d0ec:	4630      	mov	r0, r6
 800d0ee:	47c0      	blx	r8
 800d0f0:	4307      	orrs	r7, r0
 800d0f2:	3568      	adds	r5, #104	; 0x68
 800d0f4:	e7e9      	b.n	800d0ca <_fwalk_reent+0x12>

0800d0f6 <__retarget_lock_init_recursive>:
 800d0f6:	4770      	bx	lr

0800d0f8 <__retarget_lock_acquire_recursive>:
 800d0f8:	4770      	bx	lr

0800d0fa <__retarget_lock_release_recursive>:
 800d0fa:	4770      	bx	lr

0800d0fc <memmove>:
 800d0fc:	4288      	cmp	r0, r1
 800d0fe:	b510      	push	{r4, lr}
 800d100:	eb01 0402 	add.w	r4, r1, r2
 800d104:	d902      	bls.n	800d10c <memmove+0x10>
 800d106:	4284      	cmp	r4, r0
 800d108:	4623      	mov	r3, r4
 800d10a:	d807      	bhi.n	800d11c <memmove+0x20>
 800d10c:	1e43      	subs	r3, r0, #1
 800d10e:	42a1      	cmp	r1, r4
 800d110:	d008      	beq.n	800d124 <memmove+0x28>
 800d112:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d116:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d11a:	e7f8      	b.n	800d10e <memmove+0x12>
 800d11c:	4402      	add	r2, r0
 800d11e:	4601      	mov	r1, r0
 800d120:	428a      	cmp	r2, r1
 800d122:	d100      	bne.n	800d126 <memmove+0x2a>
 800d124:	bd10      	pop	{r4, pc}
 800d126:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d12a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d12e:	e7f7      	b.n	800d120 <memmove+0x24>

0800d130 <__malloc_lock>:
 800d130:	4801      	ldr	r0, [pc, #4]	; (800d138 <__malloc_lock+0x8>)
 800d132:	f7ff bfe1 	b.w	800d0f8 <__retarget_lock_acquire_recursive>
 800d136:	bf00      	nop
 800d138:	20000510 	.word	0x20000510

0800d13c <__malloc_unlock>:
 800d13c:	4801      	ldr	r0, [pc, #4]	; (800d144 <__malloc_unlock+0x8>)
 800d13e:	f7ff bfdc 	b.w	800d0fa <__retarget_lock_release_recursive>
 800d142:	bf00      	nop
 800d144:	20000510 	.word	0x20000510

0800d148 <_realloc_r>:
 800d148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d14c:	4680      	mov	r8, r0
 800d14e:	4614      	mov	r4, r2
 800d150:	460e      	mov	r6, r1
 800d152:	b921      	cbnz	r1, 800d15e <_realloc_r+0x16>
 800d154:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d158:	4611      	mov	r1, r2
 800d15a:	f7fe bfd1 	b.w	800c100 <_malloc_r>
 800d15e:	b92a      	cbnz	r2, 800d16c <_realloc_r+0x24>
 800d160:	f7fe ff62 	bl	800c028 <_free_r>
 800d164:	4625      	mov	r5, r4
 800d166:	4628      	mov	r0, r5
 800d168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d16c:	f000 faa0 	bl	800d6b0 <_malloc_usable_size_r>
 800d170:	4284      	cmp	r4, r0
 800d172:	4607      	mov	r7, r0
 800d174:	d802      	bhi.n	800d17c <_realloc_r+0x34>
 800d176:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d17a:	d812      	bhi.n	800d1a2 <_realloc_r+0x5a>
 800d17c:	4621      	mov	r1, r4
 800d17e:	4640      	mov	r0, r8
 800d180:	f7fe ffbe 	bl	800c100 <_malloc_r>
 800d184:	4605      	mov	r5, r0
 800d186:	2800      	cmp	r0, #0
 800d188:	d0ed      	beq.n	800d166 <_realloc_r+0x1e>
 800d18a:	42bc      	cmp	r4, r7
 800d18c:	4622      	mov	r2, r4
 800d18e:	4631      	mov	r1, r6
 800d190:	bf28      	it	cs
 800d192:	463a      	movcs	r2, r7
 800d194:	f7fe fa62 	bl	800b65c <memcpy>
 800d198:	4631      	mov	r1, r6
 800d19a:	4640      	mov	r0, r8
 800d19c:	f7fe ff44 	bl	800c028 <_free_r>
 800d1a0:	e7e1      	b.n	800d166 <_realloc_r+0x1e>
 800d1a2:	4635      	mov	r5, r6
 800d1a4:	e7df      	b.n	800d166 <_realloc_r+0x1e>

0800d1a6 <__sfputc_r>:
 800d1a6:	6893      	ldr	r3, [r2, #8]
 800d1a8:	3b01      	subs	r3, #1
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	b410      	push	{r4}
 800d1ae:	6093      	str	r3, [r2, #8]
 800d1b0:	da08      	bge.n	800d1c4 <__sfputc_r+0x1e>
 800d1b2:	6994      	ldr	r4, [r2, #24]
 800d1b4:	42a3      	cmp	r3, r4
 800d1b6:	db01      	blt.n	800d1bc <__sfputc_r+0x16>
 800d1b8:	290a      	cmp	r1, #10
 800d1ba:	d103      	bne.n	800d1c4 <__sfputc_r+0x1e>
 800d1bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d1c0:	f000 b94a 	b.w	800d458 <__swbuf_r>
 800d1c4:	6813      	ldr	r3, [r2, #0]
 800d1c6:	1c58      	adds	r0, r3, #1
 800d1c8:	6010      	str	r0, [r2, #0]
 800d1ca:	7019      	strb	r1, [r3, #0]
 800d1cc:	4608      	mov	r0, r1
 800d1ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d1d2:	4770      	bx	lr

0800d1d4 <__sfputs_r>:
 800d1d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1d6:	4606      	mov	r6, r0
 800d1d8:	460f      	mov	r7, r1
 800d1da:	4614      	mov	r4, r2
 800d1dc:	18d5      	adds	r5, r2, r3
 800d1de:	42ac      	cmp	r4, r5
 800d1e0:	d101      	bne.n	800d1e6 <__sfputs_r+0x12>
 800d1e2:	2000      	movs	r0, #0
 800d1e4:	e007      	b.n	800d1f6 <__sfputs_r+0x22>
 800d1e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1ea:	463a      	mov	r2, r7
 800d1ec:	4630      	mov	r0, r6
 800d1ee:	f7ff ffda 	bl	800d1a6 <__sfputc_r>
 800d1f2:	1c43      	adds	r3, r0, #1
 800d1f4:	d1f3      	bne.n	800d1de <__sfputs_r+0xa>
 800d1f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d1f8 <_vfiprintf_r>:
 800d1f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1fc:	460d      	mov	r5, r1
 800d1fe:	b09d      	sub	sp, #116	; 0x74
 800d200:	4614      	mov	r4, r2
 800d202:	4698      	mov	r8, r3
 800d204:	4606      	mov	r6, r0
 800d206:	b118      	cbz	r0, 800d210 <_vfiprintf_r+0x18>
 800d208:	6983      	ldr	r3, [r0, #24]
 800d20a:	b90b      	cbnz	r3, 800d210 <_vfiprintf_r+0x18>
 800d20c:	f7ff fec4 	bl	800cf98 <__sinit>
 800d210:	4b89      	ldr	r3, [pc, #548]	; (800d438 <_vfiprintf_r+0x240>)
 800d212:	429d      	cmp	r5, r3
 800d214:	d11b      	bne.n	800d24e <_vfiprintf_r+0x56>
 800d216:	6875      	ldr	r5, [r6, #4]
 800d218:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d21a:	07d9      	lsls	r1, r3, #31
 800d21c:	d405      	bmi.n	800d22a <_vfiprintf_r+0x32>
 800d21e:	89ab      	ldrh	r3, [r5, #12]
 800d220:	059a      	lsls	r2, r3, #22
 800d222:	d402      	bmi.n	800d22a <_vfiprintf_r+0x32>
 800d224:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d226:	f7ff ff67 	bl	800d0f8 <__retarget_lock_acquire_recursive>
 800d22a:	89ab      	ldrh	r3, [r5, #12]
 800d22c:	071b      	lsls	r3, r3, #28
 800d22e:	d501      	bpl.n	800d234 <_vfiprintf_r+0x3c>
 800d230:	692b      	ldr	r3, [r5, #16]
 800d232:	b9eb      	cbnz	r3, 800d270 <_vfiprintf_r+0x78>
 800d234:	4629      	mov	r1, r5
 800d236:	4630      	mov	r0, r6
 800d238:	f000 f960 	bl	800d4fc <__swsetup_r>
 800d23c:	b1c0      	cbz	r0, 800d270 <_vfiprintf_r+0x78>
 800d23e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d240:	07dc      	lsls	r4, r3, #31
 800d242:	d50e      	bpl.n	800d262 <_vfiprintf_r+0x6a>
 800d244:	f04f 30ff 	mov.w	r0, #4294967295
 800d248:	b01d      	add	sp, #116	; 0x74
 800d24a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d24e:	4b7b      	ldr	r3, [pc, #492]	; (800d43c <_vfiprintf_r+0x244>)
 800d250:	429d      	cmp	r5, r3
 800d252:	d101      	bne.n	800d258 <_vfiprintf_r+0x60>
 800d254:	68b5      	ldr	r5, [r6, #8]
 800d256:	e7df      	b.n	800d218 <_vfiprintf_r+0x20>
 800d258:	4b79      	ldr	r3, [pc, #484]	; (800d440 <_vfiprintf_r+0x248>)
 800d25a:	429d      	cmp	r5, r3
 800d25c:	bf08      	it	eq
 800d25e:	68f5      	ldreq	r5, [r6, #12]
 800d260:	e7da      	b.n	800d218 <_vfiprintf_r+0x20>
 800d262:	89ab      	ldrh	r3, [r5, #12]
 800d264:	0598      	lsls	r0, r3, #22
 800d266:	d4ed      	bmi.n	800d244 <_vfiprintf_r+0x4c>
 800d268:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d26a:	f7ff ff46 	bl	800d0fa <__retarget_lock_release_recursive>
 800d26e:	e7e9      	b.n	800d244 <_vfiprintf_r+0x4c>
 800d270:	2300      	movs	r3, #0
 800d272:	9309      	str	r3, [sp, #36]	; 0x24
 800d274:	2320      	movs	r3, #32
 800d276:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d27a:	f8cd 800c 	str.w	r8, [sp, #12]
 800d27e:	2330      	movs	r3, #48	; 0x30
 800d280:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d444 <_vfiprintf_r+0x24c>
 800d284:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d288:	f04f 0901 	mov.w	r9, #1
 800d28c:	4623      	mov	r3, r4
 800d28e:	469a      	mov	sl, r3
 800d290:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d294:	b10a      	cbz	r2, 800d29a <_vfiprintf_r+0xa2>
 800d296:	2a25      	cmp	r2, #37	; 0x25
 800d298:	d1f9      	bne.n	800d28e <_vfiprintf_r+0x96>
 800d29a:	ebba 0b04 	subs.w	fp, sl, r4
 800d29e:	d00b      	beq.n	800d2b8 <_vfiprintf_r+0xc0>
 800d2a0:	465b      	mov	r3, fp
 800d2a2:	4622      	mov	r2, r4
 800d2a4:	4629      	mov	r1, r5
 800d2a6:	4630      	mov	r0, r6
 800d2a8:	f7ff ff94 	bl	800d1d4 <__sfputs_r>
 800d2ac:	3001      	adds	r0, #1
 800d2ae:	f000 80aa 	beq.w	800d406 <_vfiprintf_r+0x20e>
 800d2b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d2b4:	445a      	add	r2, fp
 800d2b6:	9209      	str	r2, [sp, #36]	; 0x24
 800d2b8:	f89a 3000 	ldrb.w	r3, [sl]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	f000 80a2 	beq.w	800d406 <_vfiprintf_r+0x20e>
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	f04f 32ff 	mov.w	r2, #4294967295
 800d2c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d2cc:	f10a 0a01 	add.w	sl, sl, #1
 800d2d0:	9304      	str	r3, [sp, #16]
 800d2d2:	9307      	str	r3, [sp, #28]
 800d2d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d2d8:	931a      	str	r3, [sp, #104]	; 0x68
 800d2da:	4654      	mov	r4, sl
 800d2dc:	2205      	movs	r2, #5
 800d2de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2e2:	4858      	ldr	r0, [pc, #352]	; (800d444 <_vfiprintf_r+0x24c>)
 800d2e4:	f7f2 ff9c 	bl	8000220 <memchr>
 800d2e8:	9a04      	ldr	r2, [sp, #16]
 800d2ea:	b9d8      	cbnz	r0, 800d324 <_vfiprintf_r+0x12c>
 800d2ec:	06d1      	lsls	r1, r2, #27
 800d2ee:	bf44      	itt	mi
 800d2f0:	2320      	movmi	r3, #32
 800d2f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d2f6:	0713      	lsls	r3, r2, #28
 800d2f8:	bf44      	itt	mi
 800d2fa:	232b      	movmi	r3, #43	; 0x2b
 800d2fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d300:	f89a 3000 	ldrb.w	r3, [sl]
 800d304:	2b2a      	cmp	r3, #42	; 0x2a
 800d306:	d015      	beq.n	800d334 <_vfiprintf_r+0x13c>
 800d308:	9a07      	ldr	r2, [sp, #28]
 800d30a:	4654      	mov	r4, sl
 800d30c:	2000      	movs	r0, #0
 800d30e:	f04f 0c0a 	mov.w	ip, #10
 800d312:	4621      	mov	r1, r4
 800d314:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d318:	3b30      	subs	r3, #48	; 0x30
 800d31a:	2b09      	cmp	r3, #9
 800d31c:	d94e      	bls.n	800d3bc <_vfiprintf_r+0x1c4>
 800d31e:	b1b0      	cbz	r0, 800d34e <_vfiprintf_r+0x156>
 800d320:	9207      	str	r2, [sp, #28]
 800d322:	e014      	b.n	800d34e <_vfiprintf_r+0x156>
 800d324:	eba0 0308 	sub.w	r3, r0, r8
 800d328:	fa09 f303 	lsl.w	r3, r9, r3
 800d32c:	4313      	orrs	r3, r2
 800d32e:	9304      	str	r3, [sp, #16]
 800d330:	46a2      	mov	sl, r4
 800d332:	e7d2      	b.n	800d2da <_vfiprintf_r+0xe2>
 800d334:	9b03      	ldr	r3, [sp, #12]
 800d336:	1d19      	adds	r1, r3, #4
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	9103      	str	r1, [sp, #12]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	bfbb      	ittet	lt
 800d340:	425b      	neglt	r3, r3
 800d342:	f042 0202 	orrlt.w	r2, r2, #2
 800d346:	9307      	strge	r3, [sp, #28]
 800d348:	9307      	strlt	r3, [sp, #28]
 800d34a:	bfb8      	it	lt
 800d34c:	9204      	strlt	r2, [sp, #16]
 800d34e:	7823      	ldrb	r3, [r4, #0]
 800d350:	2b2e      	cmp	r3, #46	; 0x2e
 800d352:	d10c      	bne.n	800d36e <_vfiprintf_r+0x176>
 800d354:	7863      	ldrb	r3, [r4, #1]
 800d356:	2b2a      	cmp	r3, #42	; 0x2a
 800d358:	d135      	bne.n	800d3c6 <_vfiprintf_r+0x1ce>
 800d35a:	9b03      	ldr	r3, [sp, #12]
 800d35c:	1d1a      	adds	r2, r3, #4
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	9203      	str	r2, [sp, #12]
 800d362:	2b00      	cmp	r3, #0
 800d364:	bfb8      	it	lt
 800d366:	f04f 33ff 	movlt.w	r3, #4294967295
 800d36a:	3402      	adds	r4, #2
 800d36c:	9305      	str	r3, [sp, #20]
 800d36e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d454 <_vfiprintf_r+0x25c>
 800d372:	7821      	ldrb	r1, [r4, #0]
 800d374:	2203      	movs	r2, #3
 800d376:	4650      	mov	r0, sl
 800d378:	f7f2 ff52 	bl	8000220 <memchr>
 800d37c:	b140      	cbz	r0, 800d390 <_vfiprintf_r+0x198>
 800d37e:	2340      	movs	r3, #64	; 0x40
 800d380:	eba0 000a 	sub.w	r0, r0, sl
 800d384:	fa03 f000 	lsl.w	r0, r3, r0
 800d388:	9b04      	ldr	r3, [sp, #16]
 800d38a:	4303      	orrs	r3, r0
 800d38c:	3401      	adds	r4, #1
 800d38e:	9304      	str	r3, [sp, #16]
 800d390:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d394:	482c      	ldr	r0, [pc, #176]	; (800d448 <_vfiprintf_r+0x250>)
 800d396:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d39a:	2206      	movs	r2, #6
 800d39c:	f7f2 ff40 	bl	8000220 <memchr>
 800d3a0:	2800      	cmp	r0, #0
 800d3a2:	d03f      	beq.n	800d424 <_vfiprintf_r+0x22c>
 800d3a4:	4b29      	ldr	r3, [pc, #164]	; (800d44c <_vfiprintf_r+0x254>)
 800d3a6:	bb1b      	cbnz	r3, 800d3f0 <_vfiprintf_r+0x1f8>
 800d3a8:	9b03      	ldr	r3, [sp, #12]
 800d3aa:	3307      	adds	r3, #7
 800d3ac:	f023 0307 	bic.w	r3, r3, #7
 800d3b0:	3308      	adds	r3, #8
 800d3b2:	9303      	str	r3, [sp, #12]
 800d3b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3b6:	443b      	add	r3, r7
 800d3b8:	9309      	str	r3, [sp, #36]	; 0x24
 800d3ba:	e767      	b.n	800d28c <_vfiprintf_r+0x94>
 800d3bc:	fb0c 3202 	mla	r2, ip, r2, r3
 800d3c0:	460c      	mov	r4, r1
 800d3c2:	2001      	movs	r0, #1
 800d3c4:	e7a5      	b.n	800d312 <_vfiprintf_r+0x11a>
 800d3c6:	2300      	movs	r3, #0
 800d3c8:	3401      	adds	r4, #1
 800d3ca:	9305      	str	r3, [sp, #20]
 800d3cc:	4619      	mov	r1, r3
 800d3ce:	f04f 0c0a 	mov.w	ip, #10
 800d3d2:	4620      	mov	r0, r4
 800d3d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d3d8:	3a30      	subs	r2, #48	; 0x30
 800d3da:	2a09      	cmp	r2, #9
 800d3dc:	d903      	bls.n	800d3e6 <_vfiprintf_r+0x1ee>
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d0c5      	beq.n	800d36e <_vfiprintf_r+0x176>
 800d3e2:	9105      	str	r1, [sp, #20]
 800d3e4:	e7c3      	b.n	800d36e <_vfiprintf_r+0x176>
 800d3e6:	fb0c 2101 	mla	r1, ip, r1, r2
 800d3ea:	4604      	mov	r4, r0
 800d3ec:	2301      	movs	r3, #1
 800d3ee:	e7f0      	b.n	800d3d2 <_vfiprintf_r+0x1da>
 800d3f0:	ab03      	add	r3, sp, #12
 800d3f2:	9300      	str	r3, [sp, #0]
 800d3f4:	462a      	mov	r2, r5
 800d3f6:	4b16      	ldr	r3, [pc, #88]	; (800d450 <_vfiprintf_r+0x258>)
 800d3f8:	a904      	add	r1, sp, #16
 800d3fa:	4630      	mov	r0, r6
 800d3fc:	f7fb f9be 	bl	800877c <_printf_float>
 800d400:	4607      	mov	r7, r0
 800d402:	1c78      	adds	r0, r7, #1
 800d404:	d1d6      	bne.n	800d3b4 <_vfiprintf_r+0x1bc>
 800d406:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d408:	07d9      	lsls	r1, r3, #31
 800d40a:	d405      	bmi.n	800d418 <_vfiprintf_r+0x220>
 800d40c:	89ab      	ldrh	r3, [r5, #12]
 800d40e:	059a      	lsls	r2, r3, #22
 800d410:	d402      	bmi.n	800d418 <_vfiprintf_r+0x220>
 800d412:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d414:	f7ff fe71 	bl	800d0fa <__retarget_lock_release_recursive>
 800d418:	89ab      	ldrh	r3, [r5, #12]
 800d41a:	065b      	lsls	r3, r3, #25
 800d41c:	f53f af12 	bmi.w	800d244 <_vfiprintf_r+0x4c>
 800d420:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d422:	e711      	b.n	800d248 <_vfiprintf_r+0x50>
 800d424:	ab03      	add	r3, sp, #12
 800d426:	9300      	str	r3, [sp, #0]
 800d428:	462a      	mov	r2, r5
 800d42a:	4b09      	ldr	r3, [pc, #36]	; (800d450 <_vfiprintf_r+0x258>)
 800d42c:	a904      	add	r1, sp, #16
 800d42e:	4630      	mov	r0, r6
 800d430:	f7fb fc48 	bl	8008cc4 <_printf_i>
 800d434:	e7e4      	b.n	800d400 <_vfiprintf_r+0x208>
 800d436:	bf00      	nop
 800d438:	0800dc9c 	.word	0x0800dc9c
 800d43c:	0800dcbc 	.word	0x0800dcbc
 800d440:	0800dc7c 	.word	0x0800dc7c
 800d444:	0800dc14 	.word	0x0800dc14
 800d448:	0800dc1e 	.word	0x0800dc1e
 800d44c:	0800877d 	.word	0x0800877d
 800d450:	0800d1d5 	.word	0x0800d1d5
 800d454:	0800dc1a 	.word	0x0800dc1a

0800d458 <__swbuf_r>:
 800d458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d45a:	460e      	mov	r6, r1
 800d45c:	4614      	mov	r4, r2
 800d45e:	4605      	mov	r5, r0
 800d460:	b118      	cbz	r0, 800d46a <__swbuf_r+0x12>
 800d462:	6983      	ldr	r3, [r0, #24]
 800d464:	b90b      	cbnz	r3, 800d46a <__swbuf_r+0x12>
 800d466:	f7ff fd97 	bl	800cf98 <__sinit>
 800d46a:	4b21      	ldr	r3, [pc, #132]	; (800d4f0 <__swbuf_r+0x98>)
 800d46c:	429c      	cmp	r4, r3
 800d46e:	d12b      	bne.n	800d4c8 <__swbuf_r+0x70>
 800d470:	686c      	ldr	r4, [r5, #4]
 800d472:	69a3      	ldr	r3, [r4, #24]
 800d474:	60a3      	str	r3, [r4, #8]
 800d476:	89a3      	ldrh	r3, [r4, #12]
 800d478:	071a      	lsls	r2, r3, #28
 800d47a:	d52f      	bpl.n	800d4dc <__swbuf_r+0x84>
 800d47c:	6923      	ldr	r3, [r4, #16]
 800d47e:	b36b      	cbz	r3, 800d4dc <__swbuf_r+0x84>
 800d480:	6923      	ldr	r3, [r4, #16]
 800d482:	6820      	ldr	r0, [r4, #0]
 800d484:	1ac0      	subs	r0, r0, r3
 800d486:	6963      	ldr	r3, [r4, #20]
 800d488:	b2f6      	uxtb	r6, r6
 800d48a:	4283      	cmp	r3, r0
 800d48c:	4637      	mov	r7, r6
 800d48e:	dc04      	bgt.n	800d49a <__swbuf_r+0x42>
 800d490:	4621      	mov	r1, r4
 800d492:	4628      	mov	r0, r5
 800d494:	f7ff fcec 	bl	800ce70 <_fflush_r>
 800d498:	bb30      	cbnz	r0, 800d4e8 <__swbuf_r+0x90>
 800d49a:	68a3      	ldr	r3, [r4, #8]
 800d49c:	3b01      	subs	r3, #1
 800d49e:	60a3      	str	r3, [r4, #8]
 800d4a0:	6823      	ldr	r3, [r4, #0]
 800d4a2:	1c5a      	adds	r2, r3, #1
 800d4a4:	6022      	str	r2, [r4, #0]
 800d4a6:	701e      	strb	r6, [r3, #0]
 800d4a8:	6963      	ldr	r3, [r4, #20]
 800d4aa:	3001      	adds	r0, #1
 800d4ac:	4283      	cmp	r3, r0
 800d4ae:	d004      	beq.n	800d4ba <__swbuf_r+0x62>
 800d4b0:	89a3      	ldrh	r3, [r4, #12]
 800d4b2:	07db      	lsls	r3, r3, #31
 800d4b4:	d506      	bpl.n	800d4c4 <__swbuf_r+0x6c>
 800d4b6:	2e0a      	cmp	r6, #10
 800d4b8:	d104      	bne.n	800d4c4 <__swbuf_r+0x6c>
 800d4ba:	4621      	mov	r1, r4
 800d4bc:	4628      	mov	r0, r5
 800d4be:	f7ff fcd7 	bl	800ce70 <_fflush_r>
 800d4c2:	b988      	cbnz	r0, 800d4e8 <__swbuf_r+0x90>
 800d4c4:	4638      	mov	r0, r7
 800d4c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d4c8:	4b0a      	ldr	r3, [pc, #40]	; (800d4f4 <__swbuf_r+0x9c>)
 800d4ca:	429c      	cmp	r4, r3
 800d4cc:	d101      	bne.n	800d4d2 <__swbuf_r+0x7a>
 800d4ce:	68ac      	ldr	r4, [r5, #8]
 800d4d0:	e7cf      	b.n	800d472 <__swbuf_r+0x1a>
 800d4d2:	4b09      	ldr	r3, [pc, #36]	; (800d4f8 <__swbuf_r+0xa0>)
 800d4d4:	429c      	cmp	r4, r3
 800d4d6:	bf08      	it	eq
 800d4d8:	68ec      	ldreq	r4, [r5, #12]
 800d4da:	e7ca      	b.n	800d472 <__swbuf_r+0x1a>
 800d4dc:	4621      	mov	r1, r4
 800d4de:	4628      	mov	r0, r5
 800d4e0:	f000 f80c 	bl	800d4fc <__swsetup_r>
 800d4e4:	2800      	cmp	r0, #0
 800d4e6:	d0cb      	beq.n	800d480 <__swbuf_r+0x28>
 800d4e8:	f04f 37ff 	mov.w	r7, #4294967295
 800d4ec:	e7ea      	b.n	800d4c4 <__swbuf_r+0x6c>
 800d4ee:	bf00      	nop
 800d4f0:	0800dc9c 	.word	0x0800dc9c
 800d4f4:	0800dcbc 	.word	0x0800dcbc
 800d4f8:	0800dc7c 	.word	0x0800dc7c

0800d4fc <__swsetup_r>:
 800d4fc:	4b32      	ldr	r3, [pc, #200]	; (800d5c8 <__swsetup_r+0xcc>)
 800d4fe:	b570      	push	{r4, r5, r6, lr}
 800d500:	681d      	ldr	r5, [r3, #0]
 800d502:	4606      	mov	r6, r0
 800d504:	460c      	mov	r4, r1
 800d506:	b125      	cbz	r5, 800d512 <__swsetup_r+0x16>
 800d508:	69ab      	ldr	r3, [r5, #24]
 800d50a:	b913      	cbnz	r3, 800d512 <__swsetup_r+0x16>
 800d50c:	4628      	mov	r0, r5
 800d50e:	f7ff fd43 	bl	800cf98 <__sinit>
 800d512:	4b2e      	ldr	r3, [pc, #184]	; (800d5cc <__swsetup_r+0xd0>)
 800d514:	429c      	cmp	r4, r3
 800d516:	d10f      	bne.n	800d538 <__swsetup_r+0x3c>
 800d518:	686c      	ldr	r4, [r5, #4]
 800d51a:	89a3      	ldrh	r3, [r4, #12]
 800d51c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d520:	0719      	lsls	r1, r3, #28
 800d522:	d42c      	bmi.n	800d57e <__swsetup_r+0x82>
 800d524:	06dd      	lsls	r5, r3, #27
 800d526:	d411      	bmi.n	800d54c <__swsetup_r+0x50>
 800d528:	2309      	movs	r3, #9
 800d52a:	6033      	str	r3, [r6, #0]
 800d52c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d530:	81a3      	strh	r3, [r4, #12]
 800d532:	f04f 30ff 	mov.w	r0, #4294967295
 800d536:	e03e      	b.n	800d5b6 <__swsetup_r+0xba>
 800d538:	4b25      	ldr	r3, [pc, #148]	; (800d5d0 <__swsetup_r+0xd4>)
 800d53a:	429c      	cmp	r4, r3
 800d53c:	d101      	bne.n	800d542 <__swsetup_r+0x46>
 800d53e:	68ac      	ldr	r4, [r5, #8]
 800d540:	e7eb      	b.n	800d51a <__swsetup_r+0x1e>
 800d542:	4b24      	ldr	r3, [pc, #144]	; (800d5d4 <__swsetup_r+0xd8>)
 800d544:	429c      	cmp	r4, r3
 800d546:	bf08      	it	eq
 800d548:	68ec      	ldreq	r4, [r5, #12]
 800d54a:	e7e6      	b.n	800d51a <__swsetup_r+0x1e>
 800d54c:	0758      	lsls	r0, r3, #29
 800d54e:	d512      	bpl.n	800d576 <__swsetup_r+0x7a>
 800d550:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d552:	b141      	cbz	r1, 800d566 <__swsetup_r+0x6a>
 800d554:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d558:	4299      	cmp	r1, r3
 800d55a:	d002      	beq.n	800d562 <__swsetup_r+0x66>
 800d55c:	4630      	mov	r0, r6
 800d55e:	f7fe fd63 	bl	800c028 <_free_r>
 800d562:	2300      	movs	r3, #0
 800d564:	6363      	str	r3, [r4, #52]	; 0x34
 800d566:	89a3      	ldrh	r3, [r4, #12]
 800d568:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d56c:	81a3      	strh	r3, [r4, #12]
 800d56e:	2300      	movs	r3, #0
 800d570:	6063      	str	r3, [r4, #4]
 800d572:	6923      	ldr	r3, [r4, #16]
 800d574:	6023      	str	r3, [r4, #0]
 800d576:	89a3      	ldrh	r3, [r4, #12]
 800d578:	f043 0308 	orr.w	r3, r3, #8
 800d57c:	81a3      	strh	r3, [r4, #12]
 800d57e:	6923      	ldr	r3, [r4, #16]
 800d580:	b94b      	cbnz	r3, 800d596 <__swsetup_r+0x9a>
 800d582:	89a3      	ldrh	r3, [r4, #12]
 800d584:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d588:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d58c:	d003      	beq.n	800d596 <__swsetup_r+0x9a>
 800d58e:	4621      	mov	r1, r4
 800d590:	4630      	mov	r0, r6
 800d592:	f000 f84d 	bl	800d630 <__smakebuf_r>
 800d596:	89a0      	ldrh	r0, [r4, #12]
 800d598:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d59c:	f010 0301 	ands.w	r3, r0, #1
 800d5a0:	d00a      	beq.n	800d5b8 <__swsetup_r+0xbc>
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	60a3      	str	r3, [r4, #8]
 800d5a6:	6963      	ldr	r3, [r4, #20]
 800d5a8:	425b      	negs	r3, r3
 800d5aa:	61a3      	str	r3, [r4, #24]
 800d5ac:	6923      	ldr	r3, [r4, #16]
 800d5ae:	b943      	cbnz	r3, 800d5c2 <__swsetup_r+0xc6>
 800d5b0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d5b4:	d1ba      	bne.n	800d52c <__swsetup_r+0x30>
 800d5b6:	bd70      	pop	{r4, r5, r6, pc}
 800d5b8:	0781      	lsls	r1, r0, #30
 800d5ba:	bf58      	it	pl
 800d5bc:	6963      	ldrpl	r3, [r4, #20]
 800d5be:	60a3      	str	r3, [r4, #8]
 800d5c0:	e7f4      	b.n	800d5ac <__swsetup_r+0xb0>
 800d5c2:	2000      	movs	r0, #0
 800d5c4:	e7f7      	b.n	800d5b6 <__swsetup_r+0xba>
 800d5c6:	bf00      	nop
 800d5c8:	2000007c 	.word	0x2000007c
 800d5cc:	0800dc9c 	.word	0x0800dc9c
 800d5d0:	0800dcbc 	.word	0x0800dcbc
 800d5d4:	0800dc7c 	.word	0x0800dc7c

0800d5d8 <abort>:
 800d5d8:	b508      	push	{r3, lr}
 800d5da:	2006      	movs	r0, #6
 800d5dc:	f000 f898 	bl	800d710 <raise>
 800d5e0:	2001      	movs	r0, #1
 800d5e2:	f7f5 fb63 	bl	8002cac <_exit>

0800d5e6 <__swhatbuf_r>:
 800d5e6:	b570      	push	{r4, r5, r6, lr}
 800d5e8:	460e      	mov	r6, r1
 800d5ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d5ee:	2900      	cmp	r1, #0
 800d5f0:	b096      	sub	sp, #88	; 0x58
 800d5f2:	4614      	mov	r4, r2
 800d5f4:	461d      	mov	r5, r3
 800d5f6:	da08      	bge.n	800d60a <__swhatbuf_r+0x24>
 800d5f8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d5fc:	2200      	movs	r2, #0
 800d5fe:	602a      	str	r2, [r5, #0]
 800d600:	061a      	lsls	r2, r3, #24
 800d602:	d410      	bmi.n	800d626 <__swhatbuf_r+0x40>
 800d604:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d608:	e00e      	b.n	800d628 <__swhatbuf_r+0x42>
 800d60a:	466a      	mov	r2, sp
 800d60c:	f000 f89c 	bl	800d748 <_fstat_r>
 800d610:	2800      	cmp	r0, #0
 800d612:	dbf1      	blt.n	800d5f8 <__swhatbuf_r+0x12>
 800d614:	9a01      	ldr	r2, [sp, #4]
 800d616:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d61a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d61e:	425a      	negs	r2, r3
 800d620:	415a      	adcs	r2, r3
 800d622:	602a      	str	r2, [r5, #0]
 800d624:	e7ee      	b.n	800d604 <__swhatbuf_r+0x1e>
 800d626:	2340      	movs	r3, #64	; 0x40
 800d628:	2000      	movs	r0, #0
 800d62a:	6023      	str	r3, [r4, #0]
 800d62c:	b016      	add	sp, #88	; 0x58
 800d62e:	bd70      	pop	{r4, r5, r6, pc}

0800d630 <__smakebuf_r>:
 800d630:	898b      	ldrh	r3, [r1, #12]
 800d632:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d634:	079d      	lsls	r5, r3, #30
 800d636:	4606      	mov	r6, r0
 800d638:	460c      	mov	r4, r1
 800d63a:	d507      	bpl.n	800d64c <__smakebuf_r+0x1c>
 800d63c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d640:	6023      	str	r3, [r4, #0]
 800d642:	6123      	str	r3, [r4, #16]
 800d644:	2301      	movs	r3, #1
 800d646:	6163      	str	r3, [r4, #20]
 800d648:	b002      	add	sp, #8
 800d64a:	bd70      	pop	{r4, r5, r6, pc}
 800d64c:	ab01      	add	r3, sp, #4
 800d64e:	466a      	mov	r2, sp
 800d650:	f7ff ffc9 	bl	800d5e6 <__swhatbuf_r>
 800d654:	9900      	ldr	r1, [sp, #0]
 800d656:	4605      	mov	r5, r0
 800d658:	4630      	mov	r0, r6
 800d65a:	f7fe fd51 	bl	800c100 <_malloc_r>
 800d65e:	b948      	cbnz	r0, 800d674 <__smakebuf_r+0x44>
 800d660:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d664:	059a      	lsls	r2, r3, #22
 800d666:	d4ef      	bmi.n	800d648 <__smakebuf_r+0x18>
 800d668:	f023 0303 	bic.w	r3, r3, #3
 800d66c:	f043 0302 	orr.w	r3, r3, #2
 800d670:	81a3      	strh	r3, [r4, #12]
 800d672:	e7e3      	b.n	800d63c <__smakebuf_r+0xc>
 800d674:	4b0d      	ldr	r3, [pc, #52]	; (800d6ac <__smakebuf_r+0x7c>)
 800d676:	62b3      	str	r3, [r6, #40]	; 0x28
 800d678:	89a3      	ldrh	r3, [r4, #12]
 800d67a:	6020      	str	r0, [r4, #0]
 800d67c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d680:	81a3      	strh	r3, [r4, #12]
 800d682:	9b00      	ldr	r3, [sp, #0]
 800d684:	6163      	str	r3, [r4, #20]
 800d686:	9b01      	ldr	r3, [sp, #4]
 800d688:	6120      	str	r0, [r4, #16]
 800d68a:	b15b      	cbz	r3, 800d6a4 <__smakebuf_r+0x74>
 800d68c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d690:	4630      	mov	r0, r6
 800d692:	f000 f86b 	bl	800d76c <_isatty_r>
 800d696:	b128      	cbz	r0, 800d6a4 <__smakebuf_r+0x74>
 800d698:	89a3      	ldrh	r3, [r4, #12]
 800d69a:	f023 0303 	bic.w	r3, r3, #3
 800d69e:	f043 0301 	orr.w	r3, r3, #1
 800d6a2:	81a3      	strh	r3, [r4, #12]
 800d6a4:	89a0      	ldrh	r0, [r4, #12]
 800d6a6:	4305      	orrs	r5, r0
 800d6a8:	81a5      	strh	r5, [r4, #12]
 800d6aa:	e7cd      	b.n	800d648 <__smakebuf_r+0x18>
 800d6ac:	0800cf31 	.word	0x0800cf31

0800d6b0 <_malloc_usable_size_r>:
 800d6b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d6b4:	1f18      	subs	r0, r3, #4
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	bfbc      	itt	lt
 800d6ba:	580b      	ldrlt	r3, [r1, r0]
 800d6bc:	18c0      	addlt	r0, r0, r3
 800d6be:	4770      	bx	lr

0800d6c0 <_raise_r>:
 800d6c0:	291f      	cmp	r1, #31
 800d6c2:	b538      	push	{r3, r4, r5, lr}
 800d6c4:	4604      	mov	r4, r0
 800d6c6:	460d      	mov	r5, r1
 800d6c8:	d904      	bls.n	800d6d4 <_raise_r+0x14>
 800d6ca:	2316      	movs	r3, #22
 800d6cc:	6003      	str	r3, [r0, #0]
 800d6ce:	f04f 30ff 	mov.w	r0, #4294967295
 800d6d2:	bd38      	pop	{r3, r4, r5, pc}
 800d6d4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d6d6:	b112      	cbz	r2, 800d6de <_raise_r+0x1e>
 800d6d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d6dc:	b94b      	cbnz	r3, 800d6f2 <_raise_r+0x32>
 800d6de:	4620      	mov	r0, r4
 800d6e0:	f000 f830 	bl	800d744 <_getpid_r>
 800d6e4:	462a      	mov	r2, r5
 800d6e6:	4601      	mov	r1, r0
 800d6e8:	4620      	mov	r0, r4
 800d6ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d6ee:	f000 b817 	b.w	800d720 <_kill_r>
 800d6f2:	2b01      	cmp	r3, #1
 800d6f4:	d00a      	beq.n	800d70c <_raise_r+0x4c>
 800d6f6:	1c59      	adds	r1, r3, #1
 800d6f8:	d103      	bne.n	800d702 <_raise_r+0x42>
 800d6fa:	2316      	movs	r3, #22
 800d6fc:	6003      	str	r3, [r0, #0]
 800d6fe:	2001      	movs	r0, #1
 800d700:	e7e7      	b.n	800d6d2 <_raise_r+0x12>
 800d702:	2400      	movs	r4, #0
 800d704:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d708:	4628      	mov	r0, r5
 800d70a:	4798      	blx	r3
 800d70c:	2000      	movs	r0, #0
 800d70e:	e7e0      	b.n	800d6d2 <_raise_r+0x12>

0800d710 <raise>:
 800d710:	4b02      	ldr	r3, [pc, #8]	; (800d71c <raise+0xc>)
 800d712:	4601      	mov	r1, r0
 800d714:	6818      	ldr	r0, [r3, #0]
 800d716:	f7ff bfd3 	b.w	800d6c0 <_raise_r>
 800d71a:	bf00      	nop
 800d71c:	2000007c 	.word	0x2000007c

0800d720 <_kill_r>:
 800d720:	b538      	push	{r3, r4, r5, lr}
 800d722:	4d07      	ldr	r5, [pc, #28]	; (800d740 <_kill_r+0x20>)
 800d724:	2300      	movs	r3, #0
 800d726:	4604      	mov	r4, r0
 800d728:	4608      	mov	r0, r1
 800d72a:	4611      	mov	r1, r2
 800d72c:	602b      	str	r3, [r5, #0]
 800d72e:	f7f5 faad 	bl	8002c8c <_kill>
 800d732:	1c43      	adds	r3, r0, #1
 800d734:	d102      	bne.n	800d73c <_kill_r+0x1c>
 800d736:	682b      	ldr	r3, [r5, #0]
 800d738:	b103      	cbz	r3, 800d73c <_kill_r+0x1c>
 800d73a:	6023      	str	r3, [r4, #0]
 800d73c:	bd38      	pop	{r3, r4, r5, pc}
 800d73e:	bf00      	nop
 800d740:	2000050c 	.word	0x2000050c

0800d744 <_getpid_r>:
 800d744:	f7f5 ba9a 	b.w	8002c7c <_getpid>

0800d748 <_fstat_r>:
 800d748:	b538      	push	{r3, r4, r5, lr}
 800d74a:	4d07      	ldr	r5, [pc, #28]	; (800d768 <_fstat_r+0x20>)
 800d74c:	2300      	movs	r3, #0
 800d74e:	4604      	mov	r4, r0
 800d750:	4608      	mov	r0, r1
 800d752:	4611      	mov	r1, r2
 800d754:	602b      	str	r3, [r5, #0]
 800d756:	f7f5 faf8 	bl	8002d4a <_fstat>
 800d75a:	1c43      	adds	r3, r0, #1
 800d75c:	d102      	bne.n	800d764 <_fstat_r+0x1c>
 800d75e:	682b      	ldr	r3, [r5, #0]
 800d760:	b103      	cbz	r3, 800d764 <_fstat_r+0x1c>
 800d762:	6023      	str	r3, [r4, #0]
 800d764:	bd38      	pop	{r3, r4, r5, pc}
 800d766:	bf00      	nop
 800d768:	2000050c 	.word	0x2000050c

0800d76c <_isatty_r>:
 800d76c:	b538      	push	{r3, r4, r5, lr}
 800d76e:	4d06      	ldr	r5, [pc, #24]	; (800d788 <_isatty_r+0x1c>)
 800d770:	2300      	movs	r3, #0
 800d772:	4604      	mov	r4, r0
 800d774:	4608      	mov	r0, r1
 800d776:	602b      	str	r3, [r5, #0]
 800d778:	f7f5 faf7 	bl	8002d6a <_isatty>
 800d77c:	1c43      	adds	r3, r0, #1
 800d77e:	d102      	bne.n	800d786 <_isatty_r+0x1a>
 800d780:	682b      	ldr	r3, [r5, #0]
 800d782:	b103      	cbz	r3, 800d786 <_isatty_r+0x1a>
 800d784:	6023      	str	r3, [r4, #0]
 800d786:	bd38      	pop	{r3, r4, r5, pc}
 800d788:	2000050c 	.word	0x2000050c

0800d78c <_init>:
 800d78c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d78e:	bf00      	nop
 800d790:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d792:	bc08      	pop	{r3}
 800d794:	469e      	mov	lr, r3
 800d796:	4770      	bx	lr

0800d798 <_fini>:
 800d798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d79a:	bf00      	nop
 800d79c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d79e:	bc08      	pop	{r3}
 800d7a0:	469e      	mov	lr, r3
 800d7a2:	4770      	bx	lr
