// Seed: 1560251307
module module_0 (
    id_1,
    id_2
);
  input id_2;
  input id_1;
  assign id_2 = id_2;
  logic id_3;
  logic id_4, id_5 = 1 == id_2 & id_2;
  logic id_6;
  logic id_7;
endmodule
`define pp_2 0
`timescale 1ps / 1ps `timescale 1ps / 1ps `default_nettype module_0
