Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan 10 22:30:37 2024
| Host         : DESKTOP-IIDP9S7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (360)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1343)
5. checking no_input_delay (6)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (360)
--------------------------
 There are 60 register/latch pins with no clock driven by root clock pin: CD0/count_reg[1]/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: CD2/count_reg[21]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1343)
---------------------------------------------------
 There are 1343 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.186        0.000                      0                  175        0.167        0.000                      0                  175        4.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.186        0.000                      0                  175        0.167        0.000                      0                  175        4.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.963ns (26.845%)  route 2.624ns (73.155%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.547     5.068    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.419     5.487 r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/Q
                         net (fo=3, routed)           1.130     6.617    key_de/inst/inst/Ps2Interface_i/p_0_in[6]
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.296     6.913 r  key_de/inst/inst/Ps2Interface_i/err_i_4/O
                         net (fo=1, routed)           0.566     7.479    key_de/inst/inst/Ps2Interface_i/err_i_4_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.603 f  key_de/inst/inst/Ps2Interface_i/err_i_3/O
                         net (fo=2, routed)           0.436     8.040    key_de/inst/inst/Ps2Interface_i/err_i_3_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.164 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.492     8.655    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X34Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.430    14.771    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y22         FDCE (Setup_fdce_C_CE)      -0.169    14.842    key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.963ns (26.845%)  route 2.624ns (73.155%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.547     5.068    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.419     5.487 r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/Q
                         net (fo=3, routed)           1.130     6.617    key_de/inst/inst/Ps2Interface_i/p_0_in[6]
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.296     6.913 r  key_de/inst/inst/Ps2Interface_i/err_i_4/O
                         net (fo=1, routed)           0.566     7.479    key_de/inst/inst/Ps2Interface_i/err_i_4_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.603 f  key_de/inst/inst/Ps2Interface_i/err_i_3/O
                         net (fo=2, routed)           0.436     8.040    key_de/inst/inst/Ps2Interface_i/err_i_3_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.164 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.492     8.655    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X34Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.430    14.771    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y22         FDCE (Setup_fdce_C_CE)      -0.169    14.842    key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.963ns (26.845%)  route 2.624ns (73.155%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.547     5.068    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.419     5.487 r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/Q
                         net (fo=3, routed)           1.130     6.617    key_de/inst/inst/Ps2Interface_i/p_0_in[6]
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.296     6.913 r  key_de/inst/inst/Ps2Interface_i/err_i_4/O
                         net (fo=1, routed)           0.566     7.479    key_de/inst/inst/Ps2Interface_i/err_i_4_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.603 f  key_de/inst/inst/Ps2Interface_i/err_i_3/O
                         net (fo=2, routed)           0.436     8.040    key_de/inst/inst/Ps2Interface_i/err_i_3_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.164 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.492     8.655    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X34Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.430    14.771    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y22         FDCE (Setup_fdce_C_CE)      -0.169    14.842    key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.963ns (26.845%)  route 2.624ns (73.155%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.547     5.068    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.419     5.487 r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/Q
                         net (fo=3, routed)           1.130     6.617    key_de/inst/inst/Ps2Interface_i/p_0_in[6]
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.296     6.913 r  key_de/inst/inst/Ps2Interface_i/err_i_4/O
                         net (fo=1, routed)           0.566     7.479    key_de/inst/inst/Ps2Interface_i/err_i_4_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.603 f  key_de/inst/inst/Ps2Interface_i/err_i_3/O
                         net (fo=2, routed)           0.436     8.040    key_de/inst/inst/Ps2Interface_i/err_i_3_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.164 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.492     8.655    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X34Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.430    14.771    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y22         FDCE (Setup_fdce_C_CE)      -0.169    14.842    key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.963ns (26.845%)  route 2.624ns (73.155%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.547     5.068    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.419     5.487 r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/Q
                         net (fo=3, routed)           1.130     6.617    key_de/inst/inst/Ps2Interface_i/p_0_in[6]
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.296     6.913 r  key_de/inst/inst/Ps2Interface_i/err_i_4/O
                         net (fo=1, routed)           0.566     7.479    key_de/inst/inst/Ps2Interface_i/err_i_4_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.603 f  key_de/inst/inst/Ps2Interface_i/err_i_3/O
                         net (fo=2, routed)           0.436     8.040    key_de/inst/inst/Ps2Interface_i/err_i_3_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.164 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.492     8.655    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X34Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.430    14.771    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y22         FDCE (Setup_fdce_C_CE)      -0.169    14.842    key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.963ns (26.845%)  route 2.624ns (73.155%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.547     5.068    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.419     5.487 r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/Q
                         net (fo=3, routed)           1.130     6.617    key_de/inst/inst/Ps2Interface_i/p_0_in[6]
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.296     6.913 r  key_de/inst/inst/Ps2Interface_i/err_i_4/O
                         net (fo=1, routed)           0.566     7.479    key_de/inst/inst/Ps2Interface_i/err_i_4_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.603 f  key_de/inst/inst/Ps2Interface_i/err_i_3/O
                         net (fo=2, routed)           0.436     8.040    key_de/inst/inst/Ps2Interface_i/err_i_3_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.164 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.492     8.655    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X34Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.430    14.771    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y22         FDCE (Setup_fdce_C_CE)      -0.169    14.842    key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.963ns (26.845%)  route 2.624ns (73.155%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.547     5.068    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.419     5.487 r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/Q
                         net (fo=3, routed)           1.130     6.617    key_de/inst/inst/Ps2Interface_i/p_0_in[6]
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.296     6.913 r  key_de/inst/inst/Ps2Interface_i/err_i_4/O
                         net (fo=1, routed)           0.566     7.479    key_de/inst/inst/Ps2Interface_i/err_i_4_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.603 f  key_de/inst/inst/Ps2Interface_i/err_i_3/O
                         net (fo=2, routed)           0.436     8.040    key_de/inst/inst/Ps2Interface_i/err_i_3_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.164 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.492     8.655    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X34Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.430    14.771    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y22         FDCE (Setup_fdce_C_CE)      -0.169    14.842    key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.963ns (26.845%)  route 2.624ns (73.155%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.547     5.068    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDCE (Prop_fdce_C_Q)         0.419     5.487 r  key_de/inst/inst/Ps2Interface_i/frame_reg[7]/Q
                         net (fo=3, routed)           1.130     6.617    key_de/inst/inst/Ps2Interface_i/p_0_in[6]
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.296     6.913 r  key_de/inst/inst/Ps2Interface_i/err_i_4/O
                         net (fo=1, routed)           0.566     7.479    key_de/inst/inst/Ps2Interface_i/err_i_4_n_0
    SLICE_X34Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.603 f  key_de/inst/inst/Ps2Interface_i/err_i_3/O
                         net (fo=2, routed)           0.436     8.040    key_de/inst/inst/Ps2Interface_i/err_i_3_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.164 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.492     8.655    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X34Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.430    14.771    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y22         FDCE (Setup_fdce_C_CE)      -0.169    14.842    key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.193ns (33.095%)  route 2.412ns (66.905%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.548     5.069    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDCE (Prop_fdce_C_Q)         0.419     5.488 r  key_de/inst/inst/Ps2Interface_i/counter_reg[13]/Q
                         net (fo=6, routed)           1.187     6.675    key_de/inst/inst/Ps2Interface_i/counter[13]
    SLICE_X29Y21         LUT4 (Prop_lut4_I0_O)        0.324     6.999 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_4/O
                         net (fo=1, routed)           0.436     7.435    key_de/inst/inst/Ps2Interface_i/counter[13]_i_4_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.326     7.761 f  key_de/inst/inst/Ps2Interface_i/counter[13]_i_3/O
                         net (fo=14, routed)          0.789     8.550    key_de/inst/inst/Ps2Interface_i/counter[13]_i_3_n_0
    SLICE_X31Y20         LUT5 (Prop_lut5_I0_O)        0.124     8.674 r  key_de/inst/inst/Ps2Interface_i/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.674    key_de/inst/inst/Ps2Interface_i/counter[5]_i_1_n_0
    SLICE_X31Y20         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.434    14.775    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y20         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[5]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y20         FDCE (Setup_fdce_C_D)        0.029    15.044    key_de/inst/inst/Ps2Interface_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.193ns (33.270%)  route 2.393ns (66.730%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.548     5.069    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y22         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDCE (Prop_fdce_C_Q)         0.419     5.488 r  key_de/inst/inst/Ps2Interface_i/counter_reg[13]/Q
                         net (fo=6, routed)           1.187     6.675    key_de/inst/inst/Ps2Interface_i/counter[13]
    SLICE_X29Y21         LUT4 (Prop_lut4_I0_O)        0.324     6.999 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_4/O
                         net (fo=1, routed)           0.436     7.435    key_de/inst/inst/Ps2Interface_i/counter[13]_i_4_n_0
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.326     7.761 f  key_de/inst/inst/Ps2Interface_i/counter[13]_i_3/O
                         net (fo=14, routed)          0.770     8.531    key_de/inst/inst/Ps2Interface_i/counter[13]_i_3_n_0
    SLICE_X31Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.655 r  key_de/inst/inst/Ps2Interface_i/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.655    key_de/inst/inst/Ps2Interface_i/counter[2]_i_1_n_0
    SLICE_X31Y19         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.434    14.775    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y19         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X31Y19         FDCE (Setup_fdce_C_D)        0.031    15.046    key_de/inst/inst/Ps2Interface_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.558     1.441    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y16         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.062     1.667    key_de/inst/inst/Ps2Interface_i/clk_count[2]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.712 r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.712    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X31Y16         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.825     1.952    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y16         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.498     1.454    
    SLICE_X31Y16         FDPE (Hold_fdpe_C_D)         0.091     1.545    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.212ns (67.022%)  route 0.104ns (32.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.550     1.433    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDCE (Prop_fdce_C_Q)         0.164     1.597 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/Q
                         net (fo=4, routed)           0.104     1.701    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[7]
    SLICE_X31Y24         LUT4 (Prop_lut4_I2_O)        0.048     1.749 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.749    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[8]_i_1_n_0
    SLICE_X31Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.816     1.943    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X31Y24         FDCE (Hold_fdce_C_D)         0.107     1.553    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 key_de/op/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/op/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.557     1.440    key_de/op/CLK
    SLICE_X32Y17         FDRE                                         r  key_de/op/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.128     1.568 f  key_de/op/signal_delay_reg/Q
                         net (fo=1, routed)           0.062     1.630    key_de/op/signal_delay
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.099     1.729 r  key_de/op/signal_single_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.729    key_de/op/signal_single_pulse_i_1_n_0
    SLICE_X32Y17         FDRE                                         r  key_de/op/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.824     1.951    key_de/op/CLK
    SLICE_X32Y17         FDRE                                         r  key_de/op/signal_single_pulse_reg/C
                         clock pessimism             -0.511     1.440    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.091     1.531    key_de/op/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 key_de/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.012%)  route 0.131ns (40.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.555     1.438    key_de/CLK
    SLICE_X33Y19         FDCE                                         r  key_de/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  key_de/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          0.131     1.710    key_de/state[1]
    SLICE_X32Y19         LUT2 (Prop_lut2_I0_O)        0.048     1.758 r  key_de/key[2]_i_1/O
                         net (fo=1, routed)           0.000     1.758    key_de/next_key0_in[2]
    SLICE_X32Y19         FDCE                                         r  key_de/key_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.822     1.949    key_de/CLK
    SLICE_X32Y19         FDCE                                         r  key_de/key_reg[2]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X32Y19         FDCE (Hold_fdce_C_D)         0.107     1.558    key_de/key_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 key_de/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.956%)  route 0.132ns (41.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.555     1.438    key_de/CLK
    SLICE_X33Y19         FDCE                                         r  key_de/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  key_de/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          0.132     1.711    key_de/state[1]
    SLICE_X32Y19         LUT2 (Prop_lut2_I0_O)        0.049     1.760 r  key_de/key[4]_i_1/O
                         net (fo=1, routed)           0.000     1.760    key_de/next_key0_in[4]
    SLICE_X32Y19         FDCE                                         r  key_de/key_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.822     1.949    key_de/CLK
    SLICE_X32Y19         FDCE                                         r  key_de/key_reg[4]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X32Y19         FDCE (Hold_fdce_C_D)         0.107     1.558    key_de/key_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 key_de/inst/inst/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.555     1.438    key_de/inst/inst/clk
    SLICE_X33Y19         FDCE                                         r  key_de/inst/inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.128     1.566 r  key_de/inst/inst/valid_reg/Q
                         net (fo=5, routed)           0.070     1.636    key_de/valid
    SLICE_X33Y19         LUT3 (Prop_lut3_I2_O)        0.099     1.735 r  key_de/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.735    key_de/next_state[1]
    SLICE_X33Y19         FDCE                                         r  key_de/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.822     1.949    key_de/CLK
    SLICE_X33Y19         FDCE                                         r  key_de/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X33Y19         FDCE (Hold_fdce_C_D)         0.091     1.529    key_de/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.550     1.433    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDCE (Prop_fdce_C_Q)         0.164     1.597 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/Q
                         net (fo=4, routed)           0.104     1.701    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[7]
    SLICE_X31Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.746 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.746    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[5]_i_1__0_n_0
    SLICE_X31Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.816     1.943    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y24         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X31Y24         FDCE (Hold_fdce_C_D)         0.091     1.537    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 key_de/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.555     1.438    key_de/CLK
    SLICE_X33Y19         FDCE                                         r  key_de/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  key_de/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          0.131     1.710    key_de/state[1]
    SLICE_X32Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.755 r  key_de/key[1]_i_1/O
                         net (fo=1, routed)           0.000     1.755    key_de/next_key0_in[1]
    SLICE_X32Y19         FDCE                                         r  key_de/key_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.822     1.949    key_de/CLK
    SLICE_X32Y19         FDCE                                         r  key_de/key_reg[1]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X32Y19         FDCE (Hold_fdce_C_D)         0.091     1.542    key_de/key_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 key_de/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.440%)  route 0.132ns (41.560%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.555     1.438    key_de/CLK
    SLICE_X33Y19         FDCE                                         r  key_de/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  key_de/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          0.132     1.711    key_de/state[1]
    SLICE_X32Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.756 r  key_de/key[3]_i_1/O
                         net (fo=1, routed)           0.000     1.756    key_de/next_key0_in[3]
    SLICE_X32Y19         FDCE                                         r  key_de/key_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.822     1.949    key_de/CLK
    SLICE_X32Y19         FDCE                                         r  key_de/key_reg[3]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X32Y19         FDCE (Hold_fdce_C_D)         0.092     1.543    key_de/key_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.809%)  route 0.418ns (69.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.550     1.433    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X43Y24         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.574 r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/Q
                         net (fo=4, routed)           0.418     1.992    key_de/inst/inst/Ps2Interface_i/ps2_data_s__0
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.045     2.037 r  key_de/inst/inst/Ps2Interface_i/frame[10]_i_2/O
                         net (fo=1, routed)           0.000     2.037    key_de/inst/inst/Ps2Interface_i/frame[10]_i_2_n_0
    SLICE_X34Y23         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.816     1.943    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y23         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[10]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X34Y23         FDCE (Hold_fdce_C_D)         0.121     1.815    key_de/inst/inst/Ps2Interface_i/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   CD0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   CD0/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   CD2/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   CD2/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   CD2/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   CD2/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   CD2/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   CD2/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   CD2/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   CD2/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   CD2/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CD2/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CD2/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CD2/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CD2/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CD2/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CD2/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CD2/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CD2/count_reg[19]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   key_de/inst/inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   key_de/inst/inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   key_de/inst/inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   key_de/inst/inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y22   key_de/inst/inst/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21   key_de/inst/inst/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y23   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y23   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y23   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y23   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C



