<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › platform › visws › visws_quirks.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>visws_quirks.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  SGI Visual Workstation support and quirks, unmaintained.</span>
<span class="cm"> *</span>
<span class="cm"> *  Split out from setup.c by davej@suse.de</span>
<span class="cm"> *</span>
<span class="cm"> *	Copyright (C) 1999 Bent Hagemark, Ingo Molnar</span>
<span class="cm"> *</span>
<span class="cm"> *  SGI Visual Workstation interrupt controller</span>
<span class="cm"> *</span>
<span class="cm"> *  The Cobalt system ASIC in the Visual Workstation contains a &quot;Cobalt&quot; APIC</span>
<span class="cm"> *  which serves as the main interrupt controller in the system.  Non-legacy</span>
<span class="cm"> *  hardware in the system uses this controller directly.  Legacy devices</span>
<span class="cm"> *  are connected to the PIIX4 which in turn has its 8259(s) connected to</span>
<span class="cm"> *  a of the Cobalt APIC entry.</span>
<span class="cm"> *</span>
<span class="cm"> *  09/02/2000 - Updated for 2.4 by jbarnes@sgi.com</span>
<span class="cm"> *</span>
<span class="cm"> *  25/11/2002 - Updated for 2.5 by Andrey Panin &lt;pazke@orbita1.ru&gt;</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>

<span class="cp">#include &lt;asm/visws/cobalt.h&gt;</span>
<span class="cp">#include &lt;asm/visws/piix4.h&gt;</span>
<span class="cp">#include &lt;asm/io_apic.h&gt;</span>
<span class="cp">#include &lt;asm/fixmap.h&gt;</span>
<span class="cp">#include &lt;asm/reboot.h&gt;</span>
<span class="cp">#include &lt;asm/setup.h&gt;</span>
<span class="cp">#include &lt;asm/apic.h&gt;</span>
<span class="cp">#include &lt;asm/e820.h&gt;</span>
<span class="cp">#include &lt;asm/time.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="cp">#include &lt;linux/kernel_stat.h&gt;</span>

<span class="cp">#include &lt;asm/i8259.h&gt;</span>
<span class="cp">#include &lt;asm/irq_vectors.h&gt;</span>
<span class="cp">#include &lt;asm/visws/lithium.h&gt;</span>

<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/pci_ids.h&gt;</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">no_broadcast</span><span class="p">;</span>

<span class="kt">char</span> <span class="n">visws_board_type</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="kt">char</span> <span class="n">visws_board_rev</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">visws_time_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Starting Cobalt Timer system clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Set the countdown value */</span>
	<span class="n">co_cpu_write</span><span class="p">(</span><span class="n">CO_CPU_TIMEVAL</span><span class="p">,</span> <span class="n">CO_TIME_HZ</span><span class="o">/</span><span class="n">HZ</span><span class="p">);</span>

	<span class="cm">/* Start the timer */</span>
	<span class="n">co_cpu_write</span><span class="p">(</span><span class="n">CO_CPU_CTRL</span><span class="p">,</span> <span class="n">co_cpu_read</span><span class="p">(</span><span class="n">CO_CPU_CTRL</span><span class="p">)</span> <span class="o">|</span> <span class="n">CO_CTRL_TIMERUN</span><span class="p">);</span>

	<span class="cm">/* Enable (unmask) the timer interrupt */</span>
	<span class="n">co_cpu_write</span><span class="p">(</span><span class="n">CO_CPU_CTRL</span><span class="p">,</span> <span class="n">co_cpu_read</span><span class="p">(</span><span class="n">CO_CPU_CTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CO_CTRL_TIMEMASK</span><span class="p">);</span>

	<span class="n">setup_default_timer_irq</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/* Replaces the default init_ISA_irqs in the generic setup */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="n">visws_pre_intr_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* Quirk for machine specific memory setup. */</span>

<span class="cp">#define MB (1024 * 1024)</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sgivwfb_mem_phys</span><span class="p">;</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sgivwfb_mem_size</span><span class="p">;</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">sgivwfb_mem_phys</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">sgivwfb_mem_size</span><span class="p">);</span>

<span class="kt">long</span> <span class="kt">long</span> <span class="n">mem_size</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span> <span class="n">__init</span> <span class="nf">visws_memory_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">long</span> <span class="kt">long</span> <span class="n">gfx_mem_size</span> <span class="o">=</span> <span class="mi">8</span> <span class="o">*</span> <span class="n">MB</span><span class="p">;</span>

	<span class="n">mem_size</span> <span class="o">=</span> <span class="n">boot_params</span><span class="p">.</span><span class="n">alt_mem_k</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mem_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Bootloader didn&#39;t set memory size, upgrade it !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">mem_size</span> <span class="o">=</span> <span class="mi">128</span> <span class="o">*</span> <span class="n">MB</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * this hardcodes the graphics memory to 8 MB</span>
<span class="cm">	 * it really should be sized dynamically (or at least</span>
<span class="cm">	 * set as a boot param)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sgivwfb_mem_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Defaulting to 8 MB framebuffer size</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">sgivwfb_mem_size</span> <span class="o">=</span> <span class="mi">8</span> <span class="o">*</span> <span class="n">MB</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Trim to nearest MB</span>
<span class="cm">	 */</span>
	<span class="n">sgivwfb_mem_size</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">sgivwfb_mem_phys</span> <span class="o">=</span> <span class="n">mem_size</span> <span class="o">-</span> <span class="n">gfx_mem_size</span><span class="p">;</span>

	<span class="n">e820_add_region</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LOWMEMSIZE</span><span class="p">(),</span> <span class="n">E820_RAM</span><span class="p">);</span>
	<span class="n">e820_add_region</span><span class="p">(</span><span class="n">HIGH_MEMORY</span><span class="p">,</span> <span class="n">mem_size</span> <span class="o">-</span> <span class="n">sgivwfb_mem_size</span> <span class="o">-</span> <span class="n">HIGH_MEMORY</span><span class="p">,</span> <span class="n">E820_RAM</span><span class="p">);</span>
	<span class="n">e820_add_region</span><span class="p">(</span><span class="n">sgivwfb_mem_phys</span><span class="p">,</span> <span class="n">sgivwfb_mem_size</span><span class="p">,</span> <span class="n">E820_RESERVED</span><span class="p">);</span>

	<span class="k">return</span> <span class="s">&quot;PROM&quot;</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">visws_machine_emergency_restart</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Visual Workstations restart after this</span>
<span class="cm">	 * register is poked on the PIIX4</span>
<span class="cm">	 */</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">PIIX4_RESET_VAL</span><span class="p">,</span> <span class="n">PIIX4_RESET_PORT</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">visws_machine_power_off</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">pm_status</span><span class="p">;</span>
<span class="cm">/*	extern unsigned int pci_bus0; */</span>

	<span class="k">while</span> <span class="p">((</span><span class="n">pm_status</span> <span class="o">=</span> <span class="n">inw</span><span class="p">(</span><span class="n">PMSTS_PORT</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0x100</span><span class="p">)</span>
		<span class="n">outw</span><span class="p">(</span><span class="n">pm_status</span><span class="p">,</span> <span class="n">PMSTS_PORT</span><span class="p">);</span>

	<span class="n">outw</span><span class="p">(</span><span class="n">PM_SUSPEND_ENABLE</span><span class="p">,</span> <span class="n">PMCNTRL_PORT</span><span class="p">);</span>

	<span class="n">mdelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

<span class="cp">#define PCI_CONF1_ADDRESS(bus, devfn, reg) \</span>
<span class="cp">	(0x80000000 | (bus &lt;&lt; 16) | (devfn &lt;&lt; 8) | (reg &amp; ~3))</span>

<span class="cm">/*	outl(PCI_CONF1_ADDRESS(pci_bus0, SPECIAL_DEV, SPECIAL_REG), 0xCF8); */</span>
	<span class="n">outl</span><span class="p">(</span><span class="n">PIIX_SPECIAL_STOP</span><span class="p">,</span> <span class="mh">0xCFC</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">visws_get_smp_config</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">early</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The Visual Workstation is Intel MP compliant in the hardware</span>
<span class="cm"> * sense, but it doesn&#39;t have a BIOS(-configuration table).</span>
<span class="cm"> * No problem for Linux.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">MP_processor_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">mpc_cpu</span> <span class="o">*</span><span class="n">m</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ver</span><span class="p">,</span> <span class="n">logical_apicid</span><span class="p">;</span>
	<span class="n">physid_mask_t</span> <span class="n">apic_cpus</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">m</span><span class="o">-&gt;</span><span class="n">cpuflag</span> <span class="o">&amp;</span> <span class="n">CPU_ENABLED</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">logical_apicid</span> <span class="o">=</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">apicid</span><span class="p">;</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%sCPU #%d %u:%u APIC version %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">m</span><span class="o">-&gt;</span><span class="n">cpuflag</span> <span class="o">&amp;</span> <span class="n">CPU_BOOTPROCESSOR</span> <span class="o">?</span> <span class="s">&quot;Bootup &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
	       <span class="n">m</span><span class="o">-&gt;</span><span class="n">apicid</span><span class="p">,</span> <span class="p">(</span><span class="n">m</span><span class="o">-&gt;</span><span class="n">cpufeature</span> <span class="o">&amp;</span> <span class="n">CPU_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">m</span><span class="o">-&gt;</span><span class="n">cpufeature</span> <span class="o">&amp;</span> <span class="n">CPU_MODEL_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">,</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">apicver</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">m</span><span class="o">-&gt;</span><span class="n">cpuflag</span> <span class="o">&amp;</span> <span class="n">CPU_BOOTPROCESSOR</span><span class="p">)</span>
		<span class="n">boot_cpu_physical_apicid</span> <span class="o">=</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">apicid</span><span class="p">;</span>

	<span class="n">ver</span> <span class="o">=</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">apicver</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">ver</span> <span class="o">&gt;=</span> <span class="mh">0x14</span> <span class="o">&amp;&amp;</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">apicid</span> <span class="o">&gt;=</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">||</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">apicid</span> <span class="o">&gt;=</span> <span class="mh">0xf</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Processor #%d INVALID. (Max ID: %d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">m</span><span class="o">-&gt;</span><span class="n">apicid</span><span class="p">,</span> <span class="n">MAX_LOCAL_APIC</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">apic</span><span class="o">-&gt;</span><span class="n">apicid_to_cpu_present</span><span class="p">(</span><span class="n">m</span><span class="o">-&gt;</span><span class="n">apicid</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">apic_cpus</span><span class="p">);</span>
	<span class="n">physids_or</span><span class="p">(</span><span class="n">phys_cpu_present_map</span><span class="p">,</span> <span class="n">phys_cpu_present_map</span><span class="p">,</span> <span class="n">apic_cpus</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * Validate version</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ver</span> <span class="o">==</span> <span class="mh">0x0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;BIOS bug, APIC version is 0 for CPU#%d! &quot;</span>
			<span class="s">&quot;fixing up to 0x10. (tell your hw vendor)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">m</span><span class="o">-&gt;</span><span class="n">apicid</span><span class="p">);</span>
		<span class="n">ver</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">apic_version</span><span class="p">[</span><span class="n">m</span><span class="o">-&gt;</span><span class="n">apicid</span><span class="p">]</span> <span class="o">=</span> <span class="n">ver</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">visws_find_smp_config</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mpc_cpu</span> <span class="o">*</span><span class="n">mp</span> <span class="o">=</span> <span class="n">phys_to_virt</span><span class="p">(</span><span class="n">CO_CPU_TAB_PHYS</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">ncpus</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">phys_to_virt</span><span class="p">(</span><span class="n">CO_CPU_NUM_PHYS</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ncpus</span> <span class="o">&gt;</span> <span class="n">CO_CPU_MAX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;find_visws_smp: got cpu count of %d at %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">ncpus</span><span class="p">,</span> <span class="n">mp</span><span class="p">);</span>

		<span class="n">ncpus</span> <span class="o">=</span> <span class="n">CO_CPU_MAX</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ncpus</span> <span class="o">&gt;</span> <span class="n">setup_max_cpus</span><span class="p">)</span>
		<span class="n">ncpus</span> <span class="o">=</span> <span class="n">setup_max_cpus</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_X86_LOCAL_APIC</span>
	<span class="n">smp_found_config</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">ncpus</span><span class="o">--</span><span class="p">)</span>
		<span class="n">MP_processor_info</span><span class="p">(</span><span class="n">mp</span><span class="o">++</span><span class="p">);</span>

	<span class="n">mp_lapic_addr</span> <span class="o">=</span> <span class="n">APIC_DEFAULT_PHYS_BASE</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">visws_trap_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">visws_early_detect</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">raw</span><span class="p">;</span>

	<span class="n">visws_board_type</span> <span class="o">=</span> <span class="p">(</span><span class="kt">char</span><span class="p">)(</span><span class="n">inb_p</span><span class="p">(</span><span class="n">PIIX_GPI_BD_REG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PIIX_GPI_BD_REG</span><span class="p">)</span>
							 <span class="o">&gt;&gt;</span> <span class="n">PIIX_GPI_BD_SHIFT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">visws_board_type</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Override the default platform setup functions</span>
<span class="cm">	 */</span>
	<span class="n">x86_init</span><span class="p">.</span><span class="n">resources</span><span class="p">.</span><span class="n">memory_setup</span> <span class="o">=</span> <span class="n">visws_memory_setup</span><span class="p">;</span>
	<span class="n">x86_init</span><span class="p">.</span><span class="n">mpparse</span><span class="p">.</span><span class="n">get_smp_config</span> <span class="o">=</span> <span class="n">visws_get_smp_config</span><span class="p">;</span>
	<span class="n">x86_init</span><span class="p">.</span><span class="n">mpparse</span><span class="p">.</span><span class="n">find_smp_config</span> <span class="o">=</span> <span class="n">visws_find_smp_config</span><span class="p">;</span>
	<span class="n">x86_init</span><span class="p">.</span><span class="n">irqs</span><span class="p">.</span><span class="n">pre_vector_init</span> <span class="o">=</span> <span class="n">visws_pre_intr_init</span><span class="p">;</span>
	<span class="n">x86_init</span><span class="p">.</span><span class="n">irqs</span><span class="p">.</span><span class="n">trap_init</span> <span class="o">=</span> <span class="n">visws_trap_init</span><span class="p">;</span>
	<span class="n">x86_init</span><span class="p">.</span><span class="n">timers</span><span class="p">.</span><span class="n">timer_init</span> <span class="o">=</span> <span class="n">visws_time_init</span><span class="p">;</span>
	<span class="n">x86_init</span><span class="p">.</span><span class="n">pci</span><span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">pci_visws_init</span><span class="p">;</span>
	<span class="n">x86_init</span><span class="p">.</span><span class="n">pci</span><span class="p">.</span><span class="n">init_irq</span> <span class="o">=</span> <span class="n">x86_init_noop</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Install reboot quirks:</span>
<span class="cm">	 */</span>
	<span class="n">pm_power_off</span>			<span class="o">=</span> <span class="n">visws_machine_power_off</span><span class="p">;</span>
	<span class="n">machine_ops</span><span class="p">.</span><span class="n">emergency_restart</span>	<span class="o">=</span> <span class="n">visws_machine_emergency_restart</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Do not use broadcast IPIs:</span>
<span class="cm">	 */</span>
	<span class="n">no_broadcast</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_X86_IO_APIC</span>
	<span class="cm">/*</span>
<span class="cm">	 * Turn off IO-APIC detection and initialization:</span>
<span class="cm">	 */</span>
	<span class="n">skip_ioapic_setup</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="cm">/*</span>
<span class="cm">	 * Get Board rev.</span>
<span class="cm">	 * First, we have to initialize the 307 part to allow us access</span>
<span class="cm">	 * to the GPIO registers.  Let&#39;s map them at 0x0fc0 which is right</span>
<span class="cm">	 * after the PIIX4 PM section.</span>
<span class="cm">	 */</span>
	<span class="n">outb_p</span><span class="p">(</span><span class="n">SIO_DEV_SEL</span><span class="p">,</span> <span class="n">SIO_INDEX</span><span class="p">);</span>
	<span class="n">outb_p</span><span class="p">(</span><span class="n">SIO_GP_DEV</span><span class="p">,</span> <span class="n">SIO_DATA</span><span class="p">);</span>	<span class="cm">/* Talk to GPIO regs. */</span>

	<span class="n">outb_p</span><span class="p">(</span><span class="n">SIO_DEV_MSB</span><span class="p">,</span> <span class="n">SIO_INDEX</span><span class="p">);</span>
	<span class="n">outb_p</span><span class="p">(</span><span class="n">SIO_GP_MSB</span><span class="p">,</span> <span class="n">SIO_DATA</span><span class="p">);</span>	<span class="cm">/* MSB of GPIO base address */</span>

	<span class="n">outb_p</span><span class="p">(</span><span class="n">SIO_DEV_LSB</span><span class="p">,</span> <span class="n">SIO_INDEX</span><span class="p">);</span>
	<span class="n">outb_p</span><span class="p">(</span><span class="n">SIO_GP_LSB</span><span class="p">,</span> <span class="n">SIO_DATA</span><span class="p">);</span>	<span class="cm">/* LSB of GPIO base address */</span>

	<span class="n">outb_p</span><span class="p">(</span><span class="n">SIO_DEV_ENB</span><span class="p">,</span> <span class="n">SIO_INDEX</span><span class="p">);</span>
	<span class="n">outb_p</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">SIO_DATA</span><span class="p">);</span>		<span class="cm">/* Enable GPIO registers. */</span>

	<span class="cm">/*</span>
<span class="cm">	 * Now, we have to map the power management section to write</span>
<span class="cm">	 * a bit which enables access to the GPIO registers.</span>
<span class="cm">	 * What lunatic came up with this shit?</span>
<span class="cm">	 */</span>
	<span class="n">outb_p</span><span class="p">(</span><span class="n">SIO_DEV_SEL</span><span class="p">,</span> <span class="n">SIO_INDEX</span><span class="p">);</span>
	<span class="n">outb_p</span><span class="p">(</span><span class="n">SIO_PM_DEV</span><span class="p">,</span> <span class="n">SIO_DATA</span><span class="p">);</span>	<span class="cm">/* Talk to GPIO regs. */</span>

	<span class="n">outb_p</span><span class="p">(</span><span class="n">SIO_DEV_MSB</span><span class="p">,</span> <span class="n">SIO_INDEX</span><span class="p">);</span>
	<span class="n">outb_p</span><span class="p">(</span><span class="n">SIO_PM_MSB</span><span class="p">,</span> <span class="n">SIO_DATA</span><span class="p">);</span>	<span class="cm">/* MSB of PM base address */</span>

	<span class="n">outb_p</span><span class="p">(</span><span class="n">SIO_DEV_LSB</span><span class="p">,</span> <span class="n">SIO_INDEX</span><span class="p">);</span>
	<span class="n">outb_p</span><span class="p">(</span><span class="n">SIO_PM_LSB</span><span class="p">,</span> <span class="n">SIO_DATA</span><span class="p">);</span>	<span class="cm">/* LSB of PM base address */</span>

	<span class="n">outb_p</span><span class="p">(</span><span class="n">SIO_DEV_ENB</span><span class="p">,</span> <span class="n">SIO_INDEX</span><span class="p">);</span>
	<span class="n">outb_p</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">SIO_DATA</span><span class="p">);</span>		<span class="cm">/* Enable PM registers. */</span>

	<span class="cm">/*</span>
<span class="cm">	 * Now, write the PM register which enables the GPIO registers.</span>
<span class="cm">	 */</span>
	<span class="n">outb_p</span><span class="p">(</span><span class="n">SIO_PM_FER2</span><span class="p">,</span> <span class="n">SIO_PM_INDEX</span><span class="p">);</span>
	<span class="n">outb_p</span><span class="p">(</span><span class="n">SIO_PM_GP_EN</span><span class="p">,</span> <span class="n">SIO_PM_DATA</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Now, initialize the GPIO registers.</span>
<span class="cm">	 * We want them all to be inputs which is the</span>
<span class="cm">	 * power on default, so let&#39;s leave them alone.</span>
<span class="cm">	 * So, let&#39;s just read the board rev!</span>
<span class="cm">	 */</span>
	<span class="n">raw</span> <span class="o">=</span> <span class="n">inb_p</span><span class="p">(</span><span class="n">SIO_GP_DATA1</span><span class="p">);</span>
	<span class="n">raw</span> <span class="o">&amp;=</span> <span class="mh">0x7f</span><span class="p">;</span>	<span class="cm">/* 7 bits of valid board revision ID. */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">visws_board_type</span> <span class="o">==</span> <span class="n">VISWS_320</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">raw</span> <span class="o">&lt;</span> <span class="mh">0x6</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">visws_board_rev</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">raw</span> <span class="o">&lt;</span> <span class="mh">0xc</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">visws_board_rev</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">visws_board_rev</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">visws_board_type</span> <span class="o">==</span> <span class="n">VISWS_540</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">visws_board_rev</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">visws_board_rev</span> <span class="o">=</span> <span class="n">raw</span><span class="p">;</span>
		<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Silicon Graphics Visual Workstation %s (rev %d) detected</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">visws_board_type</span> <span class="o">==</span> <span class="n">VISWS_320</span> <span class="o">?</span> <span class="s">&quot;320&quot;</span> <span class="o">:</span>
	       <span class="p">(</span><span class="n">visws_board_type</span> <span class="o">==</span> <span class="n">VISWS_540</span> <span class="o">?</span> <span class="s">&quot;540&quot;</span> <span class="o">:</span>
		<span class="s">&quot;unknown&quot;</span><span class="p">)),</span> <span class="n">visws_board_rev</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define A01234 (LI_INTA_0 | LI_INTA_1 | LI_INTA_2 | LI_INTA_3 | LI_INTA_4)</span>
<span class="cp">#define BCD (LI_INTB | LI_INTC | LI_INTD)</span>
<span class="cp">#define ALLDEVS (A01234 | BCD)</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">void</span> <span class="nf">lithium_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">set_fixmap</span><span class="p">(</span><span class="n">FIX_LI_PCIA</span><span class="p">,</span> <span class="n">LI_PCI_A_PHYS</span><span class="p">);</span>
	<span class="n">set_fixmap</span><span class="p">(</span><span class="n">FIX_LI_PCIB</span><span class="p">,</span> <span class="n">LI_PCI_B_PHYS</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">li_pcia_read16</span><span class="p">(</span><span class="n">PCI_VENDOR_ID</span><span class="p">)</span> <span class="o">!=</span> <span class="n">PCI_VENDOR_ID_SGI</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">li_pcia_read16</span><span class="p">(</span><span class="n">PCI_DEVICE_ID</span><span class="p">)</span> <span class="o">!=</span> <span class="n">PCI_DEVICE_ID_SGI_LITHIUM</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_EMERG</span> <span class="s">&quot;Lithium hostbridge %c not found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="sc">&#39;A&#39;</span><span class="p">);</span>
<span class="cm">/*		panic(&quot;This machine is not SGI Visual Workstation 320/540&quot;); */</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">li_pcib_read16</span><span class="p">(</span><span class="n">PCI_VENDOR_ID</span><span class="p">)</span> <span class="o">!=</span> <span class="n">PCI_VENDOR_ID_SGI</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">li_pcib_read16</span><span class="p">(</span><span class="n">PCI_DEVICE_ID</span><span class="p">)</span> <span class="o">!=</span> <span class="n">PCI_DEVICE_ID_SGI_LITHIUM</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_EMERG</span> <span class="s">&quot;Lithium hostbridge %c not found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="sc">&#39;B&#39;</span><span class="p">);</span>
<span class="cm">/*		panic(&quot;This machine is not SGI Visual Workstation 320/540&quot;); */</span>
	<span class="p">}</span>

	<span class="n">li_pcia_write16</span><span class="p">(</span><span class="n">LI_PCI_INTEN</span><span class="p">,</span> <span class="n">ALLDEVS</span><span class="p">);</span>
	<span class="n">li_pcib_write16</span><span class="p">(</span><span class="n">LI_PCI_INTEN</span><span class="p">,</span> <span class="n">ALLDEVS</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">void</span> <span class="nf">cobalt_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * On normal SMP PC this is used only with SMP, but we have to</span>
<span class="cm">	 * use it and set it up here to start the Cobalt clock</span>
<span class="cm">	 */</span>
	<span class="n">set_fixmap</span><span class="p">(</span><span class="n">FIX_APIC_BASE</span><span class="p">,</span> <span class="n">APIC_DEFAULT_PHYS_BASE</span><span class="p">);</span>
	<span class="n">setup_local_APIC</span><span class="p">();</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Local APIC Version %#x, ID %#x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">apic_read</span><span class="p">(</span><span class="n">APIC_LVR</span><span class="p">),</span>
		<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">apic_read</span><span class="p">(</span><span class="n">APIC_ID</span><span class="p">));</span>

	<span class="n">set_fixmap</span><span class="p">(</span><span class="n">FIX_CO_CPU</span><span class="p">,</span> <span class="n">CO_CPU_PHYS</span><span class="p">);</span>
	<span class="n">set_fixmap</span><span class="p">(</span><span class="n">FIX_CO_APIC</span><span class="p">,</span> <span class="n">CO_APIC_PHYS</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Cobalt Revision %#lx, APIC ID %#lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">co_cpu_read</span><span class="p">(</span><span class="n">CO_CPU_REV</span><span class="p">),</span> <span class="n">co_apic_read</span><span class="p">(</span><span class="n">CO_APIC_ID</span><span class="p">));</span>

	<span class="cm">/* Enable Cobalt APIC being careful to NOT change the ID! */</span>
	<span class="n">co_apic_write</span><span class="p">(</span><span class="n">CO_APIC_ID</span><span class="p">,</span> <span class="n">co_apic_read</span><span class="p">(</span><span class="n">CO_APIC_ID</span><span class="p">)</span> <span class="o">|</span> <span class="n">CO_APIC_ENABLE</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Cobalt APIC enabled: ID reg %#lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">co_apic_read</span><span class="p">(</span><span class="n">CO_APIC_ID</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">visws_trap_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">lithium_init</span><span class="p">();</span>
	<span class="n">cobalt_init</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * IRQ controller / APIC support:</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">cobalt_lock</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Set the given Cobalt APIC Redirection Table entry to point</span>
<span class="cm"> * to the given IDT vector/index.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">co_apic_set</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">co_apic_write</span><span class="p">(</span><span class="n">CO_APIC_LO</span><span class="p">(</span><span class="n">entry</span><span class="p">),</span> <span class="n">CO_APIC_LEVEL</span> <span class="o">|</span> <span class="p">(</span><span class="n">irq</span> <span class="o">+</span> <span class="n">FIRST_EXTERNAL_VECTOR</span><span class="p">));</span>
	<span class="n">co_apic_write</span><span class="p">(</span><span class="n">CO_APIC_HI</span><span class="p">(</span><span class="n">entry</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Cobalt (IO)-APIC functions to handle PCI devices.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">co_apic_ide0_hack</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">extern</span> <span class="kt">char</span> <span class="n">visws_board_type</span><span class="p">;</span>
	<span class="k">extern</span> <span class="kt">char</span> <span class="n">visws_board_rev</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">visws_board_type</span> <span class="o">==</span> <span class="n">VISWS_320</span> <span class="o">&amp;&amp;</span> <span class="n">visws_board_rev</span> <span class="o">==</span> <span class="mi">5</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">5</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">CO_APIC_IDE0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">is_co_apic</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_CO_APIC</span><span class="p">(</span><span class="n">irq</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">CO_APIC</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>: <span class="k">return</span> <span class="n">CO_APIC_CPU</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CO_IRQ_IDE0</span>: <span class="k">return</span> <span class="n">co_apic_ide0_hack</span><span class="p">();</span>
		<span class="k">case</span> <span class="n">CO_IRQ_IDE1</span>: <span class="k">return</span> <span class="n">CO_APIC_IDE1</span><span class="p">;</span>
		<span class="nl">default:</span> <span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * This is the SGI Cobalt (IO-)APIC:</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">enable_cobalt_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">co_apic_set</span><span class="p">(</span><span class="n">is_co_apic</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">),</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">disable_cobalt_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">entry</span> <span class="o">=</span> <span class="n">is_co_apic</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="n">co_apic_write</span><span class="p">(</span><span class="n">CO_APIC_LO</span><span class="p">(</span><span class="n">entry</span><span class="p">),</span> <span class="n">CO_APIC_MASK</span><span class="p">);</span>
	<span class="n">co_apic_read</span><span class="p">(</span><span class="n">CO_APIC_LO</span><span class="p">(</span><span class="n">entry</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ack_cobalt_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cobalt_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">disable_cobalt_irq</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="n">apic_write</span><span class="p">(</span><span class="n">APIC_EOI</span><span class="p">,</span> <span class="n">APIC_EOI_ACK</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cobalt_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">cobalt_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;Cobalt-APIC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span>	<span class="o">=</span> <span class="n">enable_cobalt_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span>	<span class="o">=</span> <span class="n">disable_cobalt_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">ack_cobalt_irq</span><span class="p">,</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * This is the PIIX4-based 8259 that is wired up indirectly to Cobalt</span>
<span class="cm"> * -- not the manner expected by the code in i8259.c.</span>
<span class="cm"> *</span>
<span class="cm"> * there is a &#39;master&#39; physical interrupt source that gets sent to</span>
<span class="cm"> * the CPU. But in the chipset there are various &#39;virtual&#39; interrupts</span>
<span class="cm"> * waiting to be handled. We represent this to Linux through a &#39;master&#39;</span>
<span class="cm"> * interrupt controller type, and through a special virtual interrupt-</span>
<span class="cm"> * controller. Device drivers only see the virtual interrupt sources.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">startup_piix4_master_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">legacy_pic</span><span class="o">-&gt;</span><span class="n">init</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">enable_cobalt_irq</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">piix4_master_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;PIIX4-master&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_startup</span>	<span class="o">=</span> <span class="n">startup_piix4_master_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">ack_cobalt_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pii4_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span> <span class="p">{</span> <span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">piix4_virtual_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;PIIX4-virtual&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">pii4_mask</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * PIIX4-8259 master/virtual functions to handle interrupt requests</span>
<span class="cm"> * from legacy devices: floppy, parallel, serial, rtc.</span>
<span class="cm"> *</span>
<span class="cm"> * None of these get Cobalt APIC entries, neither do they have IDT</span>
<span class="cm"> * entries. These interrupts are purely virtual and distributed from</span>
<span class="cm"> * the &#39;master&#39; interrupt source: CO_IRQ_8259.</span>
<span class="cm"> *</span>
<span class="cm"> * When the 8259 interrupts its handler figures out which of these</span>
<span class="cm"> * devices is interrupting and dispatches to its handler.</span>
<span class="cm"> *</span>
<span class="cm"> * CAREFUL: devices see the &#39;virtual&#39; interrupt only. Thus disable/</span>
<span class="cm"> * enable_irq gets the right irq. This &#39;master&#39; irq is never directly</span>
<span class="cm"> * manipulated by any driver.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">piix4_master_intr</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">realirq</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i8259A_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Find out what&#39;s interrupting in the PIIX4 master 8259 */</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x0c</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">);</span>		<span class="cm">/* OCW3 Poll command */</span>
	<span class="n">realirq</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="mh">0x20</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Bit 7 == 0 means invalid/spurious</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">realirq</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)))</span>
		<span class="k">goto</span> <span class="n">out_unlock</span><span class="p">;</span>

	<span class="n">realirq</span> <span class="o">&amp;=</span> <span class="mi">7</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">realirq</span> <span class="o">==</span> <span class="mi">2</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">outb</span><span class="p">(</span><span class="mh">0x0c</span><span class="p">,</span> <span class="mh">0xa0</span><span class="p">);</span>
		<span class="n">realirq</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="mh">0xa0</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">realirq</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)))</span>
			<span class="k">goto</span> <span class="n">out_unlock</span><span class="p">;</span>

		<span class="n">realirq</span> <span class="o">=</span> <span class="p">(</span><span class="n">realirq</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">+</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* mask and ack interrupt */</span>
	<span class="n">cached_irq_mask</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">realirq</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">realirq</span> <span class="o">&gt;</span> <span class="mi">7</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">inb</span><span class="p">(</span><span class="mh">0xa1</span><span class="p">);</span>
		<span class="n">outb</span><span class="p">(</span><span class="n">cached_slave_mask</span><span class="p">,</span> <span class="mh">0xa1</span><span class="p">);</span>
		<span class="n">outb</span><span class="p">(</span><span class="mh">0x60</span> <span class="o">+</span> <span class="p">(</span><span class="n">realirq</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">),</span> <span class="mh">0xa0</span><span class="p">);</span>
		<span class="n">outb</span><span class="p">(</span><span class="mh">0x60</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">inb</span><span class="p">(</span><span class="mh">0x21</span><span class="p">);</span>
		<span class="n">outb</span><span class="p">(</span><span class="n">cached_master_mask</span><span class="p">,</span> <span class="mh">0x21</span><span class="p">);</span>
		<span class="n">outb</span><span class="p">(</span><span class="mh">0x60</span> <span class="o">+</span> <span class="n">realirq</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i8259A_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * handle this &#39;virtual interrupt&#39; as a Cobalt one now.</span>
<span class="cm">	 */</span>
	<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">realirq</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>

<span class="nl">out_unlock:</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i8259A_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">master_action</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span> <span class="o">=</span>	<span class="n">piix4_master_intr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span>		<span class="s">&quot;PIIX4-8259&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span>	<span class="n">IRQF_NO_THREAD</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">cascade_action</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span> <span class="o">=</span> 	<span class="n">no_action</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span>		<span class="s">&quot;cascade&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span>	<span class="n">IRQF_NO_THREAD</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_piix4_virtual_irq_type</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">piix4_virtual_irq_type</span><span class="p">.</span><span class="n">irq_enable</span> <span class="o">=</span> <span class="n">i8259A_chip</span><span class="p">.</span><span class="n">irq_unmask</span><span class="p">;</span>
	<span class="n">piix4_virtual_irq_type</span><span class="p">.</span><span class="n">irq_disable</span> <span class="o">=</span> <span class="n">i8259A_chip</span><span class="p">.</span><span class="n">irq_mask</span><span class="p">;</span>
	<span class="n">piix4_virtual_irq_type</span><span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">i8259A_chip</span><span class="p">.</span><span class="n">irq_unmask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">visws_pre_intr_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">set_piix4_virtual_irq_type</span><span class="p">();</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">CO_IRQ_APIC0</span> <span class="o">+</span> <span class="n">CO_APIC_LAST</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">chip</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cobalt_irq_type</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">CO_IRQ_IDE0</span><span class="p">)</span>
			<span class="n">chip</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cobalt_irq_type</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">CO_IRQ_IDE1</span><span class="p">)</span>
			<span class="n">chip</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cobalt_irq_type</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">CO_IRQ_8259</span><span class="p">)</span>
			<span class="n">chip</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">piix4_master_irq_type</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">CO_IRQ_APIC0</span><span class="p">)</span>
			<span class="n">chip</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">piix4_virtual_irq_type</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">IS_CO_APIC</span><span class="p">(</span><span class="n">i</span><span class="p">))</span>
			<span class="n">chip</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cobalt_irq_type</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="p">)</span>
			<span class="n">irq_set_chip</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">setup_irq</span><span class="p">(</span><span class="n">CO_IRQ_8259</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">master_action</span><span class="p">);</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cascade_action</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
