Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/adi/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 891322b167ec4112b1114b30a22fa6e5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <counter_8bit> not found while processing module instance <foo> [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4/lab4.srcs/sim_1/new/counter_tb.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
