Reading netlist file: "/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Primer-20K/DigiKey-FPGA-Tutorial/04-02_clock_counter/impl/gwsynthesis/04-02_clock_counter.vg"
Parsing netlist file "/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Primer-20K/DigiKey-FPGA-Tutorial/04-02_clock_counter/impl/gwsynthesis/04-02_clock_counter.vg" completed
Processing netlist completed
Reading constraint file: "/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Primer-20K/DigiKey-FPGA-Tutorial/04-02_clock_counter/src/04-02_clock_counter.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'clk_27MHz' was determined to be a clock but was not created.
WARN  (TA1132) :  'clk' was determined to be a clock but was not created.
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Primer-20K/DigiKey-FPGA-Tutorial/04-02_clock_counter/impl/pnr/04-02_clock_counter.power.html" completed
Generate file "/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Primer-20K/DigiKey-FPGA-Tutorial/04-02_clock_counter/impl/pnr/04-02_clock_counter.pin.html" completed
Generate file "/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Primer-20K/DigiKey-FPGA-Tutorial/04-02_clock_counter/impl/pnr/04-02_clock_counter.rpt.html" completed
Generate file "/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Primer-20K/DigiKey-FPGA-Tutorial/04-02_clock_counter/impl/pnr/04-02_clock_counter.rpt.txt" completed
Generate file "/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Primer-20K/DigiKey-FPGA-Tutorial/04-02_clock_counter/impl/pnr/04-02_clock_counter.tr.html" completed
Fri Jan 16 14:21:27 2026

