#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jan  5 11:11:16 2019
# Process ID: 22052
# Current directory: D:/micropc_project1/our_project2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21976 D:\micropc_project1\our_project2\our_project2.xpr
# Log file: D:/micropc_project1/our_project2/vivado.log
# Journal file: D:/micropc_project1/our_project2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/micropc_project1/our_project2/our_project2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/micropc_project1/axi_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/micropc_project1/ip/pwm_generator2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/micropc_project1/ip/zybo_tx_ip_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/micropc_project1/pid_pi10'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 816.977 ; gain = 116.852
update_compile_order -fileset sources_1
open_bd_design {D:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:axi_register_1:1.0 - axi_register_1_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:user:top:1.0 - top_0
Adding cell -- xilinx.com:user:zybo_tx_top:1.0 - zybo_tx_top_0
Adding cell -- xilinx.com:user:pwm_generator2:1.0 - pwm_generator2_0
Adding cell -- xilinx.com:user:pwm_generator2:1.0 - pwm_generator2_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /top_0/clk_in(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_register_1_0/rst_cout(undef) and /top_0/rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_register_1_0/rst_cout(undef) and /zybo_tx_top_0/rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_register_1_0/rst_cout(undef) and /pwm_generator2_0/rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_register_1_0/rst_cout(undef) and /pwm_generator2_1/rst(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/micropc_project1/our_project2/our_project2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 910.707 ; gain = 88.262
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan  5 15:01:18 2019...
