

================================================================
== Vivado HLS Report for 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s'
================================================================
* Date:           Tue Jul 30 11:24:12 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.344 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4101|     4101| 11.393 us | 11.393 us |  4101|  4101|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     4099|     4099|         5|          1|          1|  4096|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      0|        0|      280|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      111|    -|
|Register             |        0|      -|      179|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      179|      423|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_211_p2              |     *    |      0|  0|  40|           6|           8|
    |acc_0_V_5_fu_435_p2               |     +    |      0|  0|  18|          14|          14|
    |acc_0_V_6_fu_445_p2               |     +    |      0|  0|  15|          15|          15|
    |acc_0_V_fu_429_p2                 |     +    |      0|  0|  18|          14|          14|
    |add_ln106_fu_244_p2               |     +    |      0|  0|  13|          13|           1|
    |add_ln1118_fu_356_p2              |     +    |      0|  0|  14|          14|          14|
    |add_ln1192_33_fu_372_p2           |     +    |      0|  0|  12|          12|          12|
    |p_Val2_1_fu_489_p2                |     +    |      0|  0|   8|           8|           8|
    |sub_ln1118_13_fu_406_p2           |     -    |      0|  0|  15|          15|          15|
    |sub_ln1118_fu_314_p2              |     -    |      0|  0|  13|          13|          13|
    |and_ln779_fu_575_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_600_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_589_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_509_p2                 |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op18          |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_620_p2                |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_637_p2               |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_549_p2         |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_zeros_fu_555_p2        |   icmp   |      0|  0|   9|           3|           1|
    |Range2_all_ones_fu_533_p2         |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln106_fu_238_p2              |   icmp   |      0|  0|  13|          13|          14|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln340_23_fu_653_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_642_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_648_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln785_3_fu_610_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_626_p2                |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_fu_581_p3            |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_595_p3           |  select  |      0|  0|   2|           1|           1|
    |res_V_data_V_din                  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_fu_659_p3            |  select  |      0|  0|   8|           1|           7|
    |select_ln388_fu_666_p3            |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_fu_503_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_569_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_5_fu_604_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_6_fu_615_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_631_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 280|         174|         188|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |indvar_flatten_reg_199   |   9|          2|   13|         26|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_V_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 111|         24|   23|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |Range1_all_ones_reg_752             |   1|   0|    1|          0|
    |Range1_all_zeros_reg_758            |   1|   0|    1|          0|
    |add_ln1192_33_reg_724               |  12|   0|   12|          0|
    |and_ln786_reg_763                   |   1|   0|    1|          0|
    |ap_CS_fsm                           |   3|   0|    3|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |carry_1_reg_741                     |   1|   0|    1|          0|
    |icmp_ln106_reg_682                  |   1|   0|    1|          0|
    |indvar_flatten_reg_199              |  13|   0|   13|          0|
    |p_Result_2_reg_747                  |   1|   0|    1|          0|
    |p_Result_s_reg_729                  |   1|   0|    1|          0|
    |p_Val2_1_reg_735                    |   8|   0|    8|          0|
    |start_once_reg                      |   1|   0|    1|          0|
    |tmp_data_0_V_reg_691                |   8|   0|    8|          0|
    |tmp_data_1_V_reg_696                |   8|   0|    8|          0|
    |tmp_data_2_V_reg_702                |   8|   0|    8|          0|
    |tmp_data_3_V_reg_708                |   8|   0|    8|          0|
    |tmp_data_3_V_reg_708_pp0_iter2_reg  |   8|   0|    8|          0|
    |trunc_ln708_32_reg_719              |  12|   0|   12|          0|
    |trunc_ln_reg_714                    |  13|   0|   13|          0|
    |icmp_ln106_reg_682                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 179|  32|  116|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|start_out                | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|start_write              | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config61> | return value |
|data_V_data_0_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_0_V                          |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_0_V                          |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                           data_V_data_0_V                          |    pointer   |
|data_V_data_1_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_1_V                          |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_1_V                          |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                           data_V_data_1_V                          |    pointer   |
|data_V_data_2_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_2_V                          |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_2_V                          |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                           data_V_data_2_V                          |    pointer   |
|data_V_data_3_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_3_V                          |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_3_V                          |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                           data_V_data_3_V                          |    pointer   |
|res_V_data_V_din         | out |    8|   ap_fifo  |                            res_V_data_V                            |    pointer   |
|res_V_data_V_full_n      |  in |    1|   ap_fifo  |                            res_V_data_V                            |    pointer   |
|res_V_data_V_write       | out |    1|   ap_fifo  |                            res_V_data_V                            |    pointer   |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

