#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Nov 21 09:17:58 2018
# Process ID: 6752
# Current directory: D:/FPGA/V_project/IP/fft_reset1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8176 D:\FPGA\V_project\IP\fft_reset1\tmp_edit_project.xpr
# Log file: D:/FPGA/V_project/IP/fft_reset1/vivado.log
# Journal file: D:/FPGA/V_project/IP/fft_reset1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/V_project/IP/fft_reset1/tmp_edit_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 766.297 ; gain = 140.563
ipx::open_ipxact_file {D:\FPGA\V_project\IP\fft_reset1\component.xml}
ipx::merge_project_changes ports [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::unload_core d:/FPGA/V_project/IP/fft_reset1/component.xml
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 21 09:19:41 2018...
