ramb.v,verilog,xil_defaultlib,../../../../CPU.gen/sources_1/ip/ramb/sim/ramb.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
