{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614609068765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614609068770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 01 14:31:08 2021 " "Processing started: Mon Mar 01 14:31:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614609068770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614609068770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Task01-7seg -c Task01-7seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off Task01-7seg -c Task01-7seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614609068771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614609069397 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614609069397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_counter-rtl " "Found design unit 1: binary_counter-rtl" {  } { { "binary_counter.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/A_SevenSeg/binary_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614609078831 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_counter " "Found entity 1: binary_counter" {  } { { "binary_counter.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/A_SevenSeg/binary_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614609078831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614609078831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task01.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task01.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 task01 " "Found entity 1: task01" {  } { { "task01.bdf" "" { Schematic "C:/git/ModelSim-VHDL-Testing/C1/Tasks/A_SevenSeg/task01.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614609078836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614609078836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_decode-v1 " "Found design unit 1: seven_seg_decode-v1" {  } { { "seven_seg_decode.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/A_SevenSeg/seven_seg_decode.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614609078841 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decode " "Found entity 1: seven_seg_decode" {  } { { "seven_seg_decode.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/A_SevenSeg/seven_seg_decode.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614609078841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614609078841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task01 " "Elaborating entity \"task01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614609078882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decode seven_seg_decode:U1 " "Elaborating entity \"seven_seg_decode\" for hierarchy \"seven_seg_decode:U1\"" {  } { { "task01.bdf" "U1" { Schematic "C:/git/ModelSim-VHDL-Testing/C1/Tasks/A_SevenSeg/task01.bdf" { { 168 536 720 280 "U1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614609078912 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset seven_seg_decode.vhd(28) " "VHDL Process Statement warning at seven_seg_decode.vhd(28): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_seg_decode.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/A_SevenSeg/seven_seg_decode.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1614609078917 "|task01|seven_seg_decode:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output seven_seg_decode.vhd(25) " "VHDL Process Statement warning at seven_seg_decode.vhd(25): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "seven_seg_decode.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/A_SevenSeg/seven_seg_decode.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1614609078919 "|task01|seven_seg_decode:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] seven_seg_decode.vhd(25) " "Inferred latch for \"output\[0\]\" at seven_seg_decode.vhd(25)" {  } { { "seven_seg_decode.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/A_SevenSeg/seven_seg_decode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614609078920 "|task01|seven_seg_decode:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] seven_seg_decode.vhd(25) " "Inferred latch for \"output\[1\]\" at seven_seg_decode.vhd(25)" {  } { { "seven_seg_decode.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/A_SevenSeg/seven_seg_decode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614609078920 "|task01|seven_seg_decode:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] seven_seg_decode.vhd(25) " "Inferred latch for \"output\[2\]\" at seven_seg_decode.vhd(25)" {  } { { "seven_seg_decode.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/A_SevenSeg/seven_seg_decode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614609078920 "|task01|seven_seg_decode:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] seven_seg_decode.vhd(25) " "Inferred latch for \"output\[3\]\" at seven_seg_decode.vhd(25)" {  } { { "seven_seg_decode.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/A_SevenSeg/seven_seg_decode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614609078920 "|task01|seven_seg_decode:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] seven_seg_decode.vhd(25) " "Inferred latch for \"output\[4\]\" at seven_seg_decode.vhd(25)" {  } { { "seven_seg_decode.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/A_SevenSeg/seven_seg_decode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614609078920 "|task01|seven_seg_decode:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] seven_seg_decode.vhd(25) " "Inferred latch for \"output\[5\]\" at seven_seg_decode.vhd(25)" {  } { { "seven_seg_decode.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/A_SevenSeg/seven_seg_decode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614609078920 "|task01|seven_seg_decode:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] seven_seg_decode.vhd(25) " "Inferred latch for \"output\[6\]\" at seven_seg_decode.vhd(25)" {  } { { "seven_seg_decode.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/A_SevenSeg/seven_seg_decode.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614609078920 "|task01|seven_seg_decode:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_counter binary_counter:U2 " "Elaborating entity \"binary_counter\" for hierarchy \"binary_counter:U2\"" {  } { { "task01.bdf" "U2" { Schematic "C:/git/ModelSim-VHDL-Testing/C1/Tasks/A_SevenSeg/task01.bdf" { { 168 280 432 280 "U2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614609078950 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614609079624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614609080261 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614609080261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614609080441 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614609080441 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614609080441 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614609080441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614609080478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 01 14:31:20 2021 " "Processing ended: Mon Mar 01 14:31:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614609080478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614609080478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614609080478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614609080478 ""}
