\hypertarget{group___f_l_a_s_h_ex___boot___address}{}\section{F\+L\+A\+SH Boot Address}
\label{group___f_l_a_s_h_ex___boot___address}\index{FLASH Boot Address@{FLASH Boot Address}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h_ex___boot___address_gae797c2f1d768d2510c0e65a099fc3ae5}{O\+B\+\_\+\+B\+O\+O\+T\+A\+D\+D\+R\+\_\+\+I\+T\+C\+M\+\_\+\+R\+AM}}~((uint32\+\_\+t)0x0000\+U)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h_ex___boot___address_ga8d50c2bc93901d6a9f5aefa39222a214}{O\+B\+\_\+\+B\+O\+O\+T\+A\+D\+D\+R\+\_\+\+S\+Y\+S\+T\+EM}}~((uint32\+\_\+t)0x0040\+U)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h_ex___boot___address_gaea77a4354df992be1506926df57c2874}{O\+B\+\_\+\+B\+O\+O\+T\+A\+D\+D\+R\+\_\+\+I\+T\+C\+M\+\_\+\+F\+L\+A\+SH}}~((uint32\+\_\+t)0x0080\+U)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h_ex___boot___address_ga71dbc64420d7b5cd38400bd654755a79}{O\+B\+\_\+\+B\+O\+O\+T\+A\+D\+D\+R\+\_\+\+A\+X\+I\+M\+\_\+\+F\+L\+A\+SH}}~((uint32\+\_\+t)0x2000\+U)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h_ex___boot___address_ga92bac256ef970f2311497027287c6512}{O\+B\+\_\+\+B\+O\+O\+T\+A\+D\+D\+R\+\_\+\+D\+T\+C\+M\+\_\+\+R\+AM}}~((uint32\+\_\+t)0x8000\+U)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h_ex___boot___address_ga09357310fe2e2fa07325c97d3b8f5fda}{O\+B\+\_\+\+B\+O\+O\+T\+A\+D\+D\+R\+\_\+\+S\+R\+A\+M1}}~((uint32\+\_\+t)0x8004\+U)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h_ex___boot___address_ga3d8f5bea60a549c9daf4340d47193c09}{O\+B\+\_\+\+B\+O\+O\+T\+A\+D\+D\+R\+\_\+\+S\+R\+A\+M2}}~((uint32\+\_\+t)0x8013\+U)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___f_l_a_s_h_ex___boot___address_ga71dbc64420d7b5cd38400bd654755a79}\label{group___f_l_a_s_h_ex___boot___address_ga71dbc64420d7b5cd38400bd654755a79}} 
\index{FLASH Boot Address@{FLASH Boot Address}!OB\_BOOTADDR\_AXIM\_FLASH@{OB\_BOOTADDR\_AXIM\_FLASH}}
\index{OB\_BOOTADDR\_AXIM\_FLASH@{OB\_BOOTADDR\_AXIM\_FLASH}!FLASH Boot Address@{FLASH Boot Address}}
\subsubsection{\texorpdfstring{OB\_BOOTADDR\_AXIM\_FLASH}{OB\_BOOTADDR\_AXIM\_FLASH}}
{\footnotesize\ttfamily \#define O\+B\+\_\+\+B\+O\+O\+T\+A\+D\+D\+R\+\_\+\+A\+X\+I\+M\+\_\+\+F\+L\+A\+SH~((uint32\+\_\+t)0x2000\+U)}

Boot from Flash on A\+X\+IM interface (0x08000000) \mbox{\Hypertarget{group___f_l_a_s_h_ex___boot___address_ga92bac256ef970f2311497027287c6512}\label{group___f_l_a_s_h_ex___boot___address_ga92bac256ef970f2311497027287c6512}} 
\index{FLASH Boot Address@{FLASH Boot Address}!OB\_BOOTADDR\_DTCM\_RAM@{OB\_BOOTADDR\_DTCM\_RAM}}
\index{OB\_BOOTADDR\_DTCM\_RAM@{OB\_BOOTADDR\_DTCM\_RAM}!FLASH Boot Address@{FLASH Boot Address}}
\subsubsection{\texorpdfstring{OB\_BOOTADDR\_DTCM\_RAM}{OB\_BOOTADDR\_DTCM\_RAM}}
{\footnotesize\ttfamily \#define O\+B\+\_\+\+B\+O\+O\+T\+A\+D\+D\+R\+\_\+\+D\+T\+C\+M\+\_\+\+R\+AM~((uint32\+\_\+t)0x8000\+U)}

Boot from D\+T\+CM R\+AM (0x20000000) \mbox{\Hypertarget{group___f_l_a_s_h_ex___boot___address_gaea77a4354df992be1506926df57c2874}\label{group___f_l_a_s_h_ex___boot___address_gaea77a4354df992be1506926df57c2874}} 
\index{FLASH Boot Address@{FLASH Boot Address}!OB\_BOOTADDR\_ITCM\_FLASH@{OB\_BOOTADDR\_ITCM\_FLASH}}
\index{OB\_BOOTADDR\_ITCM\_FLASH@{OB\_BOOTADDR\_ITCM\_FLASH}!FLASH Boot Address@{FLASH Boot Address}}
\subsubsection{\texorpdfstring{OB\_BOOTADDR\_ITCM\_FLASH}{OB\_BOOTADDR\_ITCM\_FLASH}}
{\footnotesize\ttfamily \#define O\+B\+\_\+\+B\+O\+O\+T\+A\+D\+D\+R\+\_\+\+I\+T\+C\+M\+\_\+\+F\+L\+A\+SH~((uint32\+\_\+t)0x0080\+U)}

Boot from Flash on I\+T\+CM interface (0x00200000) \mbox{\Hypertarget{group___f_l_a_s_h_ex___boot___address_gae797c2f1d768d2510c0e65a099fc3ae5}\label{group___f_l_a_s_h_ex___boot___address_gae797c2f1d768d2510c0e65a099fc3ae5}} 
\index{FLASH Boot Address@{FLASH Boot Address}!OB\_BOOTADDR\_ITCM\_RAM@{OB\_BOOTADDR\_ITCM\_RAM}}
\index{OB\_BOOTADDR\_ITCM\_RAM@{OB\_BOOTADDR\_ITCM\_RAM}!FLASH Boot Address@{FLASH Boot Address}}
\subsubsection{\texorpdfstring{OB\_BOOTADDR\_ITCM\_RAM}{OB\_BOOTADDR\_ITCM\_RAM}}
{\footnotesize\ttfamily \#define O\+B\+\_\+\+B\+O\+O\+T\+A\+D\+D\+R\+\_\+\+I\+T\+C\+M\+\_\+\+R\+AM~((uint32\+\_\+t)0x0000\+U)}

Boot from I\+T\+CM R\+AM (0x00000000) \mbox{\Hypertarget{group___f_l_a_s_h_ex___boot___address_ga09357310fe2e2fa07325c97d3b8f5fda}\label{group___f_l_a_s_h_ex___boot___address_ga09357310fe2e2fa07325c97d3b8f5fda}} 
\index{FLASH Boot Address@{FLASH Boot Address}!OB\_BOOTADDR\_SRAM1@{OB\_BOOTADDR\_SRAM1}}
\index{OB\_BOOTADDR\_SRAM1@{OB\_BOOTADDR\_SRAM1}!FLASH Boot Address@{FLASH Boot Address}}
\subsubsection{\texorpdfstring{OB\_BOOTADDR\_SRAM1}{OB\_BOOTADDR\_SRAM1}}
{\footnotesize\ttfamily \#define O\+B\+\_\+\+B\+O\+O\+T\+A\+D\+D\+R\+\_\+\+S\+R\+A\+M1~((uint32\+\_\+t)0x8004\+U)}

Boot from S\+R\+A\+M1 (0x20010000) \mbox{\Hypertarget{group___f_l_a_s_h_ex___boot___address_ga3d8f5bea60a549c9daf4340d47193c09}\label{group___f_l_a_s_h_ex___boot___address_ga3d8f5bea60a549c9daf4340d47193c09}} 
\index{FLASH Boot Address@{FLASH Boot Address}!OB\_BOOTADDR\_SRAM2@{OB\_BOOTADDR\_SRAM2}}
\index{OB\_BOOTADDR\_SRAM2@{OB\_BOOTADDR\_SRAM2}!FLASH Boot Address@{FLASH Boot Address}}
\subsubsection{\texorpdfstring{OB\_BOOTADDR\_SRAM2}{OB\_BOOTADDR\_SRAM2}}
{\footnotesize\ttfamily \#define O\+B\+\_\+\+B\+O\+O\+T\+A\+D\+D\+R\+\_\+\+S\+R\+A\+M2~((uint32\+\_\+t)0x8013\+U)}

Boot from S\+R\+A\+M2 (0x2004\+C000) \mbox{\Hypertarget{group___f_l_a_s_h_ex___boot___address_ga8d50c2bc93901d6a9f5aefa39222a214}\label{group___f_l_a_s_h_ex___boot___address_ga8d50c2bc93901d6a9f5aefa39222a214}} 
\index{FLASH Boot Address@{FLASH Boot Address}!OB\_BOOTADDR\_SYSTEM@{OB\_BOOTADDR\_SYSTEM}}
\index{OB\_BOOTADDR\_SYSTEM@{OB\_BOOTADDR\_SYSTEM}!FLASH Boot Address@{FLASH Boot Address}}
\subsubsection{\texorpdfstring{OB\_BOOTADDR\_SYSTEM}{OB\_BOOTADDR\_SYSTEM}}
{\footnotesize\ttfamily \#define O\+B\+\_\+\+B\+O\+O\+T\+A\+D\+D\+R\+\_\+\+S\+Y\+S\+T\+EM~((uint32\+\_\+t)0x0040\+U)}

Boot from System memory bootloader (0x00100000) 