Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Thu Oct 12 16:17:23 2017
| Host             : hallertau.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.4 (Maipo)
| Command          : report_power -file base_mb_wrapper_power_routed.rpt -pb base_mb_wrapper_power_summary_routed.pb -rpx base_mb_wrapper_power_routed.rpx
| Design           : base_mb_wrapper
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.369 |
| Dynamic (W)              | 0.126 |
| Device Static (W)        | 0.243 |
| Effective TJA (C/W)      | 1.1   |
| Max Ambient (C)          | 84.6  |
| Junction Temperature (C) | 25.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.010 |        7 |       --- |             --- |
| Slice Logic              |     0.002 |     3802 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1347 |    303600 |            0.44 |
|   LUT as Distributed RAM |    <0.001 |      128 |    130800 |            0.10 |
|   CARRY4                 |    <0.001 |       38 |     75900 |            0.05 |
|   Register               |    <0.001 |     1320 |    607200 |            0.22 |
|   F7/F8 Muxes            |    <0.001 |       35 |    303600 |            0.01 |
|   LUT as Shift Register  |    <0.001 |      103 |    130800 |            0.08 |
|   Others                 |     0.000 |      543 |       --- |             --- |
| Signals                  |     0.003 |     2582 |       --- |             --- |
| Block RAM                |    <0.001 |        8 |      1030 |            0.78 |
| MMCM                     |     0.107 |        1 |        14 |            7.14 |
| I/O                      |     0.004 |       15 |       700 |            2.14 |
| Static Power             |     0.243 |          |           |                 |
| Total                    |     0.369 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.151 |       0.017 |      0.135 |
| Vccaux    |       1.800 |     0.098 |       0.061 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------+-------------------------------------------------------+-----------------+
| Clock                                                     | Domain                                                | Constraint (ns) |
+-----------------------------------------------------------+-------------------------------------------------------+-----------------+
| base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i              |            33.3 |
| base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE     |            33.3 |
| clk_out1_base_mb_clk_wiz_1_0                              | base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0 |            10.0 |
| clkfbout_base_mb_clk_wiz_1_0                              | base_mb_i/clk_wiz_1/inst/clkfbout_base_mb_clk_wiz_1_0 |             5.0 |
| sys_diff_clock_clk_p                                      | sys_diff_clock_clk_p                                  |             5.0 |
+-----------------------------------------------------------+-------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| base_mb_wrapper                                                                    |     0.126 |
|   base_mb_i                                                                        |     0.126 |
|     axi_gpio_0                                                                     |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|     axi_iic_1                                                                      |     0.002 |
|       U0                                                                           |     0.002 |
|         X_IIC                                                                      |     0.002 |
|           DYN_MASTER_I                                                             |    <0.001 |
|           FILTER_I                                                                 |    <0.001 |
|             SCL_DEBOUNCE                                                           |    <0.001 |
|               INPUT_DOUBLE_REGS                                                    |    <0.001 |
|             SDA_DEBOUNCE                                                           |    <0.001 |
|               INPUT_DOUBLE_REGS                                                    |    <0.001 |
|           IIC_CONTROL_I                                                            |    <0.001 |
|             BITCNT                                                                 |    <0.001 |
|             CLKCNT                                                                 |    <0.001 |
|             I2CDATA_REG                                                            |    <0.001 |
|             I2CHEADER_REG                                                          |    <0.001 |
|             SETUP_CNT                                                              |    <0.001 |
|           READ_FIFO_I                                                              |    <0.001 |
|           REG_INTERFACE_I                                                          |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                        |    <0.001 |
|           WRITE_FIFO_I                                                             |    <0.001 |
|           X_AXI_IPIF_SSP1                                                          |    <0.001 |
|             AXI_LITE_IPIF_I                                                        |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                   |    <0.001 |
|                 I_DECODER                                                          |    <0.001 |
|             X_INTERRUPT_CONTROL                                                    |    <0.001 |
|             X_SOFT_RESET                                                           |    <0.001 |
|     axi_uartlite_0                                                                 |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         UARTLITE_CORE_I                                                            |    <0.001 |
|           BAUD_RATE_I                                                              |    <0.001 |
|           UARTLITE_RX_I                                                            |    <0.001 |
|             DELAY_16_I                                                             |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|             SRL_FIFO_I                                                             |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                 DYNSHREG_F_I                                                       |    <0.001 |
|           UARTLITE_TX_I                                                            |    <0.001 |
|             MID_START_BIT_SRL16_I                                                  |    <0.001 |
|             SRL_FIFO_I                                                             |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                 DYNSHREG_F_I                                                       |    <0.001 |
|     clk_wiz_1                                                                      |     0.113 |
|       inst                                                                         |     0.113 |
|     mdm_1                                                                          |    <0.001 |
|       U0                                                                           |    <0.001 |
|         MDM_Core_I1                                                                |    <0.001 |
|           JTAG_CONTROL_I                                                           |    <0.001 |
|             Use_BSCAN.FDC_I                                                        |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                    |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                             |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                             |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                              |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                              |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                |    <0.001 |
|         Use_E2.BSCAN_I                                                             |    <0.001 |
|     microblaze_0                                                                   |     0.007 |
|       U0                                                                           |     0.007 |
|         MicroBlaze_Core_I                                                          |     0.007 |
|           Area.Core                                                                |     0.007 |
|             Byte_Doublet_Handle_I                                                  |    <0.001 |
|               BYTE_0_1_I                                                           |    <0.001 |
|                 Using_FPGA.Native                                                  |    <0.001 |
|               BYTE_2_3_I                                                           |    <0.001 |
|                 Using_FPGA.Native                                                  |    <0.001 |
|               LOW_ADDR_OUT_LUT6                                                    |    <0.001 |
|                 Using_FPGA.Native                                                  |    <0.001 |
|               byte_selects_i_INST                                                  |    <0.001 |
|                 Using_FPGA.Native                                                  |    <0.001 |
|               low_addr_i_INST                                                      |    <0.001 |
|                 Using_FPGA.Native                                                  |    <0.001 |
|             Data_Flow_I                                                            |     0.005 |
|               ALU_I                                                                |    <0.001 |
|                 No_Carry_Decoding.CarryIn_MUXCY                                    |    <0.001 |
|                 No_Carry_Decoding.alu_carry_select_LUT                             |     0.000 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                  |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                             |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                   Last_Bit.MULT_AND_I                                              |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                   Last_Bit.Pre_MUXCY_I                                             |    <0.001 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|               MSR_Reg_I                                                            |    <0.001 |
|                 MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                       |    <0.001 |
|                   MSR_I                                                            |    <0.001 |
|                 MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                       |    <0.001 |
|                   MSR_I                                                            |    <0.001 |
|                 MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                       |    <0.001 |
|                   MSR_I                                                            |    <0.001 |
|               Operand_Select_I                                                     |    <0.001 |
|                 OpSelect_Bits[0].Operand_Select_Bit_I                              |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[10].Operand_Select_Bit_I                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[11].Operand_Select_Bit_I                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[12].Operand_Select_Bit_I                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[13].Operand_Select_Bit_I                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[14].Operand_Select_Bit_I                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[15].Operand_Select_Bit_I                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[16].Operand_Select_Bit_I                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[17].Operand_Select_Bit_I                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[18].Operand_Select_Bit_I                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[19].Operand_Select_Bit_I                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[1].Operand_Select_Bit_I                              |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[20].Operand_Select_Bit_I                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[21].Operand_Select_Bit_I                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[22].Operand_Select_Bit_I                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[23].Operand_Select_Bit_I                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[24].Operand_Select_Bit_I                             |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[25].Operand_Select_Bit_I                             |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[26].Operand_Select_Bit_I                             |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[27].Operand_Select_Bit_I                             |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[28].Operand_Select_Bit_I                             |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[29].Operand_Select_Bit_I                             |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[2].Operand_Select_Bit_I                              |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[30].Operand_Select_Bit_I                             |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[31].Operand_Select_Bit_I                             |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                         |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[3].Operand_Select_Bit_I                              |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[4].Operand_Select_Bit_I                              |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[5].Operand_Select_Bit_I                              |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[6].Operand_Select_Bit_I                              |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[7].Operand_Select_Bit_I                              |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[8].Operand_Select_Bit_I                              |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|                 OpSelect_Bits[9].Operand_Select_Bit_I                              |    <0.001 |
|                   Only_PC.Op1_LUT6                                                 |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Op1_DFF                                                          |    <0.001 |
|                   Op1_Reg_DFF                                                      |    <0.001 |
|                   Op2_DFF                                                          |    <0.001 |
|               PC_Module_I                                                          |     0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I                             |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |    <0.001 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |    <0.001 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |    <0.001 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I                             |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |    <0.001 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |    <0.001 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |    <0.001 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[2].PC_Bit_I                             |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[30].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   Reset_DFF.PC_IF_DFF                                              |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                 All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I                            |    <0.001 |
|                   MUXCY_XOR_I                                                      |    <0.001 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   Reset_DFF.PC_IF_DFF                                              |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                 All_Bits.Using_FPGA.PC_GEN[3].PC_Bit_I                             |    <0.001 |
|                   MUXCY_XOR_I                                                      |    <0.001 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[4].PC_Bit_I                             |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[5].PC_Bit_I                             |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[6].PC_Bit_I                             |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[7].PC_Bit_I                             |    <0.001 |
|                   MUXCY_XOR_I                                                      |    <0.001 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[8].PC_Bit_I                             |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[9].PC_Bit_I                             |    <0.001 |
|                   MUXCY_XOR_I                                                      |     0.000 |
|                   NewPC_Mux                                                        |    <0.001 |
|                   PC_EX_DFF                                                        |    <0.001 |
|                   PC_OF_Buffer                                                     |    <0.001 |
|                   SUM_I                                                            |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                |    <0.001 |
|               Register_File_I                                                      |     0.001 |
|                 Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                      |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                      |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                      |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                     |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                      |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                      |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                      |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                      |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                      |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                      |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                 Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                      |    <0.001 |
|                   RegFile_X1                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   RegFile_X2                                                       |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|               Result_Mux_I                                                         |    <0.001 |
|                 Result_Mux_Bits[0].Result_Mux_Bit_I                                |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[10].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[11].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[12].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[13].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[14].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[15].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[16].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[17].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[18].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[19].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[1].Result_Mux_Bit_I                                |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[20].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[21].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[22].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[23].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[24].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[25].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[26].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[27].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[28].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[29].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[2].Result_Mux_Bit_I                                |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[30].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[31].Result_Mux_Bit_I                               |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[3].Result_Mux_Bit_I                                |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[4].Result_Mux_Bit_I                                |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[5].Result_Mux_Bit_I                                |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[6].Result_Mux_Bit_I                                |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[7].Result_Mux_Bit_I                                |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[8].Result_Mux_Bit_I                                |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|                 Result_Mux_Bits[9].Result_Mux_Bit_I                                |    <0.001 |
|                   Data_Shift_Mux                                                   |    <0.001 |
|                   EX_Result_DFF                                                    |    <0.001 |
|                   Mul_ALU_Mux                                                      |    <0.001 |
|               Shift_Logic_Module_I                                                 |    <0.001 |
|                 Shift_Logic_Bits[0].Shift_Logic_Bit_I                              |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[10].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[11].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[12].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[13].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[14].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[15].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[16].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[17].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[18].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[19].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[1].Shift_Logic_Bit_I                              |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[20].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[21].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[22].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[23].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[24].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[25].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[26].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[27].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[28].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[29].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[2].Shift_Logic_Bit_I                              |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[30].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[31].Shift_Logic_Bit_I                             |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[3].Shift_Logic_Bit_I                              |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[4].Shift_Logic_Bit_I                              |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[5].Shift_Logic_Bit_I                              |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[6].Shift_Logic_Bit_I                              |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[7].Shift_Logic_Bit_I                              |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[8].Shift_Logic_Bit_I                              |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|                 Shift_Logic_Bits[9].Shift_Logic_Bit_I                              |    <0.001 |
|                   Logic_LUT                                                        |    <0.001 |
|                   Shift_LUT                                                        |    <0.001 |
|                   Shift_Logic_Mux                                                  |    <0.001 |
|               Zero_Detect_I                                                        |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                           |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                            |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                            |    <0.001 |
|             Decode_I                                                               |    <0.001 |
|               PreFetch_Buffer_I                                                    |    <0.001 |
|                 Buffer_DFFs[1].FDS_I                                               |    <0.001 |
|                 Buffer_DFFs[1].MUXCY_XOR_I                                         |     0.000 |
|                 Buffer_DFFs[2].FDS_I                                               |    <0.001 |
|                 Buffer_DFFs[2].MUXCY_XOR_I                                         |     0.000 |
|                 Buffer_DFFs[3].FDS_I                                               |    <0.001 |
|                 Buffer_DFFs[3].MUXCY_XOR_I                                         |     0.000 |
|                 PreFetch_Buffers[0].SRL16E_I                                       |    <0.001 |
|                 PreFetch_Buffers[10].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[11].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[12].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[13].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[14].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[15].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[16].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[17].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[18].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[19].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[1].SRL16E_I                                       |    <0.001 |
|                 PreFetch_Buffers[20].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[21].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[22].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[23].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[24].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[25].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[26].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[27].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[28].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[29].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[2].SRL16E_I                                       |    <0.001 |
|                 PreFetch_Buffers[30].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[31].SRL16E_I                                      |    <0.001 |
|                 PreFetch_Buffers[3].SRL16E_I                                       |    <0.001 |
|                 PreFetch_Buffers[4].SRL16E_I                                       |    <0.001 |
|                 PreFetch_Buffers[5].SRL16E_I                                       |    <0.001 |
|                 PreFetch_Buffers[6].SRL16E_I                                       |    <0.001 |
|                 PreFetch_Buffers[7].SRL16E_I                                       |    <0.001 |
|                 PreFetch_Buffers[8].SRL16E_I                                       |    <0.001 |
|                 PreFetch_Buffers[9].SRL16E_I                                       |    <0.001 |
|                 of_valid_FDR_I                                                     |    <0.001 |
|               Using_FPGA.ALU_Carry_FDRE                                            |    <0.001 |
|               Using_FPGA.ALU_Carry_MUXCY                                           |    <0.001 |
|               Using_FPGA.ALU_OP0_FDRE                                              |    <0.001 |
|               Using_FPGA.ALU_OP1_FDRE                                              |    <0.001 |
|               Using_FPGA.Correct_Carry_MUXCY                                       |    <0.001 |
|               Using_FPGA.Force1_FDRE                                               |    <0.001 |
|               Using_FPGA.Force2_FDRE                                               |    <0.001 |
|               Using_FPGA.Force_Val1_FDRE                                           |    <0.001 |
|               Using_FPGA.Force_Val2_FDRSE                                          |    <0.001 |
|               Using_FPGA.I_correct_Carry_Select                                    |     0.000 |
|               Using_FPGA.Intr_Carry_MUXCY                                          |     0.000 |
|               Using_FPGA.MULT_AND_I                                                |    <0.001 |
|               Using_FPGA.MUXCY_JUMP_CARRY                                          |     0.000 |
|               Using_FPGA.MUXCY_JUMP_CARRY2                                         |    <0.001 |
|               Using_FPGA.MUXCY_JUMP_CARRY3                                         |    <0.001 |
|               Using_FPGA.New_Carry_MUXCY                                           |    <0.001 |
|               Using_FPGA.OpSel1_SPR_Select_LUT_1                                   |    <0.001 |
|               Using_FPGA.OpSel1_SPR_Select_LUT_2                                   |    <0.001 |
|               Using_FPGA.OpSel1_SPR_Select_LUT_3                                   |    <0.001 |
|               Using_FPGA.OpSel1_SPR_Select_LUT_4                                   |    <0.001 |
|               Using_FPGA.Reg_Test_Equal_FDSE                                       |    <0.001 |
|               Using_FPGA.Reg_Test_Equal_N_FDRE                                     |    <0.001 |
|               Using_FPGA.Res_Forward1_LUT1                                         |    <0.001 |
|               Using_FPGA.Res_Forward1_LUT2                                         |    <0.001 |
|               Using_FPGA.Res_Forward1_LUT3                                         |    <0.001 |
|               Using_FPGA.Res_Forward1_LUT4                                         |    <0.001 |
|               Using_FPGA.Res_Forward2_LUT1                                         |    <0.001 |
|               Using_FPGA.Res_Forward2_LUT2                                         |    <0.001 |
|               Using_FPGA.Res_Forward2_LUT3                                         |    <0.001 |
|               Using_FPGA.Res_Forward2_LUT4                                         |    <0.001 |
|               Using_FPGA.Use_Reg_Neg_DI_FDRE                                       |    <0.001 |
|               Using_FPGA.Use_Reg_Neg_S_FDRE                                        |    <0.001 |
|               Using_FPGA.clean_iReady_MuxCY                                        |    <0.001 |
|               Using_FPGA.force_di1_LUT3                                            |    <0.001 |
|               Using_FPGA.force_di2_LUT4                                            |    <0.001 |
|               Using_FPGA.force_jump1_LUT3                                          |    <0.001 |
|               Using_FPGA.force_jump2_LUT4                                          |    <0.001 |
|               Using_FPGA.iFetch_MuxCY_1                                            |     0.000 |
|               Using_FPGA.iFetch_MuxCY_2                                            |    <0.001 |
|               Using_FPGA.iFetch_MuxCY_3                                            |    <0.001 |
|               Using_FPGA.of_PipeRun_MuxCY_1                                        |    <0.001 |
|               Using_FPGA.of_PipeRun_Select_LUT5                                    |    <0.001 |
|               Using_FPGA.of_PipeRun_without_dready_LUT5                            |    <0.001 |
|               write_Reg_I_LUT                                                      |    <0.001 |
|             Implement_Debug_Logic.Master_Core.Debug_Area                           |     0.001 |
|               Area_Debug_Control.Dbg_Inhibit_EX_FDRSE                              |    <0.001 |
|               Area_Debug_Control.Stop_CPU_FDRSE                                    |    <0.001 |
|               Area_Debug_Control.Stop_Instr_Fetch_FDRSE                            |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_1                                             |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                             |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                             |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_8                                             |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                     |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                         |    <0.001 |
|                 sync_bits[0].sync_bit                                              |    <0.001 |
|               Serial_Dbg_Intf.sync_pause                                           |     0.000 |
|               Serial_Dbg_Intf.sync_running_clock                                   |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                          |    <0.001 |
|                 sync_bits[0].sync_bit                                              |    <0.001 |
|                 sync_bits[1].sync_bit                                              |    <0.001 |
|                 sync_bits[2].sync_bit                                              |    <0.001 |
|                 sync_bits[3].sync_bit                                              |    <0.001 |
|                 sync_bits[4].sync_bit                                              |    <0.001 |
|                 sync_bits[5].sync_bit                                              |    <0.001 |
|                 sync_bits[6].sync_bit                                              |    <0.001 |
|                 sync_bits[7].sync_bit                                              |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                           |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                        |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I |    <0.001 |
|                 Compare[0].MUXCY_I                                                 |    <0.001 |
|                 Compare[0].SRLC16E_I                                               |    <0.001 |
|                 Compare[1].MUXCY_I                                                 |     0.000 |
|                 Compare[1].SRLC16E_I                                               |    <0.001 |
|                 Compare[2].MUXCY_I                                                 |     0.000 |
|                 Compare[2].SRLC16E_I                                               |    <0.001 |
|                 Compare[3].MUXCY_I                                                 |     0.000 |
|                 Compare[3].SRLC16E_I                                               |    <0.001 |
|                 Compare[4].MUXCY_I                                                 |    <0.001 |
|                 Compare[4].SRLC16E_I                                               |    <0.001 |
|                 Compare[5].MUXCY_I                                                 |     0.000 |
|                 Compare[5].SRLC16E_I                                               |    <0.001 |
|                 Compare[6].MUXCY_I                                                 |     0.000 |
|                 Compare[6].SRLC16E_I                                               |    <0.001 |
|                 Compare[7].MUXCY_I                                                 |     0.000 |
|                 Compare[7].SRLC16E_I                                               |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                   |    <0.001 |
|             Using_Ext_Databus.DAXI_Interface_I1                                    |    <0.001 |
|             instr_mux_I1                                                           |    <0.001 |
|               Mux_LD.LD_inst                                                       |    <0.001 |
|                 Mux_Loop[0].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[10].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[11].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[12].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[13].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[14].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[15].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[1].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[2].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[3].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[4].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[5].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[6].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[7].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[8].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[9].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|           Reset_DFF                                                                |    <0.001 |
|     microblaze_0_axi_periph                                                        |    <0.001 |
|       xbar                                                                         |    <0.001 |
|         inst                                                                       |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                 |    <0.001 |
|             addr_arbiter_inst                                                      |    <0.001 |
|             gen_decerr.decerr_slave_inst                                           |    <0.001 |
|             reg_slice_r                                                            |    <0.001 |
|             splitter_ar                                                            |    <0.001 |
|             splitter_aw                                                            |    <0.001 |
|     microblaze_0_local_memory                                                      |    <0.001 |
|       dlmb_bram_if_cntlr                                                           |    <0.001 |
|         U0                                                                         |    <0.001 |
|       dlmb_v10                                                                     |     0.000 |
|         U0                                                                         |     0.000 |
|       ilmb_bram_if_cntlr                                                           |    <0.001 |
|         U0                                                                         |    <0.001 |
|       ilmb_v10                                                                     |     0.000 |
|         U0                                                                         |     0.000 |
|       lmb_bram                                                                     |    <0.001 |
|         U0                                                                         |    <0.001 |
|           inst_blk_mem_gen                                                         |    <0.001 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                  |    <0.001 |
|               valid.cstr                                                           |    <0.001 |
|                 ramloop[0].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[1].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[2].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[3].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[4].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[5].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[6].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[7].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|     rst_clk_wiz_1_100M                                                             |    <0.001 |
|       U0                                                                           |    <0.001 |
|         EXT_LPF                                                                    |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                               |    <0.001 |
|         SEQ                                                                        |    <0.001 |
|           SEQ_COUNTER                                                              |    <0.001 |
|   iic_main_scl_iobuf                                                               |     0.000 |
|   iic_main_sda_iobuf                                                               |     0.000 |
+------------------------------------------------------------------------------------+-----------+


