// Seed: 3028769700
module module_0 ();
  assign id_1 = 1;
  tri0 id_2 = id_1;
  module_2 modCall_1 (
      id_2,
      id_1
  );
endmodule
module module_1 (
    input supply1 id_0
);
  assign id_2 = id_2;
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  wire id_3;
  id_4(
      .id_0(1)
  );
  wire id_5;
  id_6(
      .id_0(id_3), .id_1(id_2), .id_2(id_4)
  ); timeunit 1ps / 1ps;
  assign module_0.id_1 = 0;
  id_7(
      .id_0(id_5)
  );
endmodule
