#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Mar 20 17:17:20 2020
# Process ID: 68591
# Current directory: /media/Second/workspace/Research/bus_test/bus_test.runs/design_1_top_0_0_synth_1
# Command line: vivado -log design_1_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_0_0.tcl
# Log file: /media/Second/workspace/Research/bus_test/bus_test.runs/design_1_top_0_0_synth_1/design_1_top_0_0.vds
# Journal file: /media/Second/workspace/Research/bus_test/bus_test.runs/design_1_top_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_top_0_0.tcl -notrace
Command: synth_design -top design_1_top_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_top_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 68647 
WARNING: [Synth 8-2507] parameter declaration becomes local in Axi4LiteSupporter with formal parameter declaration list [/media/Second/workspace/Research/bus_test/axi4litesupporter.v:36]
WARNING: [Synth 8-2611] redeclaration of ansi port M_OUT is not allowed [/media/Second/workspace/Research/bus_test/selector.v:31]
WARNING: [Synth 8-1082] M_OUT was previously declared with a range [/media/Second/workspace/Research/bus_test/selector.v:31]
WARNING: [Synth 8-2611] redeclaration of ansi port E_OUT is not allowed [/media/Second/workspace/Research/bus_test/selector.v:32]
WARNING: [Synth 8-1082] E_OUT was previously declared with a range [/media/Second/workspace/Research/bus_test/selector.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port N_OUT is not allowed [/media/Second/workspace/Research/bus_test/selector.v:33]
WARNING: [Synth 8-1082] N_OUT was previously declared with a range [/media/Second/workspace/Research/bus_test/selector.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1800.273 ; gain = 160.656 ; free physical = 711 ; free virtual = 12848
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_0_0' [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top' [/media/Second/workspace/Research/bus_test/top.v:23]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter INITIAL bound to: 32 - type: integer 
	Parameter DELAY bound to: 63 - type: integer 
	Parameter READ_MAX bound to: 10000 - type: integer 
	Parameter VIRUS bound to: 7000 - type: integer 
	Parameter START_ADDR bound to: 65532 - type: integer 
	Parameter KEY_ADDR bound to: 65528 - type: integer 
	Parameter MEM_WIDTH bound to: 16 - type: integer 
	Parameter RSA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Selector' [/media/Second/workspace/Research/bus_test/selector.v:23]
	Parameter RSA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Selector' (1#1) [/media/Second/workspace/Research/bus_test/selector.v:23]
WARNING: [Synth 8-689] width (128) of port connection 'M_OUT' does not match port width (1) of module 'Selector' [/media/Second/workspace/Research/bus_test/top.v:69]
WARNING: [Synth 8-689] width (128) of port connection 'E_OUT' does not match port width (1) of module 'Selector' [/media/Second/workspace/Research/bus_test/top.v:70]
WARNING: [Synth 8-689] width (128) of port connection 'N_OUT' does not match port width (1) of module 'Selector' [/media/Second/workspace/Research/bus_test/top.v:71]
INFO: [Synth 8-6157] synthesizing module 'Axi4LiteSupporter' [/media/Second/workspace/Research/bus_test/axi4litesupporter.v:3]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RD1 bound to: 1 - type: integer 
	Parameter WR1 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Axi4LiteSupporter' (2#1) [/media/Second/workspace/Research/bus_test/axi4litesupporter.v:3]
INFO: [Synth 8-6157] synthesizing module 'exponentiate' [/media/Second/workspace/Research/bus_test/rsa.v:1]
	Parameter RSA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'modularMultiplication' [/media/Second/workspace/Research/bus_test/rsa.v:86]
	Parameter RSA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modularMultiplication' (3#1) [/media/Second/workspace/Research/bus_test/rsa.v:86]
INFO: [Synth 8-6155] done synthesizing module 'exponentiate' (4#1) [/media/Second/workspace/Research/bus_test/rsa.v:1]
WARNING: [Synth 8-3848] Net result in module/entity top does not have driver. [/media/Second/workspace/Research/bus_test/top.v:56]
INFO: [Synth 8-6155] done synthesizing module 'top' (5#1) [/media/Second/workspace/Research/bus_test/top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_0_0' (6#1) [/media/Second/workspace/Research/bus_test/bus_test.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:58]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WVALID
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_BREADY
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[31]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[30]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[29]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[28]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[27]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[26]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[25]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[24]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[23]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[22]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[21]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[20]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[19]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[18]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[17]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[16]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[15]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[14]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[13]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[12]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[11]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[10]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[9]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[8]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[7]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[6]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[5]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[4]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[3]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[2]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[1]
WARNING: [Synth 8-3331] design Selector has unconnected port SELECT_IN[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1833.180 ; gain = 193.562 ; free physical = 739 ; free virtual = 12877
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.992 ; gain = 213.375 ; free physical = 739 ; free virtual = 12876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1852.992 ; gain = 213.375 ; free physical = 739 ; free virtual = 12876
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2036.648 ; gain = 0.000 ; free physical = 638 ; free virtual = 12776
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2039.617 ; gain = 2.969 ; free physical = 634 ; free virtual = 12772
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2039.617 ; gain = 400.000 ; free physical = 717 ; free virtual = 12854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2039.617 ; gain = 400.000 ; free physical = 717 ; free virtual = 12854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2039.617 ; gain = 400.000 ; free physical = 717 ; free virtual = 12854
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Axi4LiteSupporter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
                     RD1 |                               01 |                             0001
                  iSTATE |                               10 |                             0010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Axi4LiteSupporter'
WARNING: [Synth 8-327] inferring latch for variable 'rdData_reg' [/media/Second/workspace/Research/bus_test/top.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'state_reg' [/media/Second/workspace/Research/bus_test/top.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'rsa_key_select_reg' [/media/Second/workspace/Research/bus_test/top.v:68]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2039.617 ; gain = 400.000 ; free physical = 708 ; free virtual = 12846
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    128 Bit       Adders := 8     
	   2 Input    128 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 27    
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 24    
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Axi4LiteSupporter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module modularMultiplication 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    128 Bit       Adders := 4     
	   2 Input    128 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
Module exponentiate 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_BRESP[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_BRESP[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RRESP[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WVALID
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_BREADY
INFO: [Synth 8-3333] propagating constant 0 across sequential element (modularMultiplication:/\twoN_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (modularMultiplication:/\twoR_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[126] )
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[1]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[2]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[3]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[4]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[5]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[6]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[7]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[8]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[9]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[10]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[11]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[12]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[13]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[14]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[15]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[16]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[17]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[18]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[19]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[20]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[21]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[22]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[23]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[24]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[25]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[26]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[27]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[28]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[29]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rdData_reg[30]' (LD) to 'inst/rdData_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rdData_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[1]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[2]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[3]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[4]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[5]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[6]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[7]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[8]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[9]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[10]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[11]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[12]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[13]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[14]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[15]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[16]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[17]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[18]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[19]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[20]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[21]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[22]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[23]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[24]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[25]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[26]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[27]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[28]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[29]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/AxiSupporter1/rdDataQ_reg[30]' (FDE) to 'inst/AxiSupporter1/rdDataQ_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[126]' (FDE) to 'inst/rsa_math/exp_reg[125]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/AxiSupporter1/rdDataQ_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[125]' (FDE) to 'inst/rsa_math/exp_reg[124]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[124] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[124]' (FDE) to 'inst/rsa_math/exp_reg[123]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[123] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[123]' (FDE) to 'inst/rsa_math/exp_reg[122]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[122] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[122]' (FDE) to 'inst/rsa_math/exp_reg[121]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[121] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[121]' (FDE) to 'inst/rsa_math/exp_reg[120]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[120] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[120]' (FDE) to 'inst/rsa_math/exp_reg[119]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[119] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[119]' (FDE) to 'inst/rsa_math/exp_reg[118]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[118] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[118]' (FDE) to 'inst/rsa_math/exp_reg[117]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[117] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[117]' (FDE) to 'inst/rsa_math/exp_reg[116]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[116] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[116]' (FDE) to 'inst/rsa_math/exp_reg[115]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[115] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[115]' (FDE) to 'inst/rsa_math/exp_reg[114]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[114] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[114]' (FDE) to 'inst/rsa_math/exp_reg[113]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[113] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[113]' (FDE) to 'inst/rsa_math/exp_reg[112]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[112] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[112]' (FDE) to 'inst/rsa_math/exp_reg[111]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[111] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[111]' (FDE) to 'inst/rsa_math/exp_reg[110]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[110] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[110]' (FDE) to 'inst/rsa_math/exp_reg[109]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[109] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[109]' (FDE) to 'inst/rsa_math/exp_reg[108]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[108] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[108]' (FDE) to 'inst/rsa_math/exp_reg[107]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[107] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[107]' (FDE) to 'inst/rsa_math/exp_reg[106]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[106] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[106]' (FDE) to 'inst/rsa_math/exp_reg[105]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[105] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[105]' (FDE) to 'inst/rsa_math/exp_reg[104]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[104] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[104]' (FDE) to 'inst/rsa_math/exp_reg[103]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[103] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[103]' (FDE) to 'inst/rsa_math/exp_reg[102]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[102] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[102]' (FDE) to 'inst/rsa_math/exp_reg[101]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[101] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[101]' (FDE) to 'inst/rsa_math/exp_reg[100]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[100] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[100]' (FDE) to 'inst/rsa_math/exp_reg[99]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[99] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[99]' (FDE) to 'inst/rsa_math/exp_reg[98]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[98] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[98]' (FDE) to 'inst/rsa_math/exp_reg[97]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[97] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[97]' (FDE) to 'inst/rsa_math/exp_reg[96]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[96] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[96]' (FDE) to 'inst/rsa_math/exp_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[95] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[95]' (FDE) to 'inst/rsa_math/exp_reg[94]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[94] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[94]' (FDE) to 'inst/rsa_math/exp_reg[93]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[93] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[93]' (FDE) to 'inst/rsa_math/exp_reg[92]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[92] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[92]' (FDE) to 'inst/rsa_math/exp_reg[91]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[91] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[91]' (FDE) to 'inst/rsa_math/exp_reg[90]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[90] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[90]' (FDE) to 'inst/rsa_math/exp_reg[89]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[89] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[89]' (FDE) to 'inst/rsa_math/exp_reg[88]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[88] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[88]' (FDE) to 'inst/rsa_math/exp_reg[87]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[87] )
INFO: [Synth 8-3886] merging instance 'inst/rsa_math/exp_reg[87]' (FDE) to 'inst/rsa_math/exp_reg[86]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rsa_math/exp_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (inst/rdData_reg[31]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[31]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[30]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[29]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[28]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[27]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[26]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[25]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[24]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[23]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[22]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[21]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[20]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[19]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[18]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[17]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[16]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[15]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[14]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[13]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[12]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[11]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[10]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[9]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[8]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[7]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[6]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[5]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[4]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[3]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[2]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[1]) is unused and will be removed from module design_1_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/rsa_key_select_reg[0]) is unused and will be removed from module design_1_top_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:40 ; elapsed = 00:03:47 . Memory (MB): peak = 2039.617 ; gain = 400.000 ; free physical = 682 ; free virtual = 12833
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:47 ; elapsed = 00:03:55 . Memory (MB): peak = 2039.617 ; gain = 400.000 ; free physical = 561 ; free virtual = 12712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:47 ; elapsed = 00:03:55 . Memory (MB): peak = 2039.617 ; gain = 400.000 ; free physical = 561 ; free virtual = 12712
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:47 ; elapsed = 00:03:55 . Memory (MB): peak = 2039.617 ; gain = 400.000 ; free physical = 559 ; free virtual = 12711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:49 ; elapsed = 00:03:56 . Memory (MB): peak = 2039.617 ; gain = 400.000 ; free physical = 559 ; free virtual = 12711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:49 ; elapsed = 00:03:56 . Memory (MB): peak = 2039.617 ; gain = 400.000 ; free physical = 559 ; free virtual = 12711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:49 ; elapsed = 00:03:56 . Memory (MB): peak = 2039.617 ; gain = 400.000 ; free physical = 559 ; free virtual = 12711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:49 ; elapsed = 00:03:56 . Memory (MB): peak = 2039.617 ; gain = 400.000 ; free physical = 559 ; free virtual = 12711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:49 ; elapsed = 00:03:56 . Memory (MB): peak = 2039.617 ; gain = 400.000 ; free physical = 559 ; free virtual = 12711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:49 ; elapsed = 00:03:56 . Memory (MB): peak = 2039.617 ; gain = 400.000 ; free physical = 559 ; free virtual = 12711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     5|
|3     |LUT4 |     1|
|4     |LUT5 |     3|
|5     |LUT6 |    12|
|6     |FDRE |     4|
|7     |LD   |     2|
+------+-----+------+

Report Instance Areas: 
+------+------------------+------------------+------+
|      |Instance          |Module            |Cells |
+------+------------------+------------------+------+
|1     |top               |                  |    28|
|2     |  inst            |top               |    28|
|3     |    AxiSupporter1 |Axi4LiteSupporter |    14|
|4     |    rsa_math      |exponentiate      |     5|
+------+------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:49 ; elapsed = 00:03:56 . Memory (MB): peak = 2039.617 ; gain = 400.000 ; free physical = 559 ; free virtual = 12711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:46 ; elapsed = 00:03:54 . Memory (MB): peak = 2039.617 ; gain = 213.375 ; free physical = 614 ; free virtual = 12765
Synthesis Optimization Complete : Time (s): cpu = 00:03:49 ; elapsed = 00:03:57 . Memory (MB): peak = 2039.617 ; gain = 400.000 ; free physical = 614 ; free virtual = 12765
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2039.617 ; gain = 0.000 ; free physical = 560 ; free virtual = 12712
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
264 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:55 ; elapsed = 00:04:02 . Memory (MB): peak = 2039.617 ; gain = 631.469 ; free physical = 656 ; free virtual = 12808
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2039.617 ; gain = 0.000 ; free physical = 656 ; free virtual = 12808
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/Second/workspace/Research/bus_test/bus_test.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.629 ; gain = 0.000 ; free physical = 657 ; free virtual = 12809
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/Second/workspace/Research/bus_test/bus_test.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_0_0_utilization_synth.rpt -pb design_1_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 20 17:21:40 2020...
