{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-385,-224",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD -left
preplace inst pcie_bridge -pg 1 -lvl 1 -x 150 -y 160 -defaultsOSRD -pinDir pcie_mgt_0 left -pinY pcie_mgt_0 0L -pinDir pcie_refclk left -pinY pcie_refclk 20L -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir axi_aclk right -pinY axi_aclk 20R -pinDir axi_aresetn right -pinY axi_aresetn 40R
preplace inst system_interconnect -pg 1 -lvl 2 -x 440 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 58 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 38 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 100L -pinDir M00_AXI right -pinY M00_AXI 140R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir aclk left -pinY aclk 120L -pinDir aresetn left -pinY aresetn 140L
preplace inst axi_revision -pg 1 -lvl 3 -x 750 -y 200 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir AXI_ACLK left -pinY AXI_ACLK 20L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 40L
preplace inst control -pg 1 -lvl 3 -x 750 -y 60 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinBusDir cycle_count right -pinBusY cycle_count 20R -pinDir start right -pinY start 40R
preplace inst packet_buffer -pg 1 -lvl 5 -x 1280 -y 240 -swap {0 1 2 3 5 4} -defaultsOSRD -pinDir axis_in left -pinY axis_in 0L -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 60L
preplace inst data_gen -pg 1 -lvl 4 -x 1060 -y 80 -swap {0 1 2 3 7 6 5 4} -defaultsOSRD -pinDir axis right -pinY axis 160R -pinDir clk left -pinY clk 160L -pinDir resetn left -pinY resetn 140L -pinDir start left -pinY start 20L -pinBusDir max_cycles left -pinBusY max_cycles 0L
preplace netloc pcie_bridge_axi_aclk 1 1 4 300 260 580 320 920 320 N
preplace netloc pcie_bridge_axi_aresetn 1 1 4 280 280 600 300 900 300 N
preplace netloc control_start 1 3 1 N 100
preplace netloc control_cycle_count 1 3 1 N 80
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 180
preplace netloc pcie_bridge_M_AXI_B 1 1 1 N 160
preplace netloc pcie_bridge_pcie_mgt 1 0 1 NJ 160
preplace netloc system_interconnect_M00_AXI 1 2 1 N 200
preplace netloc system_interconnect_M01_AXI 1 2 1 N 60
preplace netloc data_gen_axis 1 4 1 N 240
levelinfo -pg 1 0 150 440 750 1060 1280 1380 1400
pagesize -pg 1 -db -bbox -sgen -130 0 1400 370
",
   "No Loops_ScaleFactor":"0.957405",
   "No Loops_TopLeft":"-123,-170",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x -10 -y 50 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 70 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -10 -y 90 -defaultsOSRD
preplace inst axi_bram_ctrl -pg 1 -lvl 1 -x 150 -y 70 -defaultsOSRD
preplace inst blk_mem_gen -pg 1 -lvl 2 -x 430 -y 70 -defaultsOSRD
preplace netloc pcie_bridge_axi_aclk 1 0 1 NJ 70
preplace netloc resetn_1 1 0 1 NJ 90
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 1 1 N 70
preplace netloc stream_to_ram_0_M_AXI 1 0 1 NJ 50
levelinfo -pg 1 -10 150 430 570
pagesize -pg 1 -db -bbox -sgen -110 -10 570 150
"
}
{
   "da_axi4_cnt":"1",
   "da_clkrst_cnt":"2"
}
