
RTOS_LIDAR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e1e4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000718  0800e378  0800e378  0001e378  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ea90  0800ea90  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800ea90  0800ea90  0001ea90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ea98  0800ea98  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ea98  0800ea98  0001ea98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ea9c  0800ea9c  0001ea9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800eaa0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201ec  2**0
                  CONTENTS
 10 .bss          00005328  200001f0  200001f0  000201f0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20005518  20005518  000201f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001af0e  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003b87  00000000  00000000  0003b12a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016c8  00000000  00000000  0003ecb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001550  00000000  00000000  00040380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023eef  00000000  00000000  000418d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019026  00000000  00000000  000657bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7ff7  00000000  00000000  0007e7e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001567dc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007690  00000000  00000000  0015682c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e35c 	.word	0x0800e35c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	0800e35c 	.word	0x0800e35c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <LCD_init>:
 * Initialize the LCD:
 * 1. Setup the LCD pins directions by use the GPIO driver.
 * 2. Setup the LCD Data Mode 4-bits or 8-bits.
 */
void LCD_init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0


#if (LCD_DATA_BITS_MODE == 4)


	LCD_sendCommand(LCD_GO_TO_HOME);
 8000f90:	2002      	movs	r0, #2
 8000f92:	f000 f80b 	bl	8000fac <LCD_sendCommand>
	LCD_sendCommand(LCD_TWO_LINES_FOUR_BITS_MODE); /* use 2-line lcd + 4-bit Data Mode + 5*7 dot display Mode */
 8000f96:	2028      	movs	r0, #40	; 0x28
 8000f98:	f000 f808 	bl	8000fac <LCD_sendCommand>
#elif (LCD_DATA_BITS_MODE == 8)
	/* Configure the data port as output port */
	LCD_sendCommand(LCD_TWO_LINES_EIGHT_BITS_MODE); /* use 2-line lcd + 8-bit Data Mode + 5*7 dot display Mode */
#endif

	LCD_sendCommand(LCD_CURSOR_OFF); /* cursor off */
 8000f9c:	200c      	movs	r0, #12
 8000f9e:	f000 f805 	bl	8000fac <LCD_sendCommand>
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* clear LCD at the beginning */
 8000fa2:	2001      	movs	r0, #1
 8000fa4:	f000 f802 	bl	8000fac <LCD_sendCommand>
}
 8000fa8:	bf00      	nop
 8000faa:	bd80      	pop	{r7, pc}

08000fac <LCD_sendCommand>:
/*
 * Description :
 * Send the required command to the screen
 */
void LCD_sendCommand(unsigned char  command)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(10); /* delay for processing Tas = 50ns */
	 /* Enable LCD E=1 */
	HAL_Delay(10); /* delay for processing Tpw - Tdws = 190ns */
	HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_RESET);
#elif (LCD_DATA_BITS_MODE == 4)
	unsigned char val = 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	73fb      	strb	r3, [r7, #15]
#if (LCD_FIRST_DATA_PIN  == 999)
	val= command & 0xF0;
#elif (LCD_FIRST_DATA_PIN  == 222)
	val= (command>>4) & 0x0F;
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	091b      	lsrs	r3, r3, #4
 8000fbe:	73fb      	strb	r3, [r7, #15]
#endif

		writePort_4bit(val);
 8000fc0:	7bfb      	ldrb	r3, [r7, #15]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 f8ea 	bl	800119c <writePort_4bit>
		HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_SET);
 8000fc8:	2201      	movs	r2, #1
 8000fca:	2104      	movs	r1, #4
 8000fcc:	481b      	ldr	r0, [pc, #108]	; (800103c <LCD_sendCommand+0x90>)
 8000fce:	f003 fb29 	bl	8004624 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_RW_PORT_ID,LCD_RW_PIN_ID,GPIO_PIN_RESET);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2102      	movs	r1, #2
 8000fd6:	4819      	ldr	r0, [pc, #100]	; (800103c <LCD_sendCommand+0x90>)
 8000fd8:	f003 fb24 	bl	8004624 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,GPIO_PIN_RESET);
 8000fdc:	2200      	movs	r2, #0
 8000fde:	2101      	movs	r1, #1
 8000fe0:	4816      	ldr	r0, [pc, #88]	; (800103c <LCD_sendCommand+0x90>)
 8000fe2:	f003 fb1f 	bl	8004624 <HAL_GPIO_WritePin>

		/* Data Mode RS=1 */
		 /* write data to LCD so RW=0 */
		HAL_Delay(2); /* delay for processing Tas = 50ns */
 8000fe6:	2002      	movs	r0, #2
 8000fe8:	f002 fc78 	bl	80038dc <HAL_Delay>

		HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_RESET);
 8000fec:	2200      	movs	r2, #0
 8000fee:	2104      	movs	r1, #4
 8000ff0:	4812      	ldr	r0, [pc, #72]	; (800103c <LCD_sendCommand+0x90>)
 8000ff2:	f003 fb17 	bl	8004624 <HAL_GPIO_WritePin>

#if (LCD_FIRST_DATA_PIN  == 999)
		val= ((command<<4) & 0xF0);
#elif (LCD_FIRST_DATA_PIN  == 222)
		val= (command & 0x0F);
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	f003 030f 	and.w	r3, r3, #15
 8000ffc:	73fb      	strb	r3, [r7, #15]
#endif
		writePort_4bit(val);
 8000ffe:	7bfb      	ldrb	r3, [r7, #15]
 8001000:	4618      	mov	r0, r3
 8001002:	f000 f8cb 	bl	800119c <writePort_4bit>
		HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_SET);
 8001006:	2201      	movs	r2, #1
 8001008:	2104      	movs	r1, #4
 800100a:	480c      	ldr	r0, [pc, #48]	; (800103c <LCD_sendCommand+0x90>)
 800100c:	f003 fb0a 	bl	8004624 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_RW_PORT_ID,LCD_RW_PIN_ID,GPIO_PIN_RESET);
 8001010:	2200      	movs	r2, #0
 8001012:	2102      	movs	r1, #2
 8001014:	4809      	ldr	r0, [pc, #36]	; (800103c <LCD_sendCommand+0x90>)
 8001016:	f003 fb05 	bl	8004624 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,GPIO_PIN_RESET);
 800101a:	2200      	movs	r2, #0
 800101c:	2101      	movs	r1, #1
 800101e:	4807      	ldr	r0, [pc, #28]	; (800103c <LCD_sendCommand+0x90>)
 8001020:	f003 fb00 	bl	8004624 <HAL_GPIO_WritePin>

		/* Data Mode RS=1 */
		 /* write data to LCD so RW=0 */
		HAL_Delay(2); /* delay for processing Tas = 50ns */
 8001024:	2002      	movs	r0, #2
 8001026:	f002 fc59 	bl	80038dc <HAL_Delay>

		HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_RESET);
 800102a:	2200      	movs	r2, #0
 800102c:	2104      	movs	r1, #4
 800102e:	4803      	ldr	r0, [pc, #12]	; (800103c <LCD_sendCommand+0x90>)
 8001030:	f003 faf8 	bl	8004624 <HAL_GPIO_WritePin>

#endif

}
 8001034:	bf00      	nop
 8001036:	3710      	adds	r7, #16
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40020c00 	.word	0x40020c00

08001040 <LCD_displayCharacter>:
/*
 * Description :
 * Display the required character on the screen
 */
void LCD_displayCharacter(unsigned char  data)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	4603      	mov	r3, r0
 8001048:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(10); /* delay for processing Tas = 50ns */
	 /* Enable LCD E=1 */
	HAL_Delay(10); /* delay for processing Tpw - Tdws = 190ns */
	HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_RESET);
#elif (LCD_DATA_BITS_MODE == 4)
	unsigned char val = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	73fb      	strb	r3, [r7, #15]
#if (LCD_FIRST_DATA_PIN  == 999)
	val= data & 0xF0;
#elif (LCD_FIRST_DATA_PIN  == 222)
	val= (data>>4) & 0x0F;
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	091b      	lsrs	r3, r3, #4
 8001052:	73fb      	strb	r3, [r7, #15]
#endif

		writePort_4bit(val);
 8001054:	7bfb      	ldrb	r3, [r7, #15]
 8001056:	4618      	mov	r0, r3
 8001058:	f000 f8a0 	bl	800119c <writePort_4bit>
		HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_SET);
 800105c:	2201      	movs	r2, #1
 800105e:	2104      	movs	r1, #4
 8001060:	481b      	ldr	r0, [pc, #108]	; (80010d0 <LCD_displayCharacter+0x90>)
 8001062:	f003 fadf 	bl	8004624 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_RW_PORT_ID,LCD_RW_PIN_ID,GPIO_PIN_RESET);
 8001066:	2200      	movs	r2, #0
 8001068:	2102      	movs	r1, #2
 800106a:	4819      	ldr	r0, [pc, #100]	; (80010d0 <LCD_displayCharacter+0x90>)
 800106c:	f003 fada 	bl	8004624 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,GPIO_PIN_SET);
 8001070:	2201      	movs	r2, #1
 8001072:	2101      	movs	r1, #1
 8001074:	4816      	ldr	r0, [pc, #88]	; (80010d0 <LCD_displayCharacter+0x90>)
 8001076:	f003 fad5 	bl	8004624 <HAL_GPIO_WritePin>

		/* Data Mode RS=1 */
		 /* write data to LCD so RW=0 */
		HAL_Delay(2);
 800107a:	2002      	movs	r0, #2
 800107c:	f002 fc2e 	bl	80038dc <HAL_Delay>
		HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_RESET);
 8001080:	2200      	movs	r2, #0
 8001082:	2104      	movs	r1, #4
 8001084:	4812      	ldr	r0, [pc, #72]	; (80010d0 <LCD_displayCharacter+0x90>)
 8001086:	f003 facd 	bl	8004624 <HAL_GPIO_WritePin>
#if (LCD_FIRST_DATA_PIN  == 999)
		val= ((data<<4) & 0xF0);
#elif (LCD_FIRST_DATA_PIN  == 222)
		val= (data & 0x0F);
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	f003 030f 	and.w	r3, r3, #15
 8001090:	73fb      	strb	r3, [r7, #15]
#endif

		writePort_4bit(val);
 8001092:	7bfb      	ldrb	r3, [r7, #15]
 8001094:	4618      	mov	r0, r3
 8001096:	f000 f881 	bl	800119c <writePort_4bit>
		HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_SET);
 800109a:	2201      	movs	r2, #1
 800109c:	2104      	movs	r1, #4
 800109e:	480c      	ldr	r0, [pc, #48]	; (80010d0 <LCD_displayCharacter+0x90>)
 80010a0:	f003 fac0 	bl	8004624 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_RW_PORT_ID,LCD_RW_PIN_ID,GPIO_PIN_RESET);
 80010a4:	2200      	movs	r2, #0
 80010a6:	2102      	movs	r1, #2
 80010a8:	4809      	ldr	r0, [pc, #36]	; (80010d0 <LCD_displayCharacter+0x90>)
 80010aa:	f003 fabb 	bl	8004624 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,GPIO_PIN_SET);
 80010ae:	2201      	movs	r2, #1
 80010b0:	2101      	movs	r1, #1
 80010b2:	4807      	ldr	r0, [pc, #28]	; (80010d0 <LCD_displayCharacter+0x90>)
 80010b4:	f003 fab6 	bl	8004624 <HAL_GPIO_WritePin>

		/* Data Mode RS=1 */
		 /* write data to LCD so RW=0 */
		HAL_Delay(2); /* delay for processing Tas = 50ns */
 80010b8:	2002      	movs	r0, #2
 80010ba:	f002 fc0f 	bl	80038dc <HAL_Delay>

		HAL_GPIO_WritePin(LCD_E_PORT_ID,LCD_E_PIN_ID,GPIO_PIN_RESET);
 80010be:	2200      	movs	r2, #0
 80010c0:	2104      	movs	r1, #4
 80010c2:	4803      	ldr	r0, [pc, #12]	; (80010d0 <LCD_displayCharacter+0x90>)
 80010c4:	f003 faae 	bl	8004624 <HAL_GPIO_WritePin>

#endif
}
 80010c8:	bf00      	nop
 80010ca:	3710      	adds	r7, #16
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	40020c00 	.word	0x40020c00

080010d4 <LCD_displayString>:
/*
 * Description :
 * Display the required string on the screen
 */
void LCD_displayString(const char *Str)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
	unsigned char  i = 0;
 80010dc:	2300      	movs	r3, #0
 80010de:	73fb      	strb	r3, [r7, #15]
//	{
//		LCD_displayCharacter(Str[i]);
//		i++;
//	}
	/***************** Another Method ***********************/
	while((*Str) != '\0')
 80010e0:	e007      	b.n	80010f2 <LCD_displayString+0x1e>
	{
		LCD_displayCharacter(*Str);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff ffaa 	bl	8001040 <LCD_displayCharacter>
		Str++;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	3301      	adds	r3, #1
 80010f0:	607b      	str	r3, [r7, #4]
	while((*Str) != '\0')
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d1f3      	bne.n	80010e2 <LCD_displayString+0xe>
	}
	 /*********************************************************/
}
 80010fa:	bf00      	nop
 80010fc:	bf00      	nop
 80010fe:	3710      	adds	r7, #16
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <LCD_moveCursor>:
/*
 * Description :
 * Move the cursor to a specified row and column index on the screen
 */
void LCD_moveCursor(unsigned char  row,unsigned char  col)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	460a      	mov	r2, r1
 800110e:	71fb      	strb	r3, [r7, #7]
 8001110:	4613      	mov	r3, r2
 8001112:	71bb      	strb	r3, [r7, #6]
	unsigned char  lcd_memory_address;

	/* Calculate the required address in the LCD DDRAM */
	switch(row)
 8001114:	79fb      	ldrb	r3, [r7, #7]
 8001116:	2b03      	cmp	r3, #3
 8001118:	d819      	bhi.n	800114e <LCD_moveCursor+0x4a>
 800111a:	a201      	add	r2, pc, #4	; (adr r2, 8001120 <LCD_moveCursor+0x1c>)
 800111c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001120:	08001131 	.word	0x08001131
 8001124:	08001137 	.word	0x08001137
 8001128:	0800113f 	.word	0x0800113f
 800112c:	08001147 	.word	0x08001147
	{
	case 0:
		lcd_memory_address=col;
 8001130:	79bb      	ldrb	r3, [r7, #6]
 8001132:	73fb      	strb	r3, [r7, #15]
		break;
 8001134:	e00b      	b.n	800114e <LCD_moveCursor+0x4a>
	case 1:
		lcd_memory_address=col+0x40;
 8001136:	79bb      	ldrb	r3, [r7, #6]
 8001138:	3340      	adds	r3, #64	; 0x40
 800113a:	73fb      	strb	r3, [r7, #15]
		break;
 800113c:	e007      	b.n	800114e <LCD_moveCursor+0x4a>
	case 2:
		lcd_memory_address=col+0x10;
 800113e:	79bb      	ldrb	r3, [r7, #6]
 8001140:	3310      	adds	r3, #16
 8001142:	73fb      	strb	r3, [r7, #15]
		break;
 8001144:	e003      	b.n	800114e <LCD_moveCursor+0x4a>
	case 3:
		lcd_memory_address=col+0x50;
 8001146:	79bb      	ldrb	r3, [r7, #6]
 8001148:	3350      	adds	r3, #80	; 0x50
 800114a:	73fb      	strb	r3, [r7, #15]
		break;
 800114c:	bf00      	nop
	}
	/* Move the LCD cursor to this specific address */
	LCD_sendCommand(lcd_memory_address | LCD_SET_CURSOR_LOCATION);
 800114e:	7bfb      	ldrb	r3, [r7, #15]
 8001150:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001154:	b2db      	uxtb	r3, r3
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff ff28 	bl	8000fac <LCD_sendCommand>
}
 800115c:	bf00      	nop
 800115e:	3710      	adds	r7, #16
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <LCD_displayStringRowColumn>:
/*
 * Description :
 * Display the required string in a specified row and column index on the screen
 */
void LCD_displayStringRowColumn(unsigned char  row,unsigned char  col,const char *Str)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	603a      	str	r2, [r7, #0]
 800116e:	71fb      	strb	r3, [r7, #7]
 8001170:	460b      	mov	r3, r1
 8001172:	71bb      	strb	r3, [r7, #6]
	LCD_moveCursor(row,col); /* go to to the required LCD position */
 8001174:	79ba      	ldrb	r2, [r7, #6]
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	4611      	mov	r1, r2
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff ffc2 	bl	8001104 <LCD_moveCursor>
	LCD_displayString(Str); /* display the string */
 8001180:	6838      	ldr	r0, [r7, #0]
 8001182:	f7ff ffa7 	bl	80010d4 <LCD_displayString>
}
 8001186:	bf00      	nop
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}

0800118e <LCD_clearScreen>:
/*
 * Description :
 * Send the clear screen command
 */
void LCD_clearScreen(void)
{
 800118e:	b580      	push	{r7, lr}
 8001190:	af00      	add	r7, sp, #0
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* Send clear display command */
 8001192:	2001      	movs	r0, #1
 8001194:	f7ff ff0a 	bl	8000fac <LCD_sendCommand>
}
 8001198:	bf00      	nop
 800119a:	bd80      	pop	{r7, pc}

0800119c <writePort_4bit>:
	HAL_GPIO_WritePin(DATA_PORT_ID, D1_PIN, ((datain>>1)&0x01));
	HAL_GPIO_WritePin(DATA_PORT_ID, D0_PIN, ((datain>>0)&0x01));

}
void writePort_4bit(unsigned char datain)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DATA_PORT_ID, D7_PIN, ((datain>>7)&0x01));
	HAL_GPIO_WritePin(DATA_PORT_ID, D6_PIN, ((datain>>6)&0x01));
	HAL_GPIO_WritePin(DATA_PORT_ID, D5_PIN, ((datain>>5)&0x01));
	HAL_GPIO_WritePin(DATA_PORT_ID, D4_PIN, ((datain>>4)&0x01));
#elif (LCD_FIRST_DATA_PIN  == 222)
	HAL_GPIO_WritePin(DATA_PORT_ID, D3_PIN, ((datain>>3)&0x01));
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	08db      	lsrs	r3, r3, #3
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	f003 0301 	and.w	r3, r3, #1
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	461a      	mov	r2, r3
 80011b4:	2108      	movs	r1, #8
 80011b6:	4813      	ldr	r0, [pc, #76]	; (8001204 <writePort_4bit+0x68>)
 80011b8:	f003 fa34 	bl	8004624 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DATA_PORT_ID, D2_PIN, ((datain>>2)&0x01));
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	089b      	lsrs	r3, r3, #2
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	461a      	mov	r2, r3
 80011ca:	2104      	movs	r1, #4
 80011cc:	480d      	ldr	r0, [pc, #52]	; (8001204 <writePort_4bit+0x68>)
 80011ce:	f003 fa29 	bl	8004624 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DATA_PORT_ID, D1_PIN, ((datain>>1)&0x01));
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	085b      	lsrs	r3, r3, #1
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	f003 0301 	and.w	r3, r3, #1
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	461a      	mov	r2, r3
 80011e0:	2102      	movs	r1, #2
 80011e2:	4808      	ldr	r0, [pc, #32]	; (8001204 <writePort_4bit+0x68>)
 80011e4:	f003 fa1e 	bl	8004624 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DATA_PORT_ID, D0_PIN, ((datain>>0)&0x01));
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	461a      	mov	r2, r3
 80011f2:	2101      	movs	r1, #1
 80011f4:	4803      	ldr	r0, [pc, #12]	; (8001204 <writePort_4bit+0x68>)
 80011f6:	f003 fa15 	bl	8004624 <HAL_GPIO_WritePin>
#endif
}
 80011fa:	bf00      	nop
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40020400 	.word	0x40020400

08001208 <Lidar_get_distance>:

uint16_t Global_u16LidarDistance=500;
uint16_t strength;
uint16_t temp;

uint8_t Lidar_get_distance(uint8_t *buf, uint32_t len) {
 8001208:	b480      	push	{r7}
 800120a:	b085      	sub	sp, #20
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	6039      	str	r1, [r7, #0]

	uint32_t i = 0;
 8001212:	2300      	movs	r3, #0
 8001214:	60fb      	str	r3, [r7, #12]

	uint8_t error_state = ERROR_FRMAE;
 8001216:	2300      	movs	r3, #0
 8001218:	72fb      	strb	r3, [r7, #11]

	uint8_t chk_cal = 0;
 800121a:	2300      	movs	r3, #0
 800121c:	72bb      	strb	r3, [r7, #10]

	/*check frame length  */
	if (TFMINI_DATA_Len == len) {
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	2b09      	cmp	r3, #9
 8001222:	d14a      	bne.n	80012ba <Lidar_get_distance+0xb2>
		if ((TFMINT_DATA_HEAD == buf[0]) && (TFMINT_DATA_HEAD == buf[1])) {
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	2b59      	cmp	r3, #89	; 0x59
 800122a:	d146      	bne.n	80012ba <Lidar_get_distance+0xb2>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	3301      	adds	r3, #1
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b59      	cmp	r3, #89	; 0x59
 8001234:	d141      	bne.n	80012ba <Lidar_get_distance+0xb2>
			for (i = 0; i < (TFMINI_DATA_Len - 1); i++) {
 8001236:	2300      	movs	r3, #0
 8001238:	60fb      	str	r3, [r7, #12]
 800123a:	e009      	b.n	8001250 <Lidar_get_distance+0x48>
				chk_cal += buf[i];
 800123c:	687a      	ldr	r2, [r7, #4]
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	4413      	add	r3, r2
 8001242:	781a      	ldrb	r2, [r3, #0]
 8001244:	7abb      	ldrb	r3, [r7, #10]
 8001246:	4413      	add	r3, r2
 8001248:	72bb      	strb	r3, [r7, #10]
			for (i = 0; i < (TFMINI_DATA_Len - 1); i++) {
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	3301      	adds	r3, #1
 800124e:	60fb      	str	r3, [r7, #12]
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	2b07      	cmp	r3, #7
 8001254:	d9f2      	bls.n	800123c <Lidar_get_distance+0x34>
			}
			/*check if sum of byte 0 to byte 7 =check sum*/
			if (chk_cal == buf[TFMINI_DATA_Len - 1]) {
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	3308      	adds	r3, #8
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	7aba      	ldrb	r2, [r7, #10]
 800125e:	429a      	cmp	r2, r3
 8001260:	d12b      	bne.n	80012ba <Lidar_get_distance+0xb2>
				strength= buf[4] | (buf[5] << 8);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	3304      	adds	r3, #4
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	b21a      	sxth	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	3305      	adds	r3, #5
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	021b      	lsls	r3, r3, #8
 8001272:	b21b      	sxth	r3, r3
 8001274:	4313      	orrs	r3, r2
 8001276:	b21b      	sxth	r3, r3
 8001278:	b29a      	uxth	r2, r3
 800127a:	4b13      	ldr	r3, [pc, #76]	; (80012c8 <Lidar_get_distance+0xc0>)
 800127c:	801a      	strh	r2, [r3, #0]
                temp=buf[6] | (buf[7] << 8);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	3306      	adds	r3, #6
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	b21a      	sxth	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	3307      	adds	r3, #7
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	021b      	lsls	r3, r3, #8
 800128e:	b21b      	sxth	r3, r3
 8001290:	4313      	orrs	r3, r2
 8001292:	b21b      	sxth	r3, r3
 8001294:	b29a      	uxth	r2, r3
 8001296:	4b0d      	ldr	r3, [pc, #52]	; (80012cc <Lidar_get_distance+0xc4>)
 8001298:	801a      	strh	r2, [r3, #0]
				Global_u16LidarDistance = buf[2] | (buf[3] << 8);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	3302      	adds	r3, #2
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	b21a      	sxth	r2, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	3303      	adds	r3, #3
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	021b      	lsls	r3, r3, #8
 80012aa:	b21b      	sxth	r3, r3
 80012ac:	4313      	orrs	r3, r2
 80012ae:	b21b      	sxth	r3, r3
 80012b0:	b29a      	uxth	r2, r3
 80012b2:	4b07      	ldr	r3, [pc, #28]	; (80012d0 <Lidar_get_distance+0xc8>)
 80012b4:	801a      	strh	r2, [r3, #0]

				error_state = CORECT_FRAME;
 80012b6:	2301      	movs	r3, #1
 80012b8:	72fb      	strb	r3, [r7, #11]

				/*Error in frame */
			}
		}
	}
	return error_state;
 80012ba:	7afb      	ldrb	r3, [r7, #11]
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3714      	adds	r7, #20
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr
 80012c8:	2000020c 	.word	0x2000020c
 80012cc:	2000020e 	.word	0x2000020e
 80012d0:	20000000 	.word	0x20000000

080012d4 <delay_us>:

/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/
void delay_us (uint32_t time)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 80012dc:	4b08      	ldr	r3, [pc, #32]	; (8001300 <delay_us+0x2c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	2200      	movs	r2, #0
 80012e2:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (&htim1) < time);
 80012e4:	bf00      	nop
 80012e6:	4b06      	ldr	r3, [pc, #24]	; (8001300 <delay_us+0x2c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ec:	687a      	ldr	r2, [r7, #4]
 80012ee:	429a      	cmp	r2, r3
 80012f0:	d8f9      	bhi.n	80012e6 <delay_us+0x12>
}
 80012f2:	bf00      	nop
 80012f4:	bf00      	nop
 80012f6:	370c      	adds	r7, #12
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr
 8001300:	2000024c 	.word	0x2000024c

08001304 <UltraSonic_Read_Left>:

/*In order to get Right_Distance the ultrasonic needs to set its trig pin high for 10us
 * then set it to low and then check the time taken and calculate Right_Distance with it */
void UltraSonic_Read_Left (void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Left_TRIG_PORT_ID, Left_TRIG_PIN_ID, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8001308:	2201      	movs	r2, #1
 800130a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800130e:	480b      	ldr	r0, [pc, #44]	; (800133c <UltraSonic_Read_Left+0x38>)
 8001310:	f003 f988 	bl	8004624 <HAL_GPIO_WritePin>
	delay_us(TRIG_PulseDuration);  // wait for 10 us
 8001314:	200a      	movs	r0, #10
 8001316:	f7ff ffdd 	bl	80012d4 <delay_us>
	HAL_GPIO_WritePin(Left_TRIG_PORT_ID, Left_TRIG_PIN_ID, GPIO_PIN_RESET);  // pull the TRIG pin low
 800131a:	2200      	movs	r2, #0
 800131c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001320:	4806      	ldr	r0, [pc, #24]	; (800133c <UltraSonic_Read_Left+0x38>)
 8001322:	f003 f97f 	bl	8004624 <HAL_GPIO_WritePin>
	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC2);
 8001326:	4b06      	ldr	r3, [pc, #24]	; (8001340 <UltraSonic_Read_Left+0x3c>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	68da      	ldr	r2, [r3, #12]
 800132c:	4b04      	ldr	r3, [pc, #16]	; (8001340 <UltraSonic_Read_Left+0x3c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f042 0204 	orr.w	r2, r2, #4
 8001334:	60da      	str	r2, [r3, #12]
}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40021000 	.word	0x40021000
 8001340:	2000024c 	.word	0x2000024c

08001344 <UltraSonic_Read_Right>:
void UltraSonic_Read_Right (void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Right_TRIG_PORT_ID, Right_TRIG_PIN_ID, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8001348:	2201      	movs	r2, #1
 800134a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800134e:	480b      	ldr	r0, [pc, #44]	; (800137c <UltraSonic_Read_Right+0x38>)
 8001350:	f003 f968 	bl	8004624 <HAL_GPIO_WritePin>
	delay_us(TRIG_PulseDuration);  // wait for 10 us
 8001354:	200a      	movs	r0, #10
 8001356:	f7ff ffbd 	bl	80012d4 <delay_us>
	HAL_GPIO_WritePin(Right_TRIG_PORT_ID, Right_TRIG_PIN_ID, GPIO_PIN_RESET);  // pull the TRIG pin low
 800135a:	2200      	movs	r2, #0
 800135c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001360:	4806      	ldr	r0, [pc, #24]	; (800137c <UltraSonic_Read_Right+0x38>)
 8001362:	f003 f95f 	bl	8004624 <HAL_GPIO_WritePin>
	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 8001366:	4b06      	ldr	r3, [pc, #24]	; (8001380 <UltraSonic_Read_Right+0x3c>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	68da      	ldr	r2, [r3, #12]
 800136c:	4b04      	ldr	r3, [pc, #16]	; (8001380 <UltraSonic_Read_Right+0x3c>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f042 0202 	orr.w	r2, r2, #2
 8001374:	60da      	str	r2, [r3, #12]
}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	40021000 	.word	0x40021000
 8001380:	2000024c 	.word	0x2000024c
 8001384:	00000000 	.word	0x00000000

08001388 <HAL_TIM_IC_CaptureCallback>:
 * as it needs to capture the rising edge 1st and stores its time in Right_IC_Val1
 * then polarity is changed in order to capture the falling edge and stores its occurrence time in Right_IC_Val2
 * then their Right_difference is the high pulse time. */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	7f1b      	ldrb	r3, [r3, #28]
 8001394:	2b01      	cmp	r3, #1
 8001396:	d179      	bne.n	800148c <HAL_TIM_IC_CaptureCallback+0x104>
	{
		// To check if the first value is not captured yet
		if (Right_First_Captured_Flag==0)
 8001398:	4b8f      	ldr	r3, [pc, #572]	; (80015d8 <HAL_TIM_IC_CaptureCallback+0x250>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d11a      	bne.n	80013d6 <HAL_TIM_IC_CaptureCallback+0x4e>
		{
			// stores the first value
			Right_IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80013a0:	2100      	movs	r1, #0
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f004 fae8 	bl	8005978 <HAL_TIM_ReadCapturedValue>
 80013a8:	4603      	mov	r3, r0
 80013aa:	4a8c      	ldr	r2, [pc, #560]	; (80015dc <HAL_TIM_IC_CaptureCallback+0x254>)
 80013ac:	6013      	str	r3, [r2, #0]
			// set the first captured as true as we now needs to capture the falling edge
			Right_First_Captured_Flag = 1;
 80013ae:	4b8a      	ldr	r3, [pc, #552]	; (80015d8 <HAL_TIM_IC_CaptureCallback+0x250>)
 80013b0:	2201      	movs	r2, #1
 80013b2:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	6a1a      	ldr	r2, [r3, #32]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f022 020a 	bic.w	r2, r2, #10
 80013c2:	621a      	str	r2, [r3, #32]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	6a1a      	ldr	r2, [r3, #32]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f042 0202 	orr.w	r2, r2, #2
 80013d2:	621a      	str	r2, [r3, #32]
					__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC3);
					// xQueueSendFromISR(xDistanceQueue, &Rear_Distance, NULL);
				}
			}

}
 80013d4:	e173      	b.n	80016be <HAL_TIM_IC_CaptureCallback+0x336>
		else if (Right_First_Captured_Flag==1)
 80013d6:	4b80      	ldr	r3, [pc, #512]	; (80015d8 <HAL_TIM_IC_CaptureCallback+0x250>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	2b01      	cmp	r3, #1
 80013dc:	f040 816f 	bne.w	80016be <HAL_TIM_IC_CaptureCallback+0x336>
			Right_IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80013e0:	2100      	movs	r1, #0
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f004 fac8 	bl	8005978 <HAL_TIM_ReadCapturedValue>
 80013e8:	4603      	mov	r3, r0
 80013ea:	4a7d      	ldr	r2, [pc, #500]	; (80015e0 <HAL_TIM_IC_CaptureCallback+0x258>)
 80013ec:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	2200      	movs	r2, #0
 80013f4:	625a      	str	r2, [r3, #36]	; 0x24
			if (Right_IC_Val2 > Right_IC_Val1)
 80013f6:	4b7a      	ldr	r3, [pc, #488]	; (80015e0 <HAL_TIM_IC_CaptureCallback+0x258>)
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	4b78      	ldr	r3, [pc, #480]	; (80015dc <HAL_TIM_IC_CaptureCallback+0x254>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	429a      	cmp	r2, r3
 8001400:	d907      	bls.n	8001412 <HAL_TIM_IC_CaptureCallback+0x8a>
				Right_difference = Right_IC_Val2-Right_IC_Val1;
 8001402:	4b77      	ldr	r3, [pc, #476]	; (80015e0 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	4b75      	ldr	r3, [pc, #468]	; (80015dc <HAL_TIM_IC_CaptureCallback+0x254>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	4a75      	ldr	r2, [pc, #468]	; (80015e4 <HAL_TIM_IC_CaptureCallback+0x25c>)
 800140e:	6013      	str	r3, [r2, #0]
 8001410:	e00f      	b.n	8001432 <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (Right_IC_Val1 > Right_IC_Val2)
 8001412:	4b72      	ldr	r3, [pc, #456]	; (80015dc <HAL_TIM_IC_CaptureCallback+0x254>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	4b72      	ldr	r3, [pc, #456]	; (80015e0 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	429a      	cmp	r2, r3
 800141c:	d909      	bls.n	8001432 <HAL_TIM_IC_CaptureCallback+0xaa>
				Right_difference = (0xffff - Right_IC_Val1) + Right_IC_Val2;
 800141e:	4b70      	ldr	r3, [pc, #448]	; (80015e0 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	4b6e      	ldr	r3, [pc, #440]	; (80015dc <HAL_TIM_IC_CaptureCallback+0x254>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800142c:	33ff      	adds	r3, #255	; 0xff
 800142e:	4a6d      	ldr	r2, [pc, #436]	; (80015e4 <HAL_TIM_IC_CaptureCallback+0x25c>)
 8001430:	6013      	str	r3, [r2, #0]
			Right_Distance = Right_difference * 0.0175;
 8001432:	4b6c      	ldr	r3, [pc, #432]	; (80015e4 <HAL_TIM_IC_CaptureCallback+0x25c>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff f864 	bl	8000504 <__aeabi_ui2d>
 800143c:	a364      	add	r3, pc, #400	; (adr r3, 80015d0 <HAL_TIM_IC_CaptureCallback+0x248>)
 800143e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001442:	f7ff f8d9 	bl	80005f8 <__aeabi_dmul>
 8001446:	4602      	mov	r2, r0
 8001448:	460b      	mov	r3, r1
 800144a:	4610      	mov	r0, r2
 800144c:	4619      	mov	r1, r3
 800144e:	f7ff fbab 	bl	8000ba8 <__aeabi_d2uiz>
 8001452:	4603      	mov	r3, r0
 8001454:	4a64      	ldr	r2, [pc, #400]	; (80015e8 <HAL_TIM_IC_CaptureCallback+0x260>)
 8001456:	6013      	str	r3, [r2, #0]
			Right_First_Captured_Flag = 0; // set it back to false
 8001458:	4b5f      	ldr	r3, [pc, #380]	; (80015d8 <HAL_TIM_IC_CaptureCallback+0x250>)
 800145a:	2200      	movs	r2, #0
 800145c:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	6a1a      	ldr	r2, [r3, #32]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f022 020a 	bic.w	r2, r2, #10
 800146c:	621a      	str	r2, [r3, #32]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	6a12      	ldr	r2, [r2, #32]
 8001478:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 800147a:	4b5c      	ldr	r3, [pc, #368]	; (80015ec <HAL_TIM_IC_CaptureCallback+0x264>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	68da      	ldr	r2, [r3, #12]
 8001480:	4b5a      	ldr	r3, [pc, #360]	; (80015ec <HAL_TIM_IC_CaptureCallback+0x264>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f022 0202 	bic.w	r2, r2, #2
 8001488:	60da      	str	r2, [r3, #12]
}
 800148a:	e118      	b.n	80016be <HAL_TIM_IC_CaptureCallback+0x336>
	else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	7f1b      	ldrb	r3, [r3, #28]
 8001490:	2b02      	cmp	r3, #2
 8001492:	d179      	bne.n	8001588 <HAL_TIM_IC_CaptureCallback+0x200>
				if (Left_First_Captured_Flag==0)
 8001494:	4b56      	ldr	r3, [pc, #344]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x268>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d11a      	bne.n	80014d2 <HAL_TIM_IC_CaptureCallback+0x14a>
					Left_IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800149c:	2104      	movs	r1, #4
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f004 fa6a 	bl	8005978 <HAL_TIM_ReadCapturedValue>
 80014a4:	4603      	mov	r3, r0
 80014a6:	4a53      	ldr	r2, [pc, #332]	; (80015f4 <HAL_TIM_IC_CaptureCallback+0x26c>)
 80014a8:	6013      	str	r3, [r2, #0]
					Left_First_Captured_Flag = 1;
 80014aa:	4b51      	ldr	r3, [pc, #324]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x268>)
 80014ac:	2201      	movs	r2, #1
 80014ae:	701a      	strb	r2, [r3, #0]
					__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_FALLING);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	6a1a      	ldr	r2, [r3, #32]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80014be:	621a      	str	r2, [r3, #32]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	6a1a      	ldr	r2, [r3, #32]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f042 0220 	orr.w	r2, r2, #32
 80014ce:	621a      	str	r2, [r3, #32]
}
 80014d0:	e0f5      	b.n	80016be <HAL_TIM_IC_CaptureCallback+0x336>
				else if (Left_First_Captured_Flag==1)
 80014d2:	4b47      	ldr	r3, [pc, #284]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x268>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	f040 80f1 	bne.w	80016be <HAL_TIM_IC_CaptureCallback+0x336>
					Left_IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80014dc:	2104      	movs	r1, #4
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f004 fa4a 	bl	8005978 <HAL_TIM_ReadCapturedValue>
 80014e4:	4603      	mov	r3, r0
 80014e6:	4a44      	ldr	r2, [pc, #272]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x270>)
 80014e8:	6013      	str	r3, [r2, #0]
					__HAL_TIM_SET_COUNTER(htim, 0);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2200      	movs	r2, #0
 80014f0:	625a      	str	r2, [r3, #36]	; 0x24
					if (Left_IC_Val2 > Left_IC_Val1)
 80014f2:	4b41      	ldr	r3, [pc, #260]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x270>)
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	4b3f      	ldr	r3, [pc, #252]	; (80015f4 <HAL_TIM_IC_CaptureCallback+0x26c>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d907      	bls.n	800150e <HAL_TIM_IC_CaptureCallback+0x186>
						Left_difference = Left_IC_Val2-Left_IC_Val1;
 80014fe:	4b3e      	ldr	r3, [pc, #248]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x270>)
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	4b3c      	ldr	r3, [pc, #240]	; (80015f4 <HAL_TIM_IC_CaptureCallback+0x26c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	1ad3      	subs	r3, r2, r3
 8001508:	4a3c      	ldr	r2, [pc, #240]	; (80015fc <HAL_TIM_IC_CaptureCallback+0x274>)
 800150a:	6013      	str	r3, [r2, #0]
 800150c:	e00f      	b.n	800152e <HAL_TIM_IC_CaptureCallback+0x1a6>
					else if (Left_IC_Val1 > Left_IC_Val2)
 800150e:	4b39      	ldr	r3, [pc, #228]	; (80015f4 <HAL_TIM_IC_CaptureCallback+0x26c>)
 8001510:	681a      	ldr	r2, [r3, #0]
 8001512:	4b39      	ldr	r3, [pc, #228]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x270>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	429a      	cmp	r2, r3
 8001518:	d909      	bls.n	800152e <HAL_TIM_IC_CaptureCallback+0x1a6>
						Left_difference = (0xffff - Left_IC_Val1) + Left_IC_Val2;
 800151a:	4b37      	ldr	r3, [pc, #220]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x270>)
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	4b35      	ldr	r3, [pc, #212]	; (80015f4 <HAL_TIM_IC_CaptureCallback+0x26c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001528:	33ff      	adds	r3, #255	; 0xff
 800152a:	4a34      	ldr	r2, [pc, #208]	; (80015fc <HAL_TIM_IC_CaptureCallback+0x274>)
 800152c:	6013      	str	r3, [r2, #0]
					Left_Distance = Left_difference * 0.0175;
 800152e:	4b33      	ldr	r3, [pc, #204]	; (80015fc <HAL_TIM_IC_CaptureCallback+0x274>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4618      	mov	r0, r3
 8001534:	f7fe ffe6 	bl	8000504 <__aeabi_ui2d>
 8001538:	a325      	add	r3, pc, #148	; (adr r3, 80015d0 <HAL_TIM_IC_CaptureCallback+0x248>)
 800153a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800153e:	f7ff f85b 	bl	80005f8 <__aeabi_dmul>
 8001542:	4602      	mov	r2, r0
 8001544:	460b      	mov	r3, r1
 8001546:	4610      	mov	r0, r2
 8001548:	4619      	mov	r1, r3
 800154a:	f7ff fb2d 	bl	8000ba8 <__aeabi_d2uiz>
 800154e:	4603      	mov	r3, r0
 8001550:	4a2b      	ldr	r2, [pc, #172]	; (8001600 <HAL_TIM_IC_CaptureCallback+0x278>)
 8001552:	6013      	str	r3, [r2, #0]
					Left_First_Captured_Flag = 0; // set it back to false
 8001554:	4b26      	ldr	r3, [pc, #152]	; (80015f0 <HAL_TIM_IC_CaptureCallback+0x268>)
 8001556:	2200      	movs	r2, #0
 8001558:	701a      	strb	r2, [r3, #0]
					__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	6a1a      	ldr	r2, [r3, #32]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001568:	621a      	str	r2, [r3, #32]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	6a12      	ldr	r2, [r2, #32]
 8001574:	621a      	str	r2, [r3, #32]
					__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC2);
 8001576:	4b1d      	ldr	r3, [pc, #116]	; (80015ec <HAL_TIM_IC_CaptureCallback+0x264>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	68da      	ldr	r2, [r3, #12]
 800157c:	4b1b      	ldr	r3, [pc, #108]	; (80015ec <HAL_TIM_IC_CaptureCallback+0x264>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f022 0204 	bic.w	r2, r2, #4
 8001584:	60da      	str	r2, [r3, #12]
}
 8001586:	e09a      	b.n	80016be <HAL_TIM_IC_CaptureCallback+0x336>
	else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	7f1b      	ldrb	r3, [r3, #28]
 800158c:	2b04      	cmp	r3, #4
 800158e:	f040 8096 	bne.w	80016be <HAL_TIM_IC_CaptureCallback+0x336>
				if (Rear_First_Captured_Flag==0)
 8001592:	4b1c      	ldr	r3, [pc, #112]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x27c>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d138      	bne.n	800160c <HAL_TIM_IC_CaptureCallback+0x284>
					Rear_IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 800159a:	2108      	movs	r1, #8
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f004 f9eb 	bl	8005978 <HAL_TIM_ReadCapturedValue>
 80015a2:	4603      	mov	r3, r0
 80015a4:	4a18      	ldr	r2, [pc, #96]	; (8001608 <HAL_TIM_IC_CaptureCallback+0x280>)
 80015a6:	6013      	str	r3, [r2, #0]
					Rear_First_Captured_Flag = 1;
 80015a8:	4b16      	ldr	r3, [pc, #88]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x27c>)
 80015aa:	2201      	movs	r2, #1
 80015ac:	701a      	strb	r2, [r3, #0]
					__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_3, TIM_INPUTCHANNELPOLARITY_FALLING);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	6a1a      	ldr	r2, [r3, #32]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 80015bc:	621a      	str	r2, [r3, #32]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	6a1a      	ldr	r2, [r3, #32]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80015cc:	621a      	str	r2, [r3, #32]
}
 80015ce:	e076      	b.n	80016be <HAL_TIM_IC_CaptureCallback+0x336>
 80015d0:	1eb851ec 	.word	0x1eb851ec
 80015d4:	3f91eb85 	.word	0x3f91eb85
 80015d8:	2000021c 	.word	0x2000021c
 80015dc:	20000210 	.word	0x20000210
 80015e0:	20000214 	.word	0x20000214
 80015e4:	20000218 	.word	0x20000218
 80015e8:	20000220 	.word	0x20000220
 80015ec:	2000024c 	.word	0x2000024c
 80015f0:	20000230 	.word	0x20000230
 80015f4:	20000224 	.word	0x20000224
 80015f8:	20000228 	.word	0x20000228
 80015fc:	2000022c 	.word	0x2000022c
 8001600:	20000234 	.word	0x20000234
 8001604:	20000244 	.word	0x20000244
 8001608:	20000238 	.word	0x20000238
				else if (Rear_First_Captured_Flag==1)
 800160c:	4b30      	ldr	r3, [pc, #192]	; (80016d0 <HAL_TIM_IC_CaptureCallback+0x348>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d154      	bne.n	80016be <HAL_TIM_IC_CaptureCallback+0x336>
					Rear_IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 8001614:	2108      	movs	r1, #8
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	f004 f9ae 	bl	8005978 <HAL_TIM_ReadCapturedValue>
 800161c:	4603      	mov	r3, r0
 800161e:	4a2d      	ldr	r2, [pc, #180]	; (80016d4 <HAL_TIM_IC_CaptureCallback+0x34c>)
 8001620:	6013      	str	r3, [r2, #0]
					__HAL_TIM_SET_COUNTER(htim, 0);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	2200      	movs	r2, #0
 8001628:	625a      	str	r2, [r3, #36]	; 0x24
					if (Rear_IC_Val2 > Rear_IC_Val1)
 800162a:	4b2a      	ldr	r3, [pc, #168]	; (80016d4 <HAL_TIM_IC_CaptureCallback+0x34c>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	4b2a      	ldr	r3, [pc, #168]	; (80016d8 <HAL_TIM_IC_CaptureCallback+0x350>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	429a      	cmp	r2, r3
 8001634:	d907      	bls.n	8001646 <HAL_TIM_IC_CaptureCallback+0x2be>
						Rear_difference = Rear_IC_Val2-Rear_IC_Val1;
 8001636:	4b27      	ldr	r3, [pc, #156]	; (80016d4 <HAL_TIM_IC_CaptureCallback+0x34c>)
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	4b27      	ldr	r3, [pc, #156]	; (80016d8 <HAL_TIM_IC_CaptureCallback+0x350>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	4a26      	ldr	r2, [pc, #152]	; (80016dc <HAL_TIM_IC_CaptureCallback+0x354>)
 8001642:	6013      	str	r3, [r2, #0]
 8001644:	e00f      	b.n	8001666 <HAL_TIM_IC_CaptureCallback+0x2de>
					else if (Rear_IC_Val1 > Rear_IC_Val2)
 8001646:	4b24      	ldr	r3, [pc, #144]	; (80016d8 <HAL_TIM_IC_CaptureCallback+0x350>)
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	4b22      	ldr	r3, [pc, #136]	; (80016d4 <HAL_TIM_IC_CaptureCallback+0x34c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	429a      	cmp	r2, r3
 8001650:	d909      	bls.n	8001666 <HAL_TIM_IC_CaptureCallback+0x2de>
						Rear_difference = (0xffff - Rear_IC_Val1) + Rear_IC_Val2;
 8001652:	4b20      	ldr	r3, [pc, #128]	; (80016d4 <HAL_TIM_IC_CaptureCallback+0x34c>)
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	4b20      	ldr	r3, [pc, #128]	; (80016d8 <HAL_TIM_IC_CaptureCallback+0x350>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001660:	33ff      	adds	r3, #255	; 0xff
 8001662:	4a1e      	ldr	r2, [pc, #120]	; (80016dc <HAL_TIM_IC_CaptureCallback+0x354>)
 8001664:	6013      	str	r3, [r2, #0]
					Rear_Distance = Rear_difference * 0.0174;
 8001666:	4b1d      	ldr	r3, [pc, #116]	; (80016dc <HAL_TIM_IC_CaptureCallback+0x354>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4618      	mov	r0, r3
 800166c:	f7fe ff4a 	bl	8000504 <__aeabi_ui2d>
 8001670:	a315      	add	r3, pc, #84	; (adr r3, 80016c8 <HAL_TIM_IC_CaptureCallback+0x340>)
 8001672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001676:	f7fe ffbf 	bl	80005f8 <__aeabi_dmul>
 800167a:	4602      	mov	r2, r0
 800167c:	460b      	mov	r3, r1
 800167e:	4610      	mov	r0, r2
 8001680:	4619      	mov	r1, r3
 8001682:	f7ff fa91 	bl	8000ba8 <__aeabi_d2uiz>
 8001686:	4603      	mov	r3, r0
 8001688:	4a15      	ldr	r2, [pc, #84]	; (80016e0 <HAL_TIM_IC_CaptureCallback+0x358>)
 800168a:	6013      	str	r3, [r2, #0]
					Rear_First_Captured_Flag = 0; // set it back to false
 800168c:	4b10      	ldr	r3, [pc, #64]	; (80016d0 <HAL_TIM_IC_CaptureCallback+0x348>)
 800168e:	2200      	movs	r2, #0
 8001690:	701a      	strb	r2, [r3, #0]
					__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_3, TIM_INPUTCHANNELPOLARITY_RISING);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	6a1a      	ldr	r2, [r3, #32]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 80016a0:	621a      	str	r2, [r3, #32]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	6a12      	ldr	r2, [r2, #32]
 80016ac:	621a      	str	r2, [r3, #32]
					__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC3);
 80016ae:	4b0d      	ldr	r3, [pc, #52]	; (80016e4 <HAL_TIM_IC_CaptureCallback+0x35c>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	68da      	ldr	r2, [r3, #12]
 80016b4:	4b0b      	ldr	r3, [pc, #44]	; (80016e4 <HAL_TIM_IC_CaptureCallback+0x35c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f022 0208 	bic.w	r2, r2, #8
 80016bc:	60da      	str	r2, [r3, #12]
}
 80016be:	bf00      	nop
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	3bcd35a8 	.word	0x3bcd35a8
 80016cc:	3f91d14e 	.word	0x3f91d14e
 80016d0:	20000244 	.word	0x20000244
 80016d4:	2000023c 	.word	0x2000023c
 80016d8:	20000238 	.word	0x20000238
 80016dc:	20000240 	.word	0x20000240
 80016e0:	20000248 	.word	0x20000248
 80016e4:	2000024c 	.word	0x2000024c

080016e8 <GGA_decode>:
	}
}


void GGA_decode(char *GGA_buffer, GGA_STRUCT *GGA)
{
 80016e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016ec:	b094      	sub	sp, #80	; 0x50
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
 80016f2:	6039      	str	r1, [r7, #0]
	/***********separate each data to check the quality indicator************/
	int idx=0;
 80016f4:	2300      	movs	r3, #0
 80016f6:	64fb      	str	r3, [r7, #76]	; 0x4c
	int i=0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	64bb      	str	r3, [r7, #72]	; 0x48
	int j = 0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	647b      	str	r3, [r7, #68]	; 0x44

	/*
	 * difference in time between cairo and GMT is 2 hours, 432000 seconds
	 */
	int GMT=300;
 8001700:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001704:	633b      	str	r3, [r7, #48]	; 0x30

	int hr=0;
 8001706:	2300      	movs	r3, #0
 8001708:	643b      	str	r3, [r7, #64]	; 0x40
	int min=0;
 800170a:	2300      	movs	r3, #0
 800170c:	63fb      	str	r3, [r7, #60]	; 0x3c
	int sec=0;
 800170e:	2300      	movs	r3, #0
 8001710:	63bb      	str	r3, [r7, #56]	; 0x38

	int day_change = 0;
 8001712:	2300      	movs	r3, #0
 8001714:	637b      	str	r3, [r7, #52]	; 0x34
	 * buffer to store data from NMEA message
	 * max number of characters in each parameter is 12
	 */
	char data_buffer[12];

	idx=0;
 8001716:	2300      	movs	r3, #0
 8001718:	64fb      	str	r3, [r7, #76]	; 0x4c
	while (GGA_buffer[idx] != ',')
 800171a:	e002      	b.n	8001722 <GGA_decode+0x3a>
	{
		idx++;  // 1st ',' // starting from index 0
 800171c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800171e:	3301      	adds	r3, #1
 8001720:	64fb      	str	r3, [r7, #76]	; 0x4c
	while (GGA_buffer[idx] != ',')
 8001722:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	4413      	add	r3, r2
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	2b2c      	cmp	r3, #44	; 0x2c
 800172c:	d1f6      	bne.n	800171c <GGA_decode+0x34>
	}

	////*************GET TIME*****************/////

	idx++;
 800172e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001730:	3301      	adds	r3, #1
 8001732:	64fb      	str	r3, [r7, #76]	; 0x4c
	// reach the first number in time

	memset(data_buffer, '\0', 12); //memset is a function to fill a block of memory with a particular value.
 8001734:	f107 030c 	add.w	r3, r7, #12
 8001738:	220c      	movs	r2, #12
 800173a:	2100      	movs	r1, #0
 800173c:	4618      	mov	r0, r3
 800173e:	f008 fd55 	bl	800a1ec <memset>
	i=0; //resetting i
 8001742:	2300      	movs	r3, #0
 8001744:	64bb      	str	r3, [r7, #72]	; 0x48

	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 8001746:	e00f      	b.n	8001768 <GGA_decode+0x80>
	{
		data_buffer[i]= GGA_buffer[idx];
 8001748:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	4413      	add	r3, r2
 800174e:	7819      	ldrb	r1, [r3, #0]
 8001750:	f107 020c 	add.w	r2, r7, #12
 8001754:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001756:	4413      	add	r3, r2
 8001758:	460a      	mov	r2, r1
 800175a:	701a      	strb	r2, [r3, #0]
		i++;
 800175c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800175e:	3301      	adds	r3, #1
 8001760:	64bb      	str	r3, [r7, #72]	; 0x48
		idx++;
 8001762:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001764:	3301      	adds	r3, #1
 8001766:	64fb      	str	r3, [r7, #76]	; 0x4c
	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 8001768:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	4413      	add	r3, r2
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	2b2c      	cmp	r3, #44	; 0x2c
 8001772:	d1e9      	bne.n	8001748 <GGA_decode+0x60>

	/*
	 * atoi function converts an integer value from a string of characters.
	 */

	hr = (atoi(data_buffer)/10000) + GMT/100;   // get the hours from the 6 digit number
 8001774:	f107 030c 	add.w	r3, r7, #12
 8001778:	4618      	mov	r0, r3
 800177a:	f008 fcd7 	bl	800a12c <atoi>
 800177e:	4603      	mov	r3, r0
 8001780:	4aa9      	ldr	r2, [pc, #676]	; (8001a28 <GGA_decode+0x340>)
 8001782:	fb82 1203 	smull	r1, r2, r2, r3
 8001786:	1312      	asrs	r2, r2, #12
 8001788:	17db      	asrs	r3, r3, #31
 800178a:	1ad2      	subs	r2, r2, r3
 800178c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800178e:	49a7      	ldr	r1, [pc, #668]	; (8001a2c <GGA_decode+0x344>)
 8001790:	fb81 0103 	smull	r0, r1, r1, r3
 8001794:	1149      	asrs	r1, r1, #5
 8001796:	17db      	asrs	r3, r3, #31
 8001798:	1acb      	subs	r3, r1, r3
 800179a:	4413      	add	r3, r2
 800179c:	643b      	str	r3, [r7, #64]	; 0x40

	min = ((atoi(data_buffer)/100)%100) + GMT%100;  // get the minutes from the 6 digit number
 800179e:	f107 030c 	add.w	r3, r7, #12
 80017a2:	4618      	mov	r0, r3
 80017a4:	f008 fcc2 	bl	800a12c <atoi>
 80017a8:	4603      	mov	r3, r0
 80017aa:	4aa0      	ldr	r2, [pc, #640]	; (8001a2c <GGA_decode+0x344>)
 80017ac:	fb82 1203 	smull	r1, r2, r2, r3
 80017b0:	1152      	asrs	r2, r2, #5
 80017b2:	17db      	asrs	r3, r3, #31
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	4a9d      	ldr	r2, [pc, #628]	; (8001a2c <GGA_decode+0x344>)
 80017b8:	fb82 1203 	smull	r1, r2, r2, r3
 80017bc:	1151      	asrs	r1, r2, #5
 80017be:	17da      	asrs	r2, r3, #31
 80017c0:	1a8a      	subs	r2, r1, r2
 80017c2:	2164      	movs	r1, #100	; 0x64
 80017c4:	fb01 f202 	mul.w	r2, r1, r2
 80017c8:	1a9a      	subs	r2, r3, r2
 80017ca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80017cc:	4b97      	ldr	r3, [pc, #604]	; (8001a2c <GGA_decode+0x344>)
 80017ce:	fb83 0301 	smull	r0, r3, r3, r1
 80017d2:	1158      	asrs	r0, r3, #5
 80017d4:	17cb      	asrs	r3, r1, #31
 80017d6:	1ac3      	subs	r3, r0, r3
 80017d8:	2064      	movs	r0, #100	; 0x64
 80017da:	fb00 f303 	mul.w	r3, r0, r3
 80017de:	1acb      	subs	r3, r1, r3
 80017e0:	4413      	add	r3, r2
 80017e2:	63fb      	str	r3, [r7, #60]	; 0x3c

	sec = (atoi(data_buffer)%100);
 80017e4:	f107 030c 	add.w	r3, r7, #12
 80017e8:	4618      	mov	r0, r3
 80017ea:	f008 fc9f 	bl	800a12c <atoi>
 80017ee:	4603      	mov	r3, r0
 80017f0:	4a8e      	ldr	r2, [pc, #568]	; (8001a2c <GGA_decode+0x344>)
 80017f2:	fb82 1203 	smull	r1, r2, r2, r3
 80017f6:	1151      	asrs	r1, r2, #5
 80017f8:	17da      	asrs	r2, r3, #31
 80017fa:	1a8a      	subs	r2, r1, r2
 80017fc:	2164      	movs	r1, #100	; 0x64
 80017fe:	fb01 f202 	mul.w	r2, r1, r2
 8001802:	1a9b      	subs	r3, r3, r2
 8001804:	63bb      	str	r3, [r7, #56]	; 0x38

	if (sec > 59)
 8001806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001808:	2b3b      	cmp	r3, #59	; 0x3b
 800180a:	dd05      	ble.n	8001818 <GGA_decode+0x130>
	{
		sec -= 60;
 800180c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800180e:	3b3c      	subs	r3, #60	; 0x3c
 8001810:	63bb      	str	r3, [r7, #56]	; 0x38
		min++;
 8001812:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001814:	3301      	adds	r3, #1
 8001816:	63fb      	str	r3, [r7, #60]	; 0x3c
	}
	if (min > 59)
 8001818:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800181a:	2b3b      	cmp	r3, #59	; 0x3b
 800181c:	dd05      	ble.n	800182a <GGA_decode+0x142>
	{
		min -= 60;
 800181e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001820:	3b3c      	subs	r3, #60	; 0x3c
 8001822:	63fb      	str	r3, [r7, #60]	; 0x3c
		hr++;
 8001824:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001826:	3301      	adds	r3, #1
 8001828:	643b      	str	r3, [r7, #64]	; 0x40
	}
	if (hr<0)
 800182a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800182c:	2b00      	cmp	r3, #0
 800182e:	da05      	bge.n	800183c <GGA_decode+0x154>
	{
		hr+=24;
 8001830:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001832:	3318      	adds	r3, #24
 8001834:	643b      	str	r3, [r7, #64]	; 0x40
		day_change--;
 8001836:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001838:	3b01      	subs	r3, #1
 800183a:	637b      	str	r3, [r7, #52]	; 0x34
	}
	if (hr>=24)
 800183c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800183e:	2b17      	cmp	r3, #23
 8001840:	dd05      	ble.n	800184e <GGA_decode+0x166>
	{
		hr-=24;;
 8001842:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001844:	3b18      	subs	r3, #24
 8001846:	643b      	str	r3, [r7, #64]	; 0x40
		day_change++;
 8001848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800184a:	3301      	adds	r3, #1
 800184c:	637b      	str	r3, [r7, #52]	; 0x34

	/*
	 * passing the time data values to GGA structure
	 */

	GGA->time.hour = hr;
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001852:	601a      	str	r2, [r3, #0]
	GGA->time.minuit = min;
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001858:	605a      	str	r2, [r3, #4]
	GGA->time.second = sec;
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800185e:	609a      	str	r2, [r3, #8]

	////*************GET LATITUDE*****************/////

	idx++;
 8001860:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001862:	3301      	adds	r3, #1
 8001864:	64fb      	str	r3, [r7, #76]	; 0x4c
	// reach the first number in latitude

	memset(data_buffer, '\0', 12); //memset is a function to fill a block of memory with a particular value.
 8001866:	f107 030c 	add.w	r3, r7, #12
 800186a:	220c      	movs	r2, #12
 800186c:	2100      	movs	r1, #0
 800186e:	4618      	mov	r0, r3
 8001870:	f008 fcbc 	bl	800a1ec <memset>
	i=0; //resetting i
 8001874:	2300      	movs	r3, #0
 8001876:	64bb      	str	r3, [r7, #72]	; 0x48

	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 8001878:	e00f      	b.n	800189a <GGA_decode+0x1b2>
	{
		data_buffer[i]= GGA_buffer[idx];
 800187a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	4413      	add	r3, r2
 8001880:	7819      	ldrb	r1, [r3, #0]
 8001882:	f107 020c 	add.w	r2, r7, #12
 8001886:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001888:	4413      	add	r3, r2
 800188a:	460a      	mov	r2, r1
 800188c:	701a      	strb	r2, [r3, #0]
		i++;
 800188e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001890:	3301      	adds	r3, #1
 8001892:	64bb      	str	r3, [r7, #72]	; 0x48
		idx++;
 8001894:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001896:	3301      	adds	r3, #1
 8001898:	64fb      	str	r3, [r7, #76]	; 0x4c
	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 800189a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	4413      	add	r3, r2
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	2b2c      	cmp	r3, #44	; 0x2c
 80018a4:	d1e9      	bne.n	800187a <GGA_decode+0x192>
	}
	/*
	 * error for str length
	 */
	temp = (atoi(data_buffer));   // change the buffer to the number. It will only convert to integers
 80018a6:	f107 030c 	add.w	r3, r7, #12
 80018aa:	4618      	mov	r0, r3
 80018ac:	f008 fc3e 	bl	800a12c <atoi>
 80018b0:	4603      	mov	r3, r0
 80018b2:	85fb      	strh	r3, [r7, #46]	; 0x2e

	j = 0;
 80018b4:	2300      	movs	r3, #0
 80018b6:	647b      	str	r3, [r7, #68]	; 0x44

	/*
	 * counting the number of digits before the decimal
	 */
	while (data_buffer[j] != '.')
 80018b8:	e002      	b.n	80018c0 <GGA_decode+0x1d8>
	{
		j++;
 80018ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018bc:	3301      	adds	r3, #1
 80018be:	647b      	str	r3, [r7, #68]	; 0x44
	while (data_buffer[j] != '.')
 80018c0:	f107 020c 	add.w	r2, r7, #12
 80018c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018c6:	4413      	add	r3, r2
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	2b2e      	cmp	r3, #46	; 0x2e
 80018cc:	d1f5      	bne.n	80018ba <GGA_decode+0x1d2>
	}
	j++;
 80018ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018d0:	3301      	adds	r3, #1
 80018d2:	647b      	str	r3, [r7, #68]	; 0x44

	decimal_length = (strlen(data_buffer))-j;  // calculate the number of digit after decimal
 80018d4:	f107 030c 	add.w	r3, r7, #12
 80018d8:	4618      	mov	r0, r3
 80018da:	f7fe fc79 	bl	80001d0 <strlen>
 80018de:	4602      	mov	r2, r0
 80018e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	62bb      	str	r3, [r7, #40]	; 0x28

	decimal = atoi ((char *) data_buffer+j);  // separate the decimal numbers from the data_buffer
 80018e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018e8:	f107 020c 	add.w	r2, r7, #12
 80018ec:	4413      	add	r3, r2
 80018ee:	4618      	mov	r0, r3
 80018f0:	f008 fc1c 	bl	800a12c <atoi>
 80018f4:	6278      	str	r0, [r7, #36]	; 0x24
	 * latitude from NMEA is 1234.5678
	 * temp =1234 -> 12.34
	 * decimal= 5678 -> 0.005678
	 * latitude = 12.345678
	 */
	latitude = (temp/100)+(((temp-((temp/100)*100))+(decimal/pow(10, (decimal_length))))/60);
 80018f6:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80018fa:	4a4c      	ldr	r2, [pc, #304]	; (8001a2c <GGA_decode+0x344>)
 80018fc:	fb82 1203 	smull	r1, r2, r2, r3
 8001900:	1152      	asrs	r2, r2, #5
 8001902:	17db      	asrs	r3, r3, #31
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	b21b      	sxth	r3, r3
 8001908:	4618      	mov	r0, r3
 800190a:	f7fe fe0b 	bl	8000524 <__aeabi_i2d>
 800190e:	4604      	mov	r4, r0
 8001910:	460d      	mov	r5, r1
 8001912:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8001916:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800191a:	4944      	ldr	r1, [pc, #272]	; (8001a2c <GGA_decode+0x344>)
 800191c:	fb81 0103 	smull	r0, r1, r1, r3
 8001920:	1149      	asrs	r1, r1, #5
 8001922:	17db      	asrs	r3, r3, #31
 8001924:	1acb      	subs	r3, r1, r3
 8001926:	b21b      	sxth	r3, r3
 8001928:	4619      	mov	r1, r3
 800192a:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800192e:	fb01 f303 	mul.w	r3, r1, r3
 8001932:	4413      	add	r3, r2
 8001934:	4618      	mov	r0, r3
 8001936:	f7fe fdf5 	bl	8000524 <__aeabi_i2d>
 800193a:	4680      	mov	r8, r0
 800193c:	4689      	mov	r9, r1
 800193e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001940:	f7fe fdf0 	bl	8000524 <__aeabi_i2d>
 8001944:	4682      	mov	sl, r0
 8001946:	468b      	mov	fp, r1
 8001948:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800194a:	f7fe fdeb 	bl	8000524 <__aeabi_i2d>
 800194e:	4602      	mov	r2, r0
 8001950:	460b      	mov	r3, r1
 8001952:	ec43 2b11 	vmov	d1, r2, r3
 8001956:	ed9f 0b32 	vldr	d0, [pc, #200]	; 8001a20 <GGA_decode+0x338>
 800195a:	f00b fde5 	bl	800d528 <pow>
 800195e:	ec53 2b10 	vmov	r2, r3, d0
 8001962:	4650      	mov	r0, sl
 8001964:	4659      	mov	r1, fp
 8001966:	f7fe ff71 	bl	800084c <__aeabi_ddiv>
 800196a:	4602      	mov	r2, r0
 800196c:	460b      	mov	r3, r1
 800196e:	4640      	mov	r0, r8
 8001970:	4649      	mov	r1, r9
 8001972:	f7fe fc8b 	bl	800028c <__adddf3>
 8001976:	4602      	mov	r2, r0
 8001978:	460b      	mov	r3, r1
 800197a:	4610      	mov	r0, r2
 800197c:	4619      	mov	r1, r3
 800197e:	f04f 0200 	mov.w	r2, #0
 8001982:	4b2b      	ldr	r3, [pc, #172]	; (8001a30 <GGA_decode+0x348>)
 8001984:	f7fe ff62 	bl	800084c <__aeabi_ddiv>
 8001988:	4602      	mov	r2, r0
 800198a:	460b      	mov	r3, r1
 800198c:	4620      	mov	r0, r4
 800198e:	4629      	mov	r1, r5
 8001990:	f7fe fc7c 	bl	800028c <__adddf3>
 8001994:	4602      	mov	r2, r0
 8001996:	460b      	mov	r3, r1
 8001998:	4610      	mov	r0, r2
 800199a:	4619      	mov	r1, r3
 800199c:	f7ff f924 	bl	8000be8 <__aeabi_d2f>
 80019a0:	4603      	mov	r3, r0
 80019a2:	623b      	str	r3, [r7, #32]

	GGA ->position.latitude = latitude;
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	6a3a      	ldr	r2, [r7, #32]
 80019a8:	611a      	str	r2, [r3, #16]

	////*************GET LATITUDE DIRECTION*****************/////
	idx++; //north or south
 80019aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019ac:	3301      	adds	r3, #1
 80019ae:	64fb      	str	r3, [r7, #76]	; 0x4c
	GGA ->position.NORTH_SOUTH = data_buffer[idx];
 80019b0:	f107 020c 	add.w	r2, r7, #12
 80019b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019b6:	4413      	add	r3, r2
 80019b8:	781a      	ldrb	r2, [r3, #0]
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	751a      	strb	r2, [r3, #20]
	idx++; // ',' after north or south
 80019be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019c0:	3301      	adds	r3, #1
 80019c2:	64fb      	str	r3, [r7, #76]	; 0x4c

	////*************GET LONGTIUDE*****************/////

	idx++;
 80019c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019c6:	3301      	adds	r3, #1
 80019c8:	64fb      	str	r3, [r7, #76]	; 0x4c
	// reach the first number in latitude

	memset(data_buffer, '\0', 12); //memset is a function to fill a block of memory with a particular value.
 80019ca:	f107 030c 	add.w	r3, r7, #12
 80019ce:	220c      	movs	r2, #12
 80019d0:	2100      	movs	r1, #0
 80019d2:	4618      	mov	r0, r3
 80019d4:	f008 fc0a 	bl	800a1ec <memset>
	i=0; //resetting i
 80019d8:	2300      	movs	r3, #0
 80019da:	64bb      	str	r3, [r7, #72]	; 0x48

	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 80019dc:	e00f      	b.n	80019fe <GGA_decode+0x316>
	{
		data_buffer[i]= GGA_buffer[idx];
 80019de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	4413      	add	r3, r2
 80019e4:	7819      	ldrb	r1, [r3, #0]
 80019e6:	f107 020c 	add.w	r2, r7, #12
 80019ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019ec:	4413      	add	r3, r2
 80019ee:	460a      	mov	r2, r1
 80019f0:	701a      	strb	r2, [r3, #0]
		i++;
 80019f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019f4:	3301      	adds	r3, #1
 80019f6:	64bb      	str	r3, [r7, #72]	; 0x48
		idx++;
 80019f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019fa:	3301      	adds	r3, #1
 80019fc:	64fb      	str	r3, [r7, #76]	; 0x4c
	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 80019fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	4413      	add	r3, r2
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b2c      	cmp	r3, #44	; 0x2c
 8001a08:	d1e9      	bne.n	80019de <GGA_decode+0x2f6>
	}
	/*
	 * error for str length
	 */
	temp = (atoi(data_buffer));   // change the buffer to the number. It will only convert to integers
 8001a0a:	f107 030c 	add.w	r3, r7, #12
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f008 fb8c 	bl	800a12c <atoi>
 8001a14:	4603      	mov	r3, r0
 8001a16:	85fb      	strh	r3, [r7, #46]	; 0x2e

	j = 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	647b      	str	r3, [r7, #68]	; 0x44

	/*
	 * counting the number of digits before the decimal
	 */
	while (data_buffer[j] != '.')
 8001a1c:	e00d      	b.n	8001a3a <GGA_decode+0x352>
 8001a1e:	bf00      	nop
 8001a20:	00000000 	.word	0x00000000
 8001a24:	40240000 	.word	0x40240000
 8001a28:	68db8bad 	.word	0x68db8bad
 8001a2c:	51eb851f 	.word	0x51eb851f
 8001a30:	404e0000 	.word	0x404e0000
	{
		j++;
 8001a34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a36:	3301      	adds	r3, #1
 8001a38:	647b      	str	r3, [r7, #68]	; 0x44
	while (data_buffer[j] != '.')
 8001a3a:	f107 020c 	add.w	r2, r7, #12
 8001a3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a40:	4413      	add	r3, r2
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	2b2e      	cmp	r3, #46	; 0x2e
 8001a46:	d1f5      	bne.n	8001a34 <GGA_decode+0x34c>
	}
	j++;
 8001a48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	647b      	str	r3, [r7, #68]	; 0x44

	decimal_length = (strlen(data_buffer))-j;  // calculate the number of digit after decimal
 8001a4e:	f107 030c 	add.w	r3, r7, #12
 8001a52:	4618      	mov	r0, r3
 8001a54:	f7fe fbbc 	bl	80001d0 <strlen>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	62bb      	str	r3, [r7, #40]	; 0x28

	decimal = atoi ((char *) data_buffer+j);  // separate the decimal numbers from the data_buffer
 8001a60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a62:	f107 020c 	add.w	r2, r7, #12
 8001a66:	4413      	add	r3, r2
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f008 fb5f 	bl	800a12c <atoi>
 8001a6e:	6278      	str	r0, [r7, #36]	; 0x24
	 * longitude from NMEA is 1234.5678
	 * temp =1234 -> 12.34
	 * decimal= 5678 -> 0.005678
	 * longitude = 12.345678
	 */
	longitude = (temp/100)+(((temp-((temp/100)*100))+(decimal/pow(10, (decimal_length))))/60);
 8001a70:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001a74:	4ab8      	ldr	r2, [pc, #736]	; (8001d58 <GGA_decode+0x670>)
 8001a76:	fb82 1203 	smull	r1, r2, r2, r3
 8001a7a:	1152      	asrs	r2, r2, #5
 8001a7c:	17db      	asrs	r3, r3, #31
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	b21b      	sxth	r3, r3
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7fe fd4e 	bl	8000524 <__aeabi_i2d>
 8001a88:	4604      	mov	r4, r0
 8001a8a:	460d      	mov	r5, r1
 8001a8c:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8001a90:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001a94:	49b0      	ldr	r1, [pc, #704]	; (8001d58 <GGA_decode+0x670>)
 8001a96:	fb81 0103 	smull	r0, r1, r1, r3
 8001a9a:	1149      	asrs	r1, r1, #5
 8001a9c:	17db      	asrs	r3, r3, #31
 8001a9e:	1acb      	subs	r3, r1, r3
 8001aa0:	b21b      	sxth	r3, r3
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8001aa8:	fb01 f303 	mul.w	r3, r1, r3
 8001aac:	4413      	add	r3, r2
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7fe fd38 	bl	8000524 <__aeabi_i2d>
 8001ab4:	4680      	mov	r8, r0
 8001ab6:	4689      	mov	r9, r1
 8001ab8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001aba:	f7fe fd33 	bl	8000524 <__aeabi_i2d>
 8001abe:	4682      	mov	sl, r0
 8001ac0:	468b      	mov	fp, r1
 8001ac2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001ac4:	f7fe fd2e 	bl	8000524 <__aeabi_i2d>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	ec43 2b11 	vmov	d1, r2, r3
 8001ad0:	ed9f 0b9f 	vldr	d0, [pc, #636]	; 8001d50 <GGA_decode+0x668>
 8001ad4:	f00b fd28 	bl	800d528 <pow>
 8001ad8:	ec53 2b10 	vmov	r2, r3, d0
 8001adc:	4650      	mov	r0, sl
 8001ade:	4659      	mov	r1, fp
 8001ae0:	f7fe feb4 	bl	800084c <__aeabi_ddiv>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	4640      	mov	r0, r8
 8001aea:	4649      	mov	r1, r9
 8001aec:	f7fe fbce 	bl	800028c <__adddf3>
 8001af0:	4602      	mov	r2, r0
 8001af2:	460b      	mov	r3, r1
 8001af4:	4610      	mov	r0, r2
 8001af6:	4619      	mov	r1, r3
 8001af8:	f04f 0200 	mov.w	r2, #0
 8001afc:	4b97      	ldr	r3, [pc, #604]	; (8001d5c <GGA_decode+0x674>)
 8001afe:	f7fe fea5 	bl	800084c <__aeabi_ddiv>
 8001b02:	4602      	mov	r2, r0
 8001b04:	460b      	mov	r3, r1
 8001b06:	4620      	mov	r0, r4
 8001b08:	4629      	mov	r1, r5
 8001b0a:	f7fe fbbf 	bl	800028c <__adddf3>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	460b      	mov	r3, r1
 8001b12:	4610      	mov	r0, r2
 8001b14:	4619      	mov	r1, r3
 8001b16:	f7ff f867 	bl	8000be8 <__aeabi_d2f>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	61fb      	str	r3, [r7, #28]

	GGA ->position.logitude = longitude;
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	69fa      	ldr	r2, [r7, #28]
 8001b22:	60da      	str	r2, [r3, #12]

	////*************GET LATITUDE DIRECTION*****************/////
	idx++; //east or west
 8001b24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b26:	3301      	adds	r3, #1
 8001b28:	64fb      	str	r3, [r7, #76]	; 0x4c
	GGA ->position.EAST_WEST = data_buffer[idx];
 8001b2a:	f107 020c 	add.w	r2, r7, #12
 8001b2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b30:	4413      	add	r3, r2
 8001b32:	781a      	ldrb	r2, [r3, #0]
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	755a      	strb	r2, [r3, #21]
	idx++; // ',' after east or west
 8001b38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	64fb      	str	r3, [r7, #76]	; 0x4c

	////*************POSITION FIX*****************/////

	idx++;  // reached the character to identify the fix
 8001b3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b40:	3301      	adds	r3, #1
 8001b42:	64fb      	str	r3, [r7, #76]	; 0x4c

	if ((GGA_buffer[idx] == '1') || (GGA_buffer[idx] == '2') || (GGA_buffer[idx] == '6'))   // 0 indicates no fix yet
 8001b44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	4413      	add	r3, r2
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b31      	cmp	r3, #49	; 0x31
 8001b4e:	d00b      	beq.n	8001b68 <GGA_decode+0x480>
 8001b50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	4413      	add	r3, r2
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	2b32      	cmp	r3, #50	; 0x32
 8001b5a:	d005      	beq.n	8001b68 <GGA_decode+0x480>
 8001b5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	4413      	add	r3, r2
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	2b36      	cmp	r3, #54	; 0x36
 8001b66:	d106      	bne.n	8001b76 <GGA_decode+0x48e>
	{
		GGA->quality_indicator = 1;   // fix available
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	629a      	str	r2, [r3, #40]	; 0x28
		idx++; // ',' after position fix
 8001b6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b70:	3301      	adds	r3, #1
 8001b72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b74:	e002      	b.n	8001b7c <GGA_decode+0x494>
	}
	else
	{
		GGA->quality_indicator = 0;   // If the fix is not available
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	629a      	str	r2, [r3, #40]	; 0x28
	}

	////*************NUMBER OF SATTELITES*****************/////
	idx++; // number of sattelites
 8001b7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b7e:	3301      	adds	r3, #1
 8001b80:	64fb      	str	r3, [r7, #76]	; 0x4c

	memset(data_buffer, '\0', 12); //memset is a function to fill a block of memory with a particular value.
 8001b82:	f107 030c 	add.w	r3, r7, #12
 8001b86:	220c      	movs	r2, #12
 8001b88:	2100      	movs	r1, #0
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f008 fb2e 	bl	800a1ec <memset>
	i=0; //resetting i
 8001b90:	2300      	movs	r3, #0
 8001b92:	64bb      	str	r3, [r7, #72]	; 0x48

	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 8001b94:	e00f      	b.n	8001bb6 <GGA_decode+0x4ce>
	{
		data_buffer[i]= GGA_buffer[idx];
 8001b96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	7819      	ldrb	r1, [r3, #0]
 8001b9e:	f107 020c 	add.w	r2, r7, #12
 8001ba2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ba4:	4413      	add	r3, r2
 8001ba6:	460a      	mov	r2, r1
 8001ba8:	701a      	strb	r2, [r3, #0]
		i++;
 8001baa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bac:	3301      	adds	r3, #1
 8001bae:	64bb      	str	r3, [r7, #72]	; 0x48
		idx++;
 8001bb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	64fb      	str	r3, [r7, #76]	; 0x4c
	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 8001bb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	4413      	add	r3, r2
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	2b2c      	cmp	r3, #44	; 0x2c
 8001bc0:	d1e9      	bne.n	8001b96 <GGA_decode+0x4ae>
	}
	GGA ->number_of_sattelites= atoi(data_buffer);
 8001bc2:	f107 030c 	add.w	r3, r7, #12
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f008 fab0 	bl	800a12c <atoi>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	62da      	str	r2, [r3, #44]	; 0x2c
	idx++; // ',' after number of sat
 8001bd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	64fb      	str	r3, [r7, #76]	; 0x4c

	////*************GET ALTITUDE*****************/////

	idx++;
 8001bd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bda:	3301      	adds	r3, #1
 8001bdc:	64fb      	str	r3, [r7, #76]	; 0x4c
	// reach the first number in altitude

	memset(data_buffer, '\0', 12); //memset is a function to fill a block of memory with a particular value.
 8001bde:	f107 030c 	add.w	r3, r7, #12
 8001be2:	220c      	movs	r2, #12
 8001be4:	2100      	movs	r1, #0
 8001be6:	4618      	mov	r0, r3
 8001be8:	f008 fb00 	bl	800a1ec <memset>
	i=0; //resetting i
 8001bec:	2300      	movs	r3, #0
 8001bee:	64bb      	str	r3, [r7, #72]	; 0x48

	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 8001bf0:	e00f      	b.n	8001c12 <GGA_decode+0x52a>
	{
		data_buffer[i]= GGA_buffer[idx];
 8001bf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	4413      	add	r3, r2
 8001bf8:	7819      	ldrb	r1, [r3, #0]
 8001bfa:	f107 020c 	add.w	r2, r7, #12
 8001bfe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c00:	4413      	add	r3, r2
 8001c02:	460a      	mov	r2, r1
 8001c04:	701a      	strb	r2, [r3, #0]
		i++;
 8001c06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c08:	3301      	adds	r3, #1
 8001c0a:	64bb      	str	r3, [r7, #72]	; 0x48
		idx++;
 8001c0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c0e:	3301      	adds	r3, #1
 8001c10:	64fb      	str	r3, [r7, #76]	; 0x4c
	while(GGA_buffer[idx] != ',') //copying the time data in a buffer
 8001c12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c14:	687a      	ldr	r2, [r7, #4]
 8001c16:	4413      	add	r3, r2
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	2b2c      	cmp	r3, #44	; 0x2c
 8001c1c:	d1e9      	bne.n	8001bf2 <GGA_decode+0x50a>
	}
	/*
	 * error for str length
	 */
	temp = (atoi(data_buffer));   // change the buffer to the number. It will only convert to integers
 8001c1e:	f107 030c 	add.w	r3, r7, #12
 8001c22:	4618      	mov	r0, r3
 8001c24:	f008 fa82 	bl	800a12c <atoi>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	85fb      	strh	r3, [r7, #46]	; 0x2e

	j = 0;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	647b      	str	r3, [r7, #68]	; 0x44

	/*
	 * counting the number of digits before the decimal
	 */
	while (data_buffer[j] != '.')
 8001c30:	e002      	b.n	8001c38 <GGA_decode+0x550>
	{
		j++;
 8001c32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c34:	3301      	adds	r3, #1
 8001c36:	647b      	str	r3, [r7, #68]	; 0x44
	while (data_buffer[j] != '.')
 8001c38:	f107 020c 	add.w	r2, r7, #12
 8001c3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c3e:	4413      	add	r3, r2
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	2b2e      	cmp	r3, #46	; 0x2e
 8001c44:	d1f5      	bne.n	8001c32 <GGA_decode+0x54a>
	}
	j++;
 8001c46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c48:	3301      	adds	r3, #1
 8001c4a:	647b      	str	r3, [r7, #68]	; 0x44

	decimal_length = (strlen(data_buffer))-j;  // calculate the number of digit after decimal
 8001c4c:	f107 030c 	add.w	r3, r7, #12
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7fe fabd 	bl	80001d0 <strlen>
 8001c56:	4602      	mov	r2, r0
 8001c58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	62bb      	str	r3, [r7, #40]	; 0x28

	decimal = atoi ((char *) data_buffer+j);  // separate the decimal numbers from the data_buffer
 8001c5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c60:	f107 020c 	add.w	r2, r7, #12
 8001c64:	4413      	add	r3, r2
 8001c66:	4618      	mov	r0, r3
 8001c68:	f008 fa60 	bl	800a12c <atoi>
 8001c6c:	6278      	str	r0, [r7, #36]	; 0x24
	 * altitude from NMEA is 1234.5678
	 * temp =1234 -> 12.34
	 * decimal= 5678 -> 0.005678
	 * altitude = 12.345678
	 */
	altitude = (temp/100)+(((temp-((temp/100)*100))+(decimal/pow(10, (decimal_length))))/60);
 8001c6e:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001c72:	4a39      	ldr	r2, [pc, #228]	; (8001d58 <GGA_decode+0x670>)
 8001c74:	fb82 1203 	smull	r1, r2, r2, r3
 8001c78:	1152      	asrs	r2, r2, #5
 8001c7a:	17db      	asrs	r3, r3, #31
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	b21b      	sxth	r3, r3
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7fe fc4f 	bl	8000524 <__aeabi_i2d>
 8001c86:	4604      	mov	r4, r0
 8001c88:	460d      	mov	r5, r1
 8001c8a:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8001c8e:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001c92:	4931      	ldr	r1, [pc, #196]	; (8001d58 <GGA_decode+0x670>)
 8001c94:	fb81 0103 	smull	r0, r1, r1, r3
 8001c98:	1149      	asrs	r1, r1, #5
 8001c9a:	17db      	asrs	r3, r3, #31
 8001c9c:	1acb      	subs	r3, r1, r3
 8001c9e:	b21b      	sxth	r3, r3
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8001ca6:	fb01 f303 	mul.w	r3, r1, r3
 8001caa:	4413      	add	r3, r2
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7fe fc39 	bl	8000524 <__aeabi_i2d>
 8001cb2:	4680      	mov	r8, r0
 8001cb4:	4689      	mov	r9, r1
 8001cb6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001cb8:	f7fe fc34 	bl	8000524 <__aeabi_i2d>
 8001cbc:	4682      	mov	sl, r0
 8001cbe:	468b      	mov	fp, r1
 8001cc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001cc2:	f7fe fc2f 	bl	8000524 <__aeabi_i2d>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	460b      	mov	r3, r1
 8001cca:	ec43 2b11 	vmov	d1, r2, r3
 8001cce:	ed9f 0b20 	vldr	d0, [pc, #128]	; 8001d50 <GGA_decode+0x668>
 8001cd2:	f00b fc29 	bl	800d528 <pow>
 8001cd6:	ec53 2b10 	vmov	r2, r3, d0
 8001cda:	4650      	mov	r0, sl
 8001cdc:	4659      	mov	r1, fp
 8001cde:	f7fe fdb5 	bl	800084c <__aeabi_ddiv>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	4640      	mov	r0, r8
 8001ce8:	4649      	mov	r1, r9
 8001cea:	f7fe facf 	bl	800028c <__adddf3>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	4610      	mov	r0, r2
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	f04f 0200 	mov.w	r2, #0
 8001cfa:	4b18      	ldr	r3, [pc, #96]	; (8001d5c <GGA_decode+0x674>)
 8001cfc:	f7fe fda6 	bl	800084c <__aeabi_ddiv>
 8001d00:	4602      	mov	r2, r0
 8001d02:	460b      	mov	r3, r1
 8001d04:	4620      	mov	r0, r4
 8001d06:	4629      	mov	r1, r5
 8001d08:	f7fe fac0 	bl	800028c <__adddf3>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	460b      	mov	r3, r1
 8001d10:	4610      	mov	r0, r2
 8001d12:	4619      	mov	r1, r3
 8001d14:	f7fe ff68 	bl	8000be8 <__aeabi_d2f>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	61bb      	str	r3, [r7, #24]

	GGA ->altitude.altitude = altitude;
 8001d1c:	69b8      	ldr	r0, [r7, #24]
 8001d1e:	f7fe fc13 	bl	8000548 <__aeabi_f2d>
 8001d22:	4602      	mov	r2, r0
 8001d24:	460b      	mov	r3, r1
 8001d26:	6839      	ldr	r1, [r7, #0]
 8001d28:	e9c1 2306 	strd	r2, r3, [r1, #24]

	////*************GET ALTITUDE DIRECTION*****************/////
	idx++; //altitude unit
 8001d2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d2e:	3301      	adds	r3, #1
 8001d30:	64fb      	str	r3, [r7, #76]	; 0x4c
	GGA ->altitude.meters = data_buffer[idx];
 8001d32:	f107 020c 	add.w	r2, r7, #12
 8001d36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d38:	4413      	add	r3, r2
 8001d3a:	781a      	ldrb	r2, [r3, #0]
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	f883 2020 	strb.w	r2, [r3, #32]




}
 8001d42:	bf00      	nop
 8001d44:	3750      	adds	r7, #80	; 0x50
 8001d46:	46bd      	mov	sp, r7
 8001d48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d4c:	f3af 8000 	nop.w
 8001d50:	00000000 	.word	0x00000000
 8001d54:	40240000 	.word	0x40240000
 8001d58:	51eb851f 	.word	0x51eb851f
 8001d5c:	404e0000 	.word	0x404e0000

08001d60 <RMC_decode>:

void RMC_decode(char *RMC_buffer, RMC_STRUCT *RMC)
{
 8001d60:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001d64:	b090      	sub	sp, #64	; 0x40
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
 8001d6a:	6039      	str	r1, [r7, #0]

	float speed;
	float course;


	int day=0;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	633b      	str	r3, [r7, #48]	; 0x30
	int month=0;
 8001d70:	2300      	movs	r3, #0
 8001d72:	62fb      	str	r3, [r7, #44]	; 0x2c
	int year=0;
 8001d74:	2300      	movs	r3, #0
 8001d76:	62bb      	str	r3, [r7, #40]	; 0x28

	int16_t temp;

	char data_buffer[12];
	int idx=0;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	63fb      	str	r3, [r7, #60]	; 0x3c
	int i = 0;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	63bb      	str	r3, [r7, #56]	; 0x38
	int j = 0;
 8001d80:	2300      	movs	r3, #0
 8001d82:	637b      	str	r3, [r7, #52]	; 0x34

	idx = 0;
 8001d84:	2300      	movs	r3, #0
 8001d86:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001d88:	e002      	b.n	8001d90 <RMC_decode+0x30>
	{
		idx++;  // 1st ','
 8001d8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001d90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	4413      	add	r3, r2
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	2b2c      	cmp	r3, #44	; 0x2c
 8001d9a:	d1f6      	bne.n	8001d8a <RMC_decode+0x2a>
	}

	idx++; //time
 8001d9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d9e:	3301      	adds	r3, #1
 8001da0:	63fb      	str	r3, [r7, #60]	; 0x3c


	memset(data_buffer, '\0', 12); //memset is a function to fill a block of memory with a particular value.
 8001da2:	f107 0308 	add.w	r3, r7, #8
 8001da6:	220c      	movs	r2, #12
 8001da8:	2100      	movs	r1, #0
 8001daa:	4618      	mov	r0, r3
 8001dac:	f008 fa1e 	bl	800a1ec <memset>
	i=0; //resetting i
 8001db0:	2300      	movs	r3, #0
 8001db2:	63bb      	str	r3, [r7, #56]	; 0x38

	while (RMC_buffer[idx] != ',')
 8001db4:	e002      	b.n	8001dbc <RMC_decode+0x5c>
	{
		idx++;  // ',' After time
 8001db6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001db8:	3301      	adds	r3, #1
 8001dba:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001dbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	4413      	add	r3, r2
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	2b2c      	cmp	r3, #44	; 0x2c
 8001dc6:	d1f6      	bne.n	8001db6 <RMC_decode+0x56>
	}

	idx++; //validity
 8001dc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dca:	3301      	adds	r3, #1
 8001dcc:	63fb      	str	r3, [r7, #60]	; 0x3c

	/*
	 *  'A' Indicates the data is valid
	 *  'V' indicates invalid data
	 */
	if (RMC_buffer[idx] == 'A')
 8001dce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	2b41      	cmp	r3, #65	; 0x41
 8001dd8:	d103      	bne.n	8001de2 <RMC_decode+0x82>
	{
		RMC->validity_status= 1;
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	2201      	movs	r2, #1
 8001dde:	60da      	str	r2, [r3, #12]
 8001de0:	e002      	b.n	8001de8 <RMC_decode+0x88>
	}
	else
	{
		RMC->validity_status =0;
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	2200      	movs	r2, #0
 8001de6:	60da      	str	r2, [r3, #12]
	}

	idx++; // ',' after validity
 8001de8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dea:	3301      	adds	r3, #1
 8001dec:	63fb      	str	r3, [r7, #60]	; 0x3c
	/*
	 * skipping these parameters as we got them from GGA
	 */

	idx++; //latitude
 8001dee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001df0:	3301      	adds	r3, #1
 8001df2:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001df4:	e002      	b.n	8001dfc <RMC_decode+0x9c>
	{
		idx++;  // ',' after latitude
 8001df6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001df8:	3301      	adds	r3, #1
 8001dfa:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001dfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dfe:	687a      	ldr	r2, [r7, #4]
 8001e00:	4413      	add	r3, r2
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	2b2c      	cmp	r3, #44	; 0x2c
 8001e06:	d1f6      	bne.n	8001df6 <RMC_decode+0x96>
	}
	idx++; //north or south
 8001e08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001e0e:	e002      	b.n	8001e16 <RMC_decode+0xb6>
	{
		idx++;  // ',' after north or south
 8001e10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e12:	3301      	adds	r3, #1
 8001e14:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001e16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e18:	687a      	ldr	r2, [r7, #4]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2b2c      	cmp	r3, #44	; 0x2c
 8001e20:	d1f6      	bne.n	8001e10 <RMC_decode+0xb0>
	}
	idx++; //longitude
 8001e22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e24:	3301      	adds	r3, #1
 8001e26:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001e28:	e002      	b.n	8001e30 <RMC_decode+0xd0>
	{
		idx++;  // ',' after longitude
 8001e2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001e30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	4413      	add	r3, r2
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2b2c      	cmp	r3, #44	; 0x2c
 8001e3a:	d1f6      	bne.n	8001e2a <RMC_decode+0xca>
	}
	idx++; //east or west
 8001e3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e3e:	3301      	adds	r3, #1
 8001e40:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001e42:	e002      	b.n	8001e4a <RMC_decode+0xea>
	{
		idx++;  // ',' after east or west
 8001e44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e46:	3301      	adds	r3, #1
 8001e48:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001e4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	4413      	add	r3, r2
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	2b2c      	cmp	r3, #44	; 0x2c
 8001e54:	d1f6      	bne.n	8001e44 <RMC_decode+0xe4>
	}

	/************************************************GET SPEED*****************************************************/
	idx++; // speed
 8001e56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e58:	3301      	adds	r3, #1
 8001e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
	memset(data_buffer, '\0', 12);
 8001e5c:	f107 0308 	add.w	r3, r7, #8
 8001e60:	220c      	movs	r2, #12
 8001e62:	2100      	movs	r1, #0
 8001e64:	4618      	mov	r0, r3
 8001e66:	f008 f9c1 	bl	800a1ec <memset>
	i=0;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	63bb      	str	r3, [r7, #56]	; 0x38

	while (RMC_buffer[idx] != ',')
 8001e6e:	e00f      	b.n	8001e90 <RMC_decode+0x130>
	{
		data_buffer[i] = RMC_buffer[idx];
 8001e70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	4413      	add	r3, r2
 8001e76:	7819      	ldrb	r1, [r3, #0]
 8001e78:	f107 0208 	add.w	r2, r7, #8
 8001e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e7e:	4413      	add	r3, r2
 8001e80:	460a      	mov	r2, r1
 8001e82:	701a      	strb	r2, [r3, #0]
		i++;
 8001e84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e86:	3301      	adds	r3, #1
 8001e88:	63bb      	str	r3, [r7, #56]	; 0x38
		idx++;
 8001e8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001e90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	4413      	add	r3, r2
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	2b2c      	cmp	r3, #44	; 0x2c
 8001e9a:	d1e9      	bne.n	8001e70 <RMC_decode+0x110>
	}

	//// if the speed have some data
	if (strlen (data_buffer) > 0)
 8001e9c:	f107 0308 	add.w	r3, r7, #8
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d06e      	beq.n	8001f84 <RMC_decode+0x224>
	{
		temp = (atoi(data_buffer));  // convert the data into the number
 8001ea6:	f107 0308 	add.w	r3, r7, #8
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f008 f93e 	bl	800a12c <atoi>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	84fb      	strh	r3, [r7, #38]	; 0x26
		j = 0;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	637b      	str	r3, [r7, #52]	; 0x34
		while (data_buffer[j] != '.')
 8001eb8:	e002      	b.n	8001ec0 <RMC_decode+0x160>
		{
			j++;   // same as above
 8001eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	637b      	str	r3, [r7, #52]	; 0x34
		while (data_buffer[j] != '.')
 8001ec0:	f107 0208 	add.w	r2, r7, #8
 8001ec4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ec6:	4413      	add	r3, r2
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	2b2e      	cmp	r3, #46	; 0x2e
 8001ecc:	d1f5      	bne.n	8001eba <RMC_decode+0x15a>
		}
		j++;
 8001ece:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	637b      	str	r3, [r7, #52]	; 0x34

		decimal_length = (strlen(data_buffer))-j;
 8001ed4:	f107 0308 	add.w	r3, r7, #8
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7fe f979 	bl	80001d0 <strlen>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	623b      	str	r3, [r7, #32]
		decimal = atoi ((char *) data_buffer+j);
 8001ee6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ee8:	f107 0208 	add.w	r2, r7, #8
 8001eec:	4413      	add	r3, r2
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f008 f91c 	bl	800a12c <atoi>
 8001ef4:	61f8      	str	r0, [r7, #28]

		speed = temp + (decimal/pow(10, (decimal_length)));
 8001ef6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7fe fb12 	bl	8000524 <__aeabi_i2d>
 8001f00:	4604      	mov	r4, r0
 8001f02:	460d      	mov	r5, r1
 8001f04:	69f8      	ldr	r0, [r7, #28]
 8001f06:	f7fe fb0d 	bl	8000524 <__aeabi_i2d>
 8001f0a:	4680      	mov	r8, r0
 8001f0c:	4689      	mov	r9, r1
 8001f0e:	6a38      	ldr	r0, [r7, #32]
 8001f10:	f7fe fb08 	bl	8000524 <__aeabi_i2d>
 8001f14:	4602      	mov	r2, r0
 8001f16:	460b      	mov	r3, r1
 8001f18:	ec43 2b11 	vmov	d1, r2, r3
 8001f1c:	ed9f 0b88 	vldr	d0, [pc, #544]	; 8002140 <RMC_decode+0x3e0>
 8001f20:	f00b fb02 	bl	800d528 <pow>
 8001f24:	ec53 2b10 	vmov	r2, r3, d0
 8001f28:	4640      	mov	r0, r8
 8001f2a:	4649      	mov	r1, r9
 8001f2c:	f7fe fc8e 	bl	800084c <__aeabi_ddiv>
 8001f30:	4602      	mov	r2, r0
 8001f32:	460b      	mov	r3, r1
 8001f34:	4620      	mov	r0, r4
 8001f36:	4629      	mov	r1, r5
 8001f38:	f7fe f9a8 	bl	800028c <__adddf3>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	4610      	mov	r0, r2
 8001f42:	4619      	mov	r1, r3
 8001f44:	f7fe fe50 	bl	8000be8 <__aeabi_d2f>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	61bb      	str	r3, [r7, #24]

		RMC->speed_over_gnd = floor(speed*2.1);
 8001f4c:	69b8      	ldr	r0, [r7, #24]
 8001f4e:	f7fe fafb 	bl	8000548 <__aeabi_f2d>
 8001f52:	a37f      	add	r3, pc, #508	; (adr r3, 8002150 <RMC_decode+0x3f0>)
 8001f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f58:	f7fe fb4e 	bl	80005f8 <__aeabi_dmul>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	460b      	mov	r3, r1
 8001f60:	ec43 2b17 	vmov	d7, r2, r3
 8001f64:	eeb0 0a47 	vmov.f32	s0, s14
 8001f68:	eef0 0a67 	vmov.f32	s1, s15
 8001f6c:	f00b fa5c 	bl	800d428 <floor>
 8001f70:	ec53 2b10 	vmov	r2, r3, d0
 8001f74:	4610      	mov	r0, r2
 8001f76:	4619      	mov	r1, r3
 8001f78:	f7fe fe36 	bl	8000be8 <__aeabi_d2f>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	611a      	str	r2, [r3, #16]
 8001f82:	e003      	b.n	8001f8c <RMC_decode+0x22c>
	}

	else RMC->speed_over_gnd = 0;
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	f04f 0200 	mov.w	r2, #0
 8001f8a:	611a      	str	r2, [r3, #16]

	/************************************************GET COURSE*****************************************************/
	idx++; // ','speed
 8001f8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f8e:	3301      	adds	r3, #1
 8001f90:	63fb      	str	r3, [r7, #60]	; 0x3c
//	memset(data_buffer, '\0', 12);
//	i=0;

	while (RMC_buffer[idx] != ',')
 8001f92:	e002      	b.n	8001f9a <RMC_decode+0x23a>
	{
//		data_buffer[i] = RMC_buffer[idx];
//		i++;
		idx++;
 8001f94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f96:	3301      	adds	r3, #1
 8001f98:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMC_buffer[idx] != ',')
 8001f9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	4413      	add	r3, r2
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	2b2c      	cmp	r3, #44	; 0x2c
 8001fa4:	d1f6      	bne.n	8001f94 <RMC_decode+0x234>
	}

	// if the speed have some data
	if (strlen (data_buffer) > 0)
 8001fa6:	f107 0308 	add.w	r3, r7, #8
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d05b      	beq.n	8002068 <RMC_decode+0x308>
	{
		temp = (atoi(data_buffer));  // convert the data into the number
 8001fb0:	f107 0308 	add.w	r3, r7, #8
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f008 f8b9 	bl	800a12c <atoi>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	84fb      	strh	r3, [r7, #38]	; 0x26
		j = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	637b      	str	r3, [r7, #52]	; 0x34
		while (data_buffer[j] != '.')
 8001fc2:	e002      	b.n	8001fca <RMC_decode+0x26a>
		{
			j++;   // same as above
 8001fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	637b      	str	r3, [r7, #52]	; 0x34
		while (data_buffer[j] != '.')
 8001fca:	f107 0208 	add.w	r2, r7, #8
 8001fce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fd0:	4413      	add	r3, r2
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	2b2e      	cmp	r3, #46	; 0x2e
 8001fd6:	d1f5      	bne.n	8001fc4 <RMC_decode+0x264>
		}
		j++;
 8001fd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fda:	3301      	adds	r3, #1
 8001fdc:	637b      	str	r3, [r7, #52]	; 0x34

		decimal_length = (strlen(data_buffer))-j;
 8001fde:	f107 0308 	add.w	r3, r7, #8
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7fe f8f4 	bl	80001d0 <strlen>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	623b      	str	r3, [r7, #32]
		decimal = atoi ((char *) data_buffer+j);
 8001ff0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ff2:	f107 0208 	add.w	r2, r7, #8
 8001ff6:	4413      	add	r3, r2
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f008 f897 	bl	800a12c <atoi>
 8001ffe:	61f8      	str	r0, [r7, #28]

		course = temp + (decimal/pow(10, (decimal_length)));
 8002000:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8002004:	4618      	mov	r0, r3
 8002006:	f7fe fa8d 	bl	8000524 <__aeabi_i2d>
 800200a:	4604      	mov	r4, r0
 800200c:	460d      	mov	r5, r1
 800200e:	69f8      	ldr	r0, [r7, #28]
 8002010:	f7fe fa88 	bl	8000524 <__aeabi_i2d>
 8002014:	4680      	mov	r8, r0
 8002016:	4689      	mov	r9, r1
 8002018:	6a38      	ldr	r0, [r7, #32]
 800201a:	f7fe fa83 	bl	8000524 <__aeabi_i2d>
 800201e:	4602      	mov	r2, r0
 8002020:	460b      	mov	r3, r1
 8002022:	ec43 2b11 	vmov	d1, r2, r3
 8002026:	ed9f 0b46 	vldr	d0, [pc, #280]	; 8002140 <RMC_decode+0x3e0>
 800202a:	f00b fa7d 	bl	800d528 <pow>
 800202e:	ec53 2b10 	vmov	r2, r3, d0
 8002032:	4640      	mov	r0, r8
 8002034:	4649      	mov	r1, r9
 8002036:	f7fe fc09 	bl	800084c <__aeabi_ddiv>
 800203a:	4602      	mov	r2, r0
 800203c:	460b      	mov	r3, r1
 800203e:	4620      	mov	r0, r4
 8002040:	4629      	mov	r1, r5
 8002042:	f7fe f923 	bl	800028c <__adddf3>
 8002046:	4602      	mov	r2, r0
 8002048:	460b      	mov	r3, r1
 800204a:	4610      	mov	r0, r2
 800204c:	4619      	mov	r1, r3
 800204e:	f7fe fdcb 	bl	8000be8 <__aeabi_d2f>
 8002052:	4603      	mov	r3, r0
 8002054:	617b      	str	r3, [r7, #20]

		RMC->course_over_gnd = course;
 8002056:	edd7 7a05 	vldr	s15, [r7, #20]
 800205a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800205e:	ee17 2a90 	vmov	r2, s15
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	615a      	str	r2, [r3, #20]
 8002066:	e002      	b.n	800206e <RMC_decode+0x30e>
	}

	else RMC->course_over_gnd = 0;
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	2200      	movs	r2, #0
 800206c:	615a      	str	r2, [r3, #20]

	////****************************************GET DATE************************************************/////

	idx++;
 800206e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002070:	3301      	adds	r3, #1
 8002072:	63fb      	str	r3, [r7, #60]	; 0x3c

	// reach the first number in time
	i=0; //resetting i
 8002074:	2300      	movs	r3, #0
 8002076:	63bb      	str	r3, [r7, #56]	; 0x38

	memset(data_buffer, '\0', 12); //memset is a function to fill a block of memory with a particular value.
 8002078:	f107 0308 	add.w	r3, r7, #8
 800207c:	220c      	movs	r2, #12
 800207e:	2100      	movs	r1, #0
 8002080:	4618      	mov	r0, r3
 8002082:	f008 f8b3 	bl	800a1ec <memset>

	while(RMC_buffer[idx] != ',') //copying the time data in a buffer
 8002086:	e00f      	b.n	80020a8 <RMC_decode+0x348>
	{
		data_buffer[i]= RMC_buffer[idx];
 8002088:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	4413      	add	r3, r2
 800208e:	7819      	ldrb	r1, [r3, #0]
 8002090:	f107 0208 	add.w	r2, r7, #8
 8002094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002096:	4413      	add	r3, r2
 8002098:	460a      	mov	r2, r1
 800209a:	701a      	strb	r2, [r3, #0]
		i++;
 800209c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800209e:	3301      	adds	r3, #1
 80020a0:	63bb      	str	r3, [r7, #56]	; 0x38
		idx++;
 80020a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020a4:	3301      	adds	r3, #1
 80020a6:	63fb      	str	r3, [r7, #60]	; 0x3c
	while(RMC_buffer[idx] != ',') //copying the time data in a buffer
 80020a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	4413      	add	r3, r2
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	2b2c      	cmp	r3, #44	; 0x2c
 80020b2:	d1e9      	bne.n	8002088 <RMC_decode+0x328>
	/*
	 * ex.
	 * date:131222
	 */

	day = atoi(data_buffer)/10000;   // get 13
 80020b4:	f107 0308 	add.w	r3, r7, #8
 80020b8:	4618      	mov	r0, r3
 80020ba:	f008 f837 	bl	800a12c <atoi>
 80020be:	4603      	mov	r3, r0
 80020c0:	4a21      	ldr	r2, [pc, #132]	; (8002148 <RMC_decode+0x3e8>)
 80020c2:	fb82 1203 	smull	r1, r2, r2, r3
 80020c6:	1312      	asrs	r2, r2, #12
 80020c8:	17db      	asrs	r3, r3, #31
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	633b      	str	r3, [r7, #48]	; 0x30

	month = ((atoi(data_buffer)/100)%100);  // get 12
 80020ce:	f107 0308 	add.w	r3, r7, #8
 80020d2:	4618      	mov	r0, r3
 80020d4:	f008 f82a 	bl	800a12c <atoi>
 80020d8:	4603      	mov	r3, r0
 80020da:	4a1c      	ldr	r2, [pc, #112]	; (800214c <RMC_decode+0x3ec>)
 80020dc:	fb82 1203 	smull	r1, r2, r2, r3
 80020e0:	1152      	asrs	r2, r2, #5
 80020e2:	17db      	asrs	r3, r3, #31
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	4a19      	ldr	r2, [pc, #100]	; (800214c <RMC_decode+0x3ec>)
 80020e8:	fb82 1203 	smull	r1, r2, r2, r3
 80020ec:	1151      	asrs	r1, r2, #5
 80020ee:	17da      	asrs	r2, r3, #31
 80020f0:	1a8a      	subs	r2, r1, r2
 80020f2:	2164      	movs	r1, #100	; 0x64
 80020f4:	fb01 f202 	mul.w	r2, r1, r2
 80020f8:	1a9b      	subs	r3, r3, r2
 80020fa:	62fb      	str	r3, [r7, #44]	; 0x2c

	year = (atoi(data_buffer)%100); //get 22
 80020fc:	f107 0308 	add.w	r3, r7, #8
 8002100:	4618      	mov	r0, r3
 8002102:	f008 f813 	bl	800a12c <atoi>
 8002106:	4603      	mov	r3, r0
 8002108:	4a10      	ldr	r2, [pc, #64]	; (800214c <RMC_decode+0x3ec>)
 800210a:	fb82 1203 	smull	r1, r2, r2, r3
 800210e:	1151      	asrs	r1, r2, #5
 8002110:	17da      	asrs	r2, r3, #31
 8002112:	1a8a      	subs	r2, r1, r2
 8002114:	2164      	movs	r1, #100	; 0x64
 8002116:	fb01 f202 	mul.w	r2, r1, r2
 800211a:	1a9b      	subs	r3, r3, r2
 800211c:	62bb      	str	r3, [r7, #40]	; 0x28

	RMC->date.day=day;
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002122:	601a      	str	r2, [r3, #0]
	RMC->date.month=month;
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002128:	605a      	str	r2, [r3, #4]
	RMC->date.year=year;
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800212e:	609a      	str	r2, [r3, #8]

}
 8002130:	bf00      	nop
 8002132:	3740      	adds	r7, #64	; 0x40
 8002134:	46bd      	mov	sp, r7
 8002136:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800213a:	bf00      	nop
 800213c:	f3af 8000 	nop.w
 8002140:	00000000 	.word	0x00000000
 8002144:	40240000 	.word	0x40240000
 8002148:	68db8bad 	.word	0x68db8bad
 800214c:	51eb851f 	.word	0x51eb851f
 8002150:	cccccccd 	.word	0xcccccccd
 8002154:	4000cccc 	.word	0x4000cccc

08002158 <HAL_UARTEx_RxEventCallback>:


/*buffer to receive data */
uint8_t g_usart1_rx_buf[USART_BUF_SIZE] = { 0 };
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
 8002160:	460b      	mov	r3, r1
 8002162:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a16      	ldr	r2, [pc, #88]	; (80021c4 <HAL_UARTEx_RxEventCallback+0x6c>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d110      	bne.n	8002190 <HAL_UARTEx_RxEventCallback+0x38>
	{
		Flag=1;
 800216e:	4b16      	ldr	r3, [pc, #88]	; (80021c8 <HAL_UARTEx_RxEventCallback+0x70>)
 8002170:	2201      	movs	r2, #1
 8002172:	601a      	str	r2, [r3, #0]
		/* start the DMA again */
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, (uint8_t *) RxBuf, RxBuf_SIZE);
 8002174:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002178:	4914      	ldr	r1, [pc, #80]	; (80021cc <HAL_UARTEx_RxEventCallback+0x74>)
 800217a:	4815      	ldr	r0, [pc, #84]	; (80021d0 <HAL_UARTEx_RxEventCallback+0x78>)
 800217c:	f004 f8f3 	bl	8006366 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8002180:	4b14      	ldr	r3, [pc, #80]	; (80021d4 <HAL_UARTEx_RxEventCallback+0x7c>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	4b13      	ldr	r3, [pc, #76]	; (80021d4 <HAL_UARTEx_RxEventCallback+0x7c>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f022 0208 	bic.w	r2, r2, #8
 800218e:	601a      	str	r2, [r3, #0]
	}
	if (huart->Instance == USART3)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a10      	ldr	r2, [pc, #64]	; (80021d8 <HAL_UARTEx_RxEventCallback+0x80>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d10f      	bne.n	80021ba <HAL_UARTEx_RxEventCallback+0x62>
	{
		Flag_Rec=1;
 800219a:	4b10      	ldr	r3, [pc, #64]	; (80021dc <HAL_UARTEx_RxEventCallback+0x84>)
 800219c:	2201      	movs	r2, #1
 800219e:	601a      	str	r2, [r3, #0]
		/* start the DMA again */
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, (uint8_t *) rx_data, sizeof(rx_data));
 80021a0:	220a      	movs	r2, #10
 80021a2:	490f      	ldr	r1, [pc, #60]	; (80021e0 <HAL_UARTEx_RxEventCallback+0x88>)
 80021a4:	480f      	ldr	r0, [pc, #60]	; (80021e4 <HAL_UARTEx_RxEventCallback+0x8c>)
 80021a6:	f004 f8de 	bl	8006366 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 80021aa:	4b0f      	ldr	r3, [pc, #60]	; (80021e8 <HAL_UARTEx_RxEventCallback+0x90>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	4b0d      	ldr	r3, [pc, #52]	; (80021e8 <HAL_UARTEx_RxEventCallback+0x90>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f022 0208 	bic.w	r2, r2, #8
 80021b8:	601a      	str	r2, [r3, #0]

	}
}
 80021ba:	bf00      	nop
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	40004400 	.word	0x40004400
 80021c8:	20000908 	.word	0x20000908
 80021cc:	200004f8 	.word	0x200004f8
 80021d0:	200002d8 	.word	0x200002d8
 80021d4:	200003c0 	.word	0x200003c0
 80021d8:	40004800 	.word	0x40004800
 80021dc:	20000b18 	.word	0x20000b18
 80021e0:	20000b0c 	.word	0x20000b0c
 80021e4:	2000031c 	.word	0x2000031c
 80021e8:	20000480 	.word	0x20000480

080021ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021f0:	f001 fb32 	bl	8003858 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021f4:	f000 f8ae 	bl	8002354 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021f8:	f000 fa64 	bl	80026c4 <MX_GPIO_Init>
  MX_DMA_Init();
 80021fc:	f000 fa1c 	bl	8002638 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002200:	f000 f99c 	bl	800253c <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8002204:	f000 f910 	bl	8002428 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8002208:	f000 f9c2 	bl	8002590 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800220c:	f000 f9ea 	bl	80025e4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxBuf, RxBuf_SIZE);
 8002210:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002214:	4933      	ldr	r1, [pc, #204]	; (80022e4 <main+0xf8>)
 8002216:	4834      	ldr	r0, [pc, #208]	; (80022e8 <main+0xfc>)
 8002218:	f004 f8a5 	bl	8006366 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 800221c:	4b33      	ldr	r3, [pc, #204]	; (80022ec <main+0x100>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	4b32      	ldr	r3, [pc, #200]	; (80022ec <main+0x100>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f022 0208 	bic.w	r2, r2, #8
 800222a:	601a      	str	r2, [r3, #0]

	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rx_data, sizeof(rx_data));
 800222c:	220a      	movs	r2, #10
 800222e:	4930      	ldr	r1, [pc, #192]	; (80022f0 <main+0x104>)
 8002230:	4830      	ldr	r0, [pc, #192]	; (80022f4 <main+0x108>)
 8002232:	f004 f898 	bl	8006366 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 8002236:	4b30      	ldr	r3, [pc, #192]	; (80022f8 <main+0x10c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	4b2e      	ldr	r3, [pc, #184]	; (80022f8 <main+0x10c>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f022 0208 	bic.w	r2, r2, #8
 8002244:	601a      	str	r2, [r3, #0]
	LCD_init(); /* Initialize the LCD */
 8002246:	f7fe fea1 	bl	8000f8c <LCD_init>
	LCD_displayStringRowColumn(0,0,"STM LCD Driver");
 800224a:	4a2c      	ldr	r2, [pc, #176]	; (80022fc <main+0x110>)
 800224c:	2100      	movs	r1, #0
 800224e:	2000      	movs	r0, #0
 8002250:	f7fe ff88 	bl	8001164 <LCD_displayStringRowColumn>
	LCD_displayStringRowColumn(1,3,"GRAD PROJECT");
 8002254:	4a2a      	ldr	r2, [pc, #168]	; (8002300 <main+0x114>)
 8002256:	2103      	movs	r1, #3
 8002258:	2001      	movs	r0, #1
 800225a:	f7fe ff83 	bl	8001164 <LCD_displayStringRowColumn>
	HAL_Delay(400); /* wait four seconds */
 800225e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002262:	f001 fb3b 	bl	80038dc <HAL_Delay>

	LCD_clearScreen(); /* clear the LCD display */
 8002266:	f7fe ff92 	bl	800118e <LCD_clearScreen>
	LCD_displayString(" ");
 800226a:	4826      	ldr	r0, [pc, #152]	; (8002304 <main+0x118>)
 800226c:	f7fe ff32 	bl	80010d4 <LCD_displayString>
	LCD_displayStringRowColumn(1,3,"4-Bit Mode");
 8002270:	4a25      	ldr	r2, [pc, #148]	; (8002308 <main+0x11c>)
 8002272:	2103      	movs	r1, #3
 8002274:	2001      	movs	r0, #1
 8002276:	f7fe ff75 	bl	8001164 <LCD_displayStringRowColumn>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800227a:	f005 fa05 	bl	8007688 <osKernelInitialize>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of LidarREAD */
  LidarREADHandle = osThreadNew(StartLidarREAD, NULL, &LidarREAD_attributes);
 800227e:	4a23      	ldr	r2, [pc, #140]	; (800230c <main+0x120>)
 8002280:	2100      	movs	r1, #0
 8002282:	4823      	ldr	r0, [pc, #140]	; (8002310 <main+0x124>)
 8002284:	f005 fa4a 	bl	800771c <osThreadNew>
 8002288:	4603      	mov	r3, r0
 800228a:	4a22      	ldr	r2, [pc, #136]	; (8002314 <main+0x128>)
 800228c:	6013      	str	r3, [r2, #0]

  /* creation of TakeAction_Lida */
  TakeAction_LidaHandle = osThreadNew(Start_TakeAction_Lidar, NULL, &TakeAction_Lida_attributes);
 800228e:	4a22      	ldr	r2, [pc, #136]	; (8002318 <main+0x12c>)
 8002290:	2100      	movs	r1, #0
 8002292:	4822      	ldr	r0, [pc, #136]	; (800231c <main+0x130>)
 8002294:	f005 fa42 	bl	800771c <osThreadNew>
 8002298:	4603      	mov	r3, r0
 800229a:	4a21      	ldr	r2, [pc, #132]	; (8002320 <main+0x134>)
 800229c:	6013      	str	r3, [r2, #0]

  /* creation of Ultrasonic_Read */
  Ultrasonic_ReadHandle = osThreadNew(Start_Ultrasonic_Read, NULL, &Ultrasonic_Read_attributes);
 800229e:	4a21      	ldr	r2, [pc, #132]	; (8002324 <main+0x138>)
 80022a0:	2100      	movs	r1, #0
 80022a2:	4821      	ldr	r0, [pc, #132]	; (8002328 <main+0x13c>)
 80022a4:	f005 fa3a 	bl	800771c <osThreadNew>
 80022a8:	4603      	mov	r3, r0
 80022aa:	4a20      	ldr	r2, [pc, #128]	; (800232c <main+0x140>)
 80022ac:	6013      	str	r3, [r2, #0]

  /* creation of GPS */
  GPSHandle = osThreadNew(Start_GPS, NULL, &GPS_attributes);
 80022ae:	4a20      	ldr	r2, [pc, #128]	; (8002330 <main+0x144>)
 80022b0:	2100      	movs	r1, #0
 80022b2:	4820      	ldr	r0, [pc, #128]	; (8002334 <main+0x148>)
 80022b4:	f005 fa32 	bl	800771c <osThreadNew>
 80022b8:	4603      	mov	r3, r0
 80022ba:	4a1f      	ldr	r2, [pc, #124]	; (8002338 <main+0x14c>)
 80022bc:	6013      	str	r3, [r2, #0]

  /* creation of Send_Data */
  Send_DataHandle = osThreadNew(StartTask06, NULL, &Send_Data_attributes);
 80022be:	4a1f      	ldr	r2, [pc, #124]	; (800233c <main+0x150>)
 80022c0:	2100      	movs	r1, #0
 80022c2:	481f      	ldr	r0, [pc, #124]	; (8002340 <main+0x154>)
 80022c4:	f005 fa2a 	bl	800771c <osThreadNew>
 80022c8:	4603      	mov	r3, r0
 80022ca:	4a1e      	ldr	r2, [pc, #120]	; (8002344 <main+0x158>)
 80022cc:	6013      	str	r3, [r2, #0]

  /* creation of Rec_Data */
  Rec_DataHandle = osThreadNew(Start_Rec_Transmit, NULL, &Rec_Data_attributes);
 80022ce:	4a1e      	ldr	r2, [pc, #120]	; (8002348 <main+0x15c>)
 80022d0:	2100      	movs	r1, #0
 80022d2:	481e      	ldr	r0, [pc, #120]	; (800234c <main+0x160>)
 80022d4:	f005 fa22 	bl	800771c <osThreadNew>
 80022d8:	4603      	mov	r3, r0
 80022da:	4a1d      	ldr	r2, [pc, #116]	; (8002350 <main+0x164>)
 80022dc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80022de:	f005 f9f7 	bl	80076d0 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80022e2:	e7fe      	b.n	80022e2 <main+0xf6>
 80022e4:	200004f8 	.word	0x200004f8
 80022e8:	200002d8 	.word	0x200002d8
 80022ec:	200003c0 	.word	0x200003c0
 80022f0:	20000b0c 	.word	0x20000b0c
 80022f4:	2000031c 	.word	0x2000031c
 80022f8:	20000480 	.word	0x20000480
 80022fc:	0800e3c0 	.word	0x0800e3c0
 8002300:	0800e3d0 	.word	0x0800e3d0
 8002304:	0800e3e0 	.word	0x0800e3e0
 8002308:	0800e3e4 	.word	0x0800e3e4
 800230c:	0800e580 	.word	0x0800e580
 8002310:	0800286d 	.word	0x0800286d
 8002314:	200004e0 	.word	0x200004e0
 8002318:	0800e5a4 	.word	0x0800e5a4
 800231c:	080028e9 	.word	0x080028e9
 8002320:	200004e4 	.word	0x200004e4
 8002324:	0800e5c8 	.word	0x0800e5c8
 8002328:	08002995 	.word	0x08002995
 800232c:	200004e8 	.word	0x200004e8
 8002330:	0800e5ec 	.word	0x0800e5ec
 8002334:	080029cd 	.word	0x080029cd
 8002338:	200004ec 	.word	0x200004ec
 800233c:	0800e610 	.word	0x0800e610
 8002340:	08002b51 	.word	0x08002b51
 8002344:	200004f0 	.word	0x200004f0
 8002348:	0800e634 	.word	0x0800e634
 800234c:	08002cb5 	.word	0x08002cb5
 8002350:	200004f4 	.word	0x200004f4

08002354 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b094      	sub	sp, #80	; 0x50
 8002358:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800235a:	f107 0320 	add.w	r3, r7, #32
 800235e:	2230      	movs	r2, #48	; 0x30
 8002360:	2100      	movs	r1, #0
 8002362:	4618      	mov	r0, r3
 8002364:	f007 ff42 	bl	800a1ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002368:	f107 030c 	add.w	r3, r7, #12
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	609a      	str	r2, [r3, #8]
 8002374:	60da      	str	r2, [r3, #12]
 8002376:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002378:	2300      	movs	r3, #0
 800237a:	60bb      	str	r3, [r7, #8]
 800237c:	4b28      	ldr	r3, [pc, #160]	; (8002420 <SystemClock_Config+0xcc>)
 800237e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002380:	4a27      	ldr	r2, [pc, #156]	; (8002420 <SystemClock_Config+0xcc>)
 8002382:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002386:	6413      	str	r3, [r2, #64]	; 0x40
 8002388:	4b25      	ldr	r3, [pc, #148]	; (8002420 <SystemClock_Config+0xcc>)
 800238a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002390:	60bb      	str	r3, [r7, #8]
 8002392:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002394:	2300      	movs	r3, #0
 8002396:	607b      	str	r3, [r7, #4]
 8002398:	4b22      	ldr	r3, [pc, #136]	; (8002424 <SystemClock_Config+0xd0>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a21      	ldr	r2, [pc, #132]	; (8002424 <SystemClock_Config+0xd0>)
 800239e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023a2:	6013      	str	r3, [r2, #0]
 80023a4:	4b1f      	ldr	r3, [pc, #124]	; (8002424 <SystemClock_Config+0xd0>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023ac:	607b      	str	r3, [r7, #4]
 80023ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80023b0:	2301      	movs	r3, #1
 80023b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80023b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023b8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023ba:	2302      	movs	r3, #2
 80023bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80023be:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80023c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80023c4:	2304      	movs	r3, #4
 80023c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80023c8:	23a8      	movs	r3, #168	; 0xa8
 80023ca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023cc:	2302      	movs	r3, #2
 80023ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80023d0:	2304      	movs	r3, #4
 80023d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023d4:	f107 0320 	add.w	r3, r7, #32
 80023d8:	4618      	mov	r0, r3
 80023da:	f002 f955 	bl	8004688 <HAL_RCC_OscConfig>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80023e4:	f000 fdf2 	bl	8002fcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023e8:	230f      	movs	r3, #15
 80023ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023ec:	2302      	movs	r3, #2
 80023ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023f0:	2300      	movs	r3, #0
 80023f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80023f4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80023f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80023fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002400:	f107 030c 	add.w	r3, r7, #12
 8002404:	2105      	movs	r1, #5
 8002406:	4618      	mov	r0, r3
 8002408:	f002 fbb6 	bl	8004b78 <HAL_RCC_ClockConfig>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002412:	f000 fddb 	bl	8002fcc <Error_Handler>
  }
}
 8002416:	bf00      	nop
 8002418:	3750      	adds	r7, #80	; 0x50
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	40023800 	.word	0x40023800
 8002424:	40007000 	.word	0x40007000

08002428 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b08a      	sub	sp, #40	; 0x28
 800242c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800242e:	f107 0318 	add.w	r3, r7, #24
 8002432:	2200      	movs	r2, #0
 8002434:	601a      	str	r2, [r3, #0]
 8002436:	605a      	str	r2, [r3, #4]
 8002438:	609a      	str	r2, [r3, #8]
 800243a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800243c:	f107 0310 	add.w	r3, r7, #16
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002446:	463b      	mov	r3, r7
 8002448:	2200      	movs	r2, #0
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	605a      	str	r2, [r3, #4]
 800244e:	609a      	str	r2, [r3, #8]
 8002450:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002452:	4b38      	ldr	r3, [pc, #224]	; (8002534 <MX_TIM1_Init+0x10c>)
 8002454:	4a38      	ldr	r2, [pc, #224]	; (8002538 <MX_TIM1_Init+0x110>)
 8002456:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 8002458:	4b36      	ldr	r3, [pc, #216]	; (8002534 <MX_TIM1_Init+0x10c>)
 800245a:	22a7      	movs	r2, #167	; 0xa7
 800245c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800245e:	4b35      	ldr	r3, [pc, #212]	; (8002534 <MX_TIM1_Init+0x10c>)
 8002460:	2200      	movs	r2, #0
 8002462:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 8002464:	4b33      	ldr	r3, [pc, #204]	; (8002534 <MX_TIM1_Init+0x10c>)
 8002466:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800246a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800246c:	4b31      	ldr	r3, [pc, #196]	; (8002534 <MX_TIM1_Init+0x10c>)
 800246e:	2200      	movs	r2, #0
 8002470:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002472:	4b30      	ldr	r3, [pc, #192]	; (8002534 <MX_TIM1_Init+0x10c>)
 8002474:	2200      	movs	r2, #0
 8002476:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002478:	4b2e      	ldr	r3, [pc, #184]	; (8002534 <MX_TIM1_Init+0x10c>)
 800247a:	2200      	movs	r2, #0
 800247c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800247e:	482d      	ldr	r0, [pc, #180]	; (8002534 <MX_TIM1_Init+0x10c>)
 8002480:	f002 fdcc 	bl	800501c <HAL_TIM_Base_Init>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 800248a:	f000 fd9f 	bl	8002fcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800248e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002492:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002494:	f107 0318 	add.w	r3, r7, #24
 8002498:	4619      	mov	r1, r3
 800249a:	4826      	ldr	r0, [pc, #152]	; (8002534 <MX_TIM1_Init+0x10c>)
 800249c:	f003 f9a4 	bl	80057e8 <HAL_TIM_ConfigClockSource>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80024a6:	f000 fd91 	bl	8002fcc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80024aa:	4822      	ldr	r0, [pc, #136]	; (8002534 <MX_TIM1_Init+0x10c>)
 80024ac:	f002 fe76 	bl	800519c <HAL_TIM_IC_Init>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80024b6:	f000 fd89 	bl	8002fcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024ba:	2300      	movs	r3, #0
 80024bc:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024be:	2300      	movs	r3, #0
 80024c0:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024c2:	f107 0310 	add.w	r3, r7, #16
 80024c6:	4619      	mov	r1, r3
 80024c8:	481a      	ldr	r0, [pc, #104]	; (8002534 <MX_TIM1_Init+0x10c>)
 80024ca:	f003 fd41 	bl	8005f50 <HAL_TIMEx_MasterConfigSynchronization>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 80024d4:	f000 fd7a 	bl	8002fcc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80024d8:	2300      	movs	r3, #0
 80024da:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80024dc:	2301      	movs	r3, #1
 80024de:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80024e0:	2300      	movs	r3, #0
 80024e2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80024e4:	2300      	movs	r3, #0
 80024e6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80024e8:	463b      	mov	r3, r7
 80024ea:	2200      	movs	r2, #0
 80024ec:	4619      	mov	r1, r3
 80024ee:	4811      	ldr	r0, [pc, #68]	; (8002534 <MX_TIM1_Init+0x10c>)
 80024f0:	f003 f8de 	bl	80056b0 <HAL_TIM_IC_ConfigChannel>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80024fa:	f000 fd67 	bl	8002fcc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80024fe:	463b      	mov	r3, r7
 8002500:	2204      	movs	r2, #4
 8002502:	4619      	mov	r1, r3
 8002504:	480b      	ldr	r0, [pc, #44]	; (8002534 <MX_TIM1_Init+0x10c>)
 8002506:	f003 f8d3 	bl	80056b0 <HAL_TIM_IC_ConfigChannel>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8002510:	f000 fd5c 	bl	8002fcc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8002514:	463b      	mov	r3, r7
 8002516:	2208      	movs	r2, #8
 8002518:	4619      	mov	r1, r3
 800251a:	4806      	ldr	r0, [pc, #24]	; (8002534 <MX_TIM1_Init+0x10c>)
 800251c:	f003 f8c8 	bl	80056b0 <HAL_TIM_IC_ConfigChannel>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 8002526:	f000 fd51 	bl	8002fcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800252a:	bf00      	nop
 800252c:	3728      	adds	r7, #40	; 0x28
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	2000024c 	.word	0x2000024c
 8002538:	40010000 	.word	0x40010000

0800253c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002540:	4b11      	ldr	r3, [pc, #68]	; (8002588 <MX_USART1_UART_Init+0x4c>)
 8002542:	4a12      	ldr	r2, [pc, #72]	; (800258c <MX_USART1_UART_Init+0x50>)
 8002544:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002546:	4b10      	ldr	r3, [pc, #64]	; (8002588 <MX_USART1_UART_Init+0x4c>)
 8002548:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800254c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800254e:	4b0e      	ldr	r3, [pc, #56]	; (8002588 <MX_USART1_UART_Init+0x4c>)
 8002550:	2200      	movs	r2, #0
 8002552:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002554:	4b0c      	ldr	r3, [pc, #48]	; (8002588 <MX_USART1_UART_Init+0x4c>)
 8002556:	2200      	movs	r2, #0
 8002558:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800255a:	4b0b      	ldr	r3, [pc, #44]	; (8002588 <MX_USART1_UART_Init+0x4c>)
 800255c:	2200      	movs	r2, #0
 800255e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002560:	4b09      	ldr	r3, [pc, #36]	; (8002588 <MX_USART1_UART_Init+0x4c>)
 8002562:	220c      	movs	r2, #12
 8002564:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002566:	4b08      	ldr	r3, [pc, #32]	; (8002588 <MX_USART1_UART_Init+0x4c>)
 8002568:	2200      	movs	r2, #0
 800256a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800256c:	4b06      	ldr	r3, [pc, #24]	; (8002588 <MX_USART1_UART_Init+0x4c>)
 800256e:	2200      	movs	r2, #0
 8002570:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002572:	4805      	ldr	r0, [pc, #20]	; (8002588 <MX_USART1_UART_Init+0x4c>)
 8002574:	f003 fd7c 	bl	8006070 <HAL_UART_Init>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800257e:	f000 fd25 	bl	8002fcc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002582:	bf00      	nop
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	20000294 	.word	0x20000294
 800258c:	40011000 	.word	0x40011000

08002590 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002594:	4b11      	ldr	r3, [pc, #68]	; (80025dc <MX_USART2_UART_Init+0x4c>)
 8002596:	4a12      	ldr	r2, [pc, #72]	; (80025e0 <MX_USART2_UART_Init+0x50>)
 8002598:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800259a:	4b10      	ldr	r3, [pc, #64]	; (80025dc <MX_USART2_UART_Init+0x4c>)
 800259c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80025a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80025a2:	4b0e      	ldr	r3, [pc, #56]	; (80025dc <MX_USART2_UART_Init+0x4c>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80025a8:	4b0c      	ldr	r3, [pc, #48]	; (80025dc <MX_USART2_UART_Init+0x4c>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025ae:	4b0b      	ldr	r3, [pc, #44]	; (80025dc <MX_USART2_UART_Init+0x4c>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80025b4:	4b09      	ldr	r3, [pc, #36]	; (80025dc <MX_USART2_UART_Init+0x4c>)
 80025b6:	220c      	movs	r2, #12
 80025b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025ba:	4b08      	ldr	r3, [pc, #32]	; (80025dc <MX_USART2_UART_Init+0x4c>)
 80025bc:	2200      	movs	r2, #0
 80025be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025c0:	4b06      	ldr	r3, [pc, #24]	; (80025dc <MX_USART2_UART_Init+0x4c>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025c6:	4805      	ldr	r0, [pc, #20]	; (80025dc <MX_USART2_UART_Init+0x4c>)
 80025c8:	f003 fd52 	bl	8006070 <HAL_UART_Init>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80025d2:	f000 fcfb 	bl	8002fcc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	200002d8 	.word	0x200002d8
 80025e0:	40004400 	.word	0x40004400

080025e4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80025e8:	4b11      	ldr	r3, [pc, #68]	; (8002630 <MX_USART3_UART_Init+0x4c>)
 80025ea:	4a12      	ldr	r2, [pc, #72]	; (8002634 <MX_USART3_UART_Init+0x50>)
 80025ec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80025ee:	4b10      	ldr	r3, [pc, #64]	; (8002630 <MX_USART3_UART_Init+0x4c>)
 80025f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025f4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80025f6:	4b0e      	ldr	r3, [pc, #56]	; (8002630 <MX_USART3_UART_Init+0x4c>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80025fc:	4b0c      	ldr	r3, [pc, #48]	; (8002630 <MX_USART3_UART_Init+0x4c>)
 80025fe:	2200      	movs	r2, #0
 8002600:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002602:	4b0b      	ldr	r3, [pc, #44]	; (8002630 <MX_USART3_UART_Init+0x4c>)
 8002604:	2200      	movs	r2, #0
 8002606:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002608:	4b09      	ldr	r3, [pc, #36]	; (8002630 <MX_USART3_UART_Init+0x4c>)
 800260a:	220c      	movs	r2, #12
 800260c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800260e:	4b08      	ldr	r3, [pc, #32]	; (8002630 <MX_USART3_UART_Init+0x4c>)
 8002610:	2200      	movs	r2, #0
 8002612:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002614:	4b06      	ldr	r3, [pc, #24]	; (8002630 <MX_USART3_UART_Init+0x4c>)
 8002616:	2200      	movs	r2, #0
 8002618:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800261a:	4805      	ldr	r0, [pc, #20]	; (8002630 <MX_USART3_UART_Init+0x4c>)
 800261c:	f003 fd28 	bl	8006070 <HAL_UART_Init>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002626:	f000 fcd1 	bl	8002fcc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800262a:	bf00      	nop
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	2000031c 	.word	0x2000031c
 8002634:	40004800 	.word	0x40004800

08002638 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	607b      	str	r3, [r7, #4]
 8002642:	4b1f      	ldr	r3, [pc, #124]	; (80026c0 <MX_DMA_Init+0x88>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002646:	4a1e      	ldr	r2, [pc, #120]	; (80026c0 <MX_DMA_Init+0x88>)
 8002648:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800264c:	6313      	str	r3, [r2, #48]	; 0x30
 800264e:	4b1c      	ldr	r3, [pc, #112]	; (80026c0 <MX_DMA_Init+0x88>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002652:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002656:	607b      	str	r3, [r7, #4]
 8002658:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800265a:	2300      	movs	r3, #0
 800265c:	603b      	str	r3, [r7, #0]
 800265e:	4b18      	ldr	r3, [pc, #96]	; (80026c0 <MX_DMA_Init+0x88>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002662:	4a17      	ldr	r2, [pc, #92]	; (80026c0 <MX_DMA_Init+0x88>)
 8002664:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002668:	6313      	str	r3, [r2, #48]	; 0x30
 800266a:	4b15      	ldr	r3, [pc, #84]	; (80026c0 <MX_DMA_Init+0x88>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002672:	603b      	str	r3, [r7, #0]
 8002674:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8002676:	2200      	movs	r2, #0
 8002678:	2105      	movs	r1, #5
 800267a:	200c      	movs	r0, #12
 800267c:	f001 fa0a 	bl	8003a94 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002680:	200c      	movs	r0, #12
 8002682:	f001 fa23 	bl	8003acc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8002686:	2200      	movs	r2, #0
 8002688:	2105      	movs	r1, #5
 800268a:	200e      	movs	r0, #14
 800268c:	f001 fa02 	bl	8003a94 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002690:	200e      	movs	r0, #14
 8002692:	f001 fa1b 	bl	8003acc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8002696:	2200      	movs	r2, #0
 8002698:	2105      	movs	r1, #5
 800269a:	2010      	movs	r0, #16
 800269c:	f001 f9fa 	bl	8003a94 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80026a0:	2010      	movs	r0, #16
 80026a2:	f001 fa13 	bl	8003acc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80026a6:	2200      	movs	r2, #0
 80026a8:	2105      	movs	r1, #5
 80026aa:	203a      	movs	r0, #58	; 0x3a
 80026ac:	f001 f9f2 	bl	8003a94 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80026b0:	203a      	movs	r0, #58	; 0x3a
 80026b2:	f001 fa0b 	bl	8003acc <HAL_NVIC_EnableIRQ>

}
 80026b6:	bf00      	nop
 80026b8:	3708      	adds	r7, #8
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	40023800 	.word	0x40023800

080026c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b08c      	sub	sp, #48	; 0x30
 80026c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ca:	f107 031c 	add.w	r3, r7, #28
 80026ce:	2200      	movs	r2, #0
 80026d0:	601a      	str	r2, [r3, #0]
 80026d2:	605a      	str	r2, [r3, #4]
 80026d4:	609a      	str	r2, [r3, #8]
 80026d6:	60da      	str	r2, [r3, #12]
 80026d8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026da:	2300      	movs	r3, #0
 80026dc:	61bb      	str	r3, [r7, #24]
 80026de:	4b5d      	ldr	r3, [pc, #372]	; (8002854 <MX_GPIO_Init+0x190>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e2:	4a5c      	ldr	r2, [pc, #368]	; (8002854 <MX_GPIO_Init+0x190>)
 80026e4:	f043 0304 	orr.w	r3, r3, #4
 80026e8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ea:	4b5a      	ldr	r3, [pc, #360]	; (8002854 <MX_GPIO_Init+0x190>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ee:	f003 0304 	and.w	r3, r3, #4
 80026f2:	61bb      	str	r3, [r7, #24]
 80026f4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80026f6:	2300      	movs	r3, #0
 80026f8:	617b      	str	r3, [r7, #20]
 80026fa:	4b56      	ldr	r3, [pc, #344]	; (8002854 <MX_GPIO_Init+0x190>)
 80026fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fe:	4a55      	ldr	r2, [pc, #340]	; (8002854 <MX_GPIO_Init+0x190>)
 8002700:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002704:	6313      	str	r3, [r2, #48]	; 0x30
 8002706:	4b53      	ldr	r3, [pc, #332]	; (8002854 <MX_GPIO_Init+0x190>)
 8002708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800270e:	617b      	str	r3, [r7, #20]
 8002710:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	613b      	str	r3, [r7, #16]
 8002716:	4b4f      	ldr	r3, [pc, #316]	; (8002854 <MX_GPIO_Init+0x190>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271a:	4a4e      	ldr	r2, [pc, #312]	; (8002854 <MX_GPIO_Init+0x190>)
 800271c:	f043 0301 	orr.w	r3, r3, #1
 8002720:	6313      	str	r3, [r2, #48]	; 0x30
 8002722:	4b4c      	ldr	r3, [pc, #304]	; (8002854 <MX_GPIO_Init+0x190>)
 8002724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002726:	f003 0301 	and.w	r3, r3, #1
 800272a:	613b      	str	r3, [r7, #16]
 800272c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800272e:	2300      	movs	r3, #0
 8002730:	60fb      	str	r3, [r7, #12]
 8002732:	4b48      	ldr	r3, [pc, #288]	; (8002854 <MX_GPIO_Init+0x190>)
 8002734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002736:	4a47      	ldr	r2, [pc, #284]	; (8002854 <MX_GPIO_Init+0x190>)
 8002738:	f043 0302 	orr.w	r3, r3, #2
 800273c:	6313      	str	r3, [r2, #48]	; 0x30
 800273e:	4b45      	ldr	r3, [pc, #276]	; (8002854 <MX_GPIO_Init+0x190>)
 8002740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	60fb      	str	r3, [r7, #12]
 8002748:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800274a:	2300      	movs	r3, #0
 800274c:	60bb      	str	r3, [r7, #8]
 800274e:	4b41      	ldr	r3, [pc, #260]	; (8002854 <MX_GPIO_Init+0x190>)
 8002750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002752:	4a40      	ldr	r2, [pc, #256]	; (8002854 <MX_GPIO_Init+0x190>)
 8002754:	f043 0310 	orr.w	r3, r3, #16
 8002758:	6313      	str	r3, [r2, #48]	; 0x30
 800275a:	4b3e      	ldr	r3, [pc, #248]	; (8002854 <MX_GPIO_Init+0x190>)
 800275c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275e:	f003 0310 	and.w	r3, r3, #16
 8002762:	60bb      	str	r3, [r7, #8]
 8002764:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002766:	2300      	movs	r3, #0
 8002768:	607b      	str	r3, [r7, #4]
 800276a:	4b3a      	ldr	r3, [pc, #232]	; (8002854 <MX_GPIO_Init+0x190>)
 800276c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276e:	4a39      	ldr	r2, [pc, #228]	; (8002854 <MX_GPIO_Init+0x190>)
 8002770:	f043 0308 	orr.w	r3, r3, #8
 8002774:	6313      	str	r3, [r2, #48]	; 0x30
 8002776:	4b37      	ldr	r3, [pc, #220]	; (8002854 <MX_GPIO_Init+0x190>)
 8002778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277a:	f003 0308 	and.w	r3, r3, #8
 800277e:	607b      	str	r3, [r7, #4]
 8002780:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8002782:	2200      	movs	r2, #0
 8002784:	210f      	movs	r1, #15
 8002786:	4834      	ldr	r0, [pc, #208]	; (8002858 <MX_GPIO_Init+0x194>)
 8002788:	f001 ff4c 	bl	8004624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 800278c:	2200      	movs	r2, #0
 800278e:	210f      	movs	r1, #15
 8002790:	4832      	ldr	r0, [pc, #200]	; (800285c <MX_GPIO_Init+0x198>)
 8002792:	f001 ff47 	bl	8004624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14, GPIO_PIN_RESET);
 8002796:	2200      	movs	r2, #0
 8002798:	f44f 41a8 	mov.w	r1, #21504	; 0x5400
 800279c:	4830      	ldr	r0, [pc, #192]	; (8002860 <MX_GPIO_Init+0x19c>)
 800279e:	f001 ff41 	bl	8004624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80027a2:	2200      	movs	r2, #0
 80027a4:	f24f 0107 	movw	r1, #61447	; 0xf007
 80027a8:	482e      	ldr	r0, [pc, #184]	; (8002864 <MX_GPIO_Init+0x1a0>)
 80027aa:	f001 ff3b 	bl	8004624 <HAL_GPIO_WritePin>
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80027ae:	230f      	movs	r3, #15
 80027b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027b2:	2301      	movs	r3, #1
 80027b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b6:	2300      	movs	r3, #0
 80027b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ba:	2300      	movs	r3, #0
 80027bc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027be:	f107 031c 	add.w	r3, r7, #28
 80027c2:	4619      	mov	r1, r3
 80027c4:	4824      	ldr	r0, [pc, #144]	; (8002858 <MX_GPIO_Init+0x194>)
 80027c6:	f001 fd91 	bl	80042ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80027ca:	2301      	movs	r3, #1
 80027cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80027ce:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80027d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d4:	2300      	movs	r3, #0
 80027d6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027d8:	f107 031c 	add.w	r3, r7, #28
 80027dc:	4619      	mov	r1, r3
 80027de:	4822      	ldr	r0, [pc, #136]	; (8002868 <MX_GPIO_Init+0x1a4>)
 80027e0:	f001 fd84 	bl	80042ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80027e4:	230f      	movs	r3, #15
 80027e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027e8:	2301      	movs	r3, #1
 80027ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ec:	2300      	movs	r3, #0
 80027ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f0:	2300      	movs	r3, #0
 80027f2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027f4:	f107 031c 	add.w	r3, r7, #28
 80027f8:	4619      	mov	r1, r3
 80027fa:	4818      	ldr	r0, [pc, #96]	; (800285c <MX_GPIO_Init+0x198>)
 80027fc:	f001 fd76 	bl	80042ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE12 PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14;
 8002800:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 8002804:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002806:	2301      	movs	r3, #1
 8002808:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280a:	2300      	movs	r3, #0
 800280c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800280e:	2300      	movs	r3, #0
 8002810:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002812:	f107 031c 	add.w	r3, r7, #28
 8002816:	4619      	mov	r1, r3
 8002818:	4811      	ldr	r0, [pc, #68]	; (8002860 <MX_GPIO_Init+0x19c>)
 800281a:	f001 fd67 	bl	80042ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15
                           PD0 PD1 PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 800281e:	f24f 0307 	movw	r3, #61447	; 0xf007
 8002822:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002824:	2301      	movs	r3, #1
 8002826:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002828:	2300      	movs	r3, #0
 800282a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800282c:	2300      	movs	r3, #0
 800282e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002830:	f107 031c 	add.w	r3, r7, #28
 8002834:	4619      	mov	r1, r3
 8002836:	480b      	ldr	r0, [pc, #44]	; (8002864 <MX_GPIO_Init+0x1a0>)
 8002838:	f001 fd58 	bl	80042ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 800283c:	2200      	movs	r2, #0
 800283e:	2105      	movs	r1, #5
 8002840:	2006      	movs	r0, #6
 8002842:	f001 f927 	bl	8003a94 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002846:	2006      	movs	r0, #6
 8002848:	f001 f940 	bl	8003acc <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800284c:	bf00      	nop
 800284e:	3730      	adds	r7, #48	; 0x30
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	40023800 	.word	0x40023800
 8002858:	40020800 	.word	0x40020800
 800285c:	40020400 	.word	0x40020400
 8002860:	40021000 	.word	0x40021000
 8002864:	40020c00 	.word	0x40020c00
 8002868:	40020000 	.word	0x40020000

0800286c <StartLidarREAD>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLidarREAD */
void StartLidarREAD(void *argument)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for(;;)
	{
		HAL_UART_Receive_DMA(&huart1, g_usart1_rx_buf, USART_BUF_SIZE);
 8002874:	2240      	movs	r2, #64	; 0x40
 8002876:	4916      	ldr	r1, [pc, #88]	; (80028d0 <StartLidarREAD+0x64>)
 8002878:	4816      	ldr	r0, [pc, #88]	; (80028d4 <StartLidarREAD+0x68>)
 800287a:	f003 fcc5 	bl	8006208 <HAL_UART_Receive_DMA>

		/* enable uart IDLE  interrupt */
		__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 800287e:	4b15      	ldr	r3, [pc, #84]	; (80028d4 <StartLidarREAD+0x68>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	68da      	ldr	r2, [r3, #12]
 8002884:	4b13      	ldr	r3, [pc, #76]	; (80028d4 <StartLidarREAD+0x68>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f042 0210 	orr.w	r2, r2, #16
 800288c:	60da      	str	r2, [r3, #12]
		if(Global_u16LidarDistance <=100)
 800288e:	4b12      	ldr	r3, [pc, #72]	; (80028d8 <StartLidarREAD+0x6c>)
 8002890:	881b      	ldrh	r3, [r3, #0]
 8002892:	2b64      	cmp	r3, #100	; 0x64
 8002894:	d805      	bhi.n	80028a2 <StartLidarREAD+0x36>
		{
			Flag_obstacle=1;
 8002896:	4b11      	ldr	r3, [pc, #68]	; (80028dc <StartLidarREAD+0x70>)
 8002898:	2201      	movs	r2, #1
 800289a:	601a      	str	r2, [r3, #0]
			Flag_Drive=0;
 800289c:	4b10      	ldr	r3, [pc, #64]	; (80028e0 <StartLidarREAD+0x74>)
 800289e:	2200      	movs	r2, #0
 80028a0:	601a      	str	r2, [r3, #0]
		}
		if(Global_u16LidarDistance < 1200)
 80028a2:	4b0d      	ldr	r3, [pc, #52]	; (80028d8 <StartLidarREAD+0x6c>)
 80028a4:	881b      	ldrh	r3, [r3, #0]
 80028a6:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80028aa:	d203      	bcs.n	80028b4 <StartLidarREAD+0x48>
		{
			Check_Front_Obs=1;
 80028ac:	4b0d      	ldr	r3, [pc, #52]	; (80028e4 <StartLidarREAD+0x78>)
 80028ae:	2201      	movs	r2, #1
 80028b0:	601a      	str	r2, [r3, #0]
 80028b2:	e008      	b.n	80028c6 <StartLidarREAD+0x5a>
		}
		else if(Global_u16LidarDistance == 65535)
 80028b4:	4b08      	ldr	r3, [pc, #32]	; (80028d8 <StartLidarREAD+0x6c>)
 80028b6:	881b      	ldrh	r3, [r3, #0]
 80028b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80028bc:	4293      	cmp	r3, r2
 80028be:	d102      	bne.n	80028c6 <StartLidarREAD+0x5a>
		{
			Check_Front_Obs=0;
 80028c0:	4b08      	ldr	r3, [pc, #32]	; (80028e4 <StartLidarREAD+0x78>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	601a      	str	r2, [r3, #0]
		}
		osDelay(800);
 80028c6:	f44f 7048 	mov.w	r0, #800	; 0x320
 80028ca:	f004 ffb9 	bl	8007840 <osDelay>
		HAL_UART_Receive_DMA(&huart1, g_usart1_rx_buf, USART_BUF_SIZE);
 80028ce:	e7d1      	b.n	8002874 <StartLidarREAD+0x8>
 80028d0:	20000b28 	.word	0x20000b28
 80028d4:	20000294 	.word	0x20000294
 80028d8:	20000000 	.word	0x20000000
 80028dc:	20000b1c 	.word	0x20000b1c
 80028e0:	20000b20 	.word	0x20000b20
 80028e4:	20000b08 	.word	0x20000b08

080028e8 <Start_TakeAction_Lidar>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_TakeAction_Lidar */
void Start_TakeAction_Lidar(void *argument)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_TakeAction_Lidar */
	/* Infinite loop */
	for(;;)
	{
		if (Flag_obstacle == 1)
 80028f0:	4b21      	ldr	r3, [pc, #132]	; (8002978 <Start_TakeAction_Lidar+0x90>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d128      	bne.n	800294a <Start_TakeAction_Lidar+0x62>
		{
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14,SET);
 80028f8:	2201      	movs	r2, #1
 80028fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80028fe:	481f      	ldr	r0, [pc, #124]	; (800297c <Start_TakeAction_Lidar+0x94>)
 8002900:	f001 fe90 	bl	8004624 <HAL_GPIO_WritePin>
      breaking_state();       //A.hamid
 8002904:	f000 fa92 	bl	8002e2c <breaking_state>

			LCD_clearScreen(); /* clear the LCD display */
 8002908:	f7fe fc41 	bl	800118e <LCD_clearScreen>
			LCD_displayString(" ");
 800290c:	481c      	ldr	r0, [pc, #112]	; (8002980 <Start_TakeAction_Lidar+0x98>)
 800290e:	f7fe fbe1 	bl	80010d4 <LCD_displayString>
			LCD_displayStringRowColumn(0,0,"Applying Brakes");
 8002912:	4a1c      	ldr	r2, [pc, #112]	; (8002984 <Start_TakeAction_Lidar+0x9c>)
 8002914:	2100      	movs	r1, #0
 8002916:	2000      	movs	r0, #0
 8002918:	f7fe fc24 	bl	8001164 <LCD_displayStringRowColumn>
			HAL_Delay(200);
 800291c:	20c8      	movs	r0, #200	; 0xc8
 800291e:	f000 ffdd 	bl	80038dc <HAL_Delay>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14,RESET);
 8002922:	2200      	movs	r2, #0
 8002924:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002928:	4814      	ldr	r0, [pc, #80]	; (800297c <Start_TakeAction_Lidar+0x94>)
 800292a:	f001 fe7b 	bl	8004624 <HAL_GPIO_WritePin>
			if(Global_u16LidarDistance >=101)
 800292e:	4b16      	ldr	r3, [pc, #88]	; (8002988 <Start_TakeAction_Lidar+0xa0>)
 8002930:	881b      	ldrh	r3, [r3, #0]
 8002932:	2b64      	cmp	r3, #100	; 0x64
 8002934:	d902      	bls.n	800293c <Start_TakeAction_Lidar+0x54>
			{
				Flag_Drive=1;
 8002936:	4b15      	ldr	r3, [pc, #84]	; (800298c <Start_TakeAction_Lidar+0xa4>)
 8002938:	2201      	movs	r2, #1
 800293a:	601a      	str	r2, [r3, #0]

			}
			Flag_obstacle=0;
 800293c:	4b0e      	ldr	r3, [pc, #56]	; (8002978 <Start_TakeAction_Lidar+0x90>)
 800293e:	2200      	movs	r2, #0
 8002940:	601a      	str	r2, [r3, #0]
			osDelay(200);
 8002942:	20c8      	movs	r0, #200	; 0xc8
 8002944:	f004 ff7c 	bl	8007840 <osDelay>
 8002948:	e7d2      	b.n	80028f0 <Start_TakeAction_Lidar+0x8>

		}
		else if(Flag_Drive==1) {
 800294a:	4b10      	ldr	r3, [pc, #64]	; (800298c <Start_TakeAction_Lidar+0xa4>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2b01      	cmp	r3, #1
 8002950:	d1ce      	bne.n	80028f0 <Start_TakeAction_Lidar+0x8>
      safe_state(); //A.hamid 
 8002952:	f000 fa53 	bl	8002dfc <safe_state>

			LCD_clearScreen(); /* clear the LCD display */
 8002956:	f7fe fc1a 	bl	800118e <LCD_clearScreen>
			LCD_displayString(" ");
 800295a:	4809      	ldr	r0, [pc, #36]	; (8002980 <Start_TakeAction_Lidar+0x98>)
 800295c:	f7fe fbba 	bl	80010d4 <LCD_displayString>
			LCD_displayStringRowColumn(0,0,"Drive Mode");
 8002960:	4a0b      	ldr	r2, [pc, #44]	; (8002990 <Start_TakeAction_Lidar+0xa8>)
 8002962:	2100      	movs	r1, #0
 8002964:	2000      	movs	r0, #0
 8002966:	f7fe fbfd 	bl	8001164 <LCD_displayStringRowColumn>

			Flag_Drive=0;
 800296a:	4b08      	ldr	r3, [pc, #32]	; (800298c <Start_TakeAction_Lidar+0xa4>)
 800296c:	2200      	movs	r2, #0
 800296e:	601a      	str	r2, [r3, #0]
			osDelay(20);
 8002970:	2014      	movs	r0, #20
 8002972:	f004 ff65 	bl	8007840 <osDelay>
		if (Flag_obstacle == 1)
 8002976:	e7bb      	b.n	80028f0 <Start_TakeAction_Lidar+0x8>
 8002978:	20000b1c 	.word	0x20000b1c
 800297c:	40020c00 	.word	0x40020c00
 8002980:	0800e3e0 	.word	0x0800e3e0
 8002984:	0800e3f0 	.word	0x0800e3f0
 8002988:	20000000 	.word	0x20000000
 800298c:	20000b20 	.word	0x20000b20
 8002990:	0800e400 	.word	0x0800e400

08002994 <Start_Ultrasonic_Read>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_Ultrasonic_Read */
void Start_Ultrasonic_Read(void *argument)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Ultrasonic_Read */
	/* Infinite loop */
	HAL_TIM_IC_Start_IT(&htim1,TIM_CHANNEL_1);
 800299c:	2100      	movs	r1, #0
 800299e:	480a      	ldr	r0, [pc, #40]	; (80029c8 <Start_Ultrasonic_Read+0x34>)
 80029a0:	f002 fc56 	bl	8005250 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim1,TIM_CHANNEL_2);
 80029a4:	2104      	movs	r1, #4
 80029a6:	4808      	ldr	r0, [pc, #32]	; (80029c8 <Start_Ultrasonic_Read+0x34>)
 80029a8:	f002 fc52 	bl	8005250 <HAL_TIM_IC_Start_IT>
	//HAL_TIM_IC_Start_IT(&htim1,TIM_CHANNEL_3);


	for(;;)
	{
		UltraSonic_Read_Left();
 80029ac:	f7fe fcaa 	bl	8001304 <UltraSonic_Read_Left>
		osDelay(400);
 80029b0:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80029b4:	f004 ff44 	bl	8007840 <osDelay>

		UltraSonic_Read_Right();
 80029b8:	f7fe fcc4 	bl	8001344 <UltraSonic_Read_Right>
		osDelay(400);
 80029bc:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80029c0:	f004 ff3e 	bl	8007840 <osDelay>
		UltraSonic_Read_Left();
 80029c4:	e7f2      	b.n	80029ac <Start_Ultrasonic_Read+0x18>
 80029c6:	bf00      	nop
 80029c8:	2000024c 	.word	0x2000024c

080029cc <Start_GPS>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_GPS */
void Start_GPS(void *argument)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_GPS */
	/* Infinite loop */
	for(;;)
	{
		if (Flag==1)
 80029d4:	4b54      	ldr	r3, [pc, #336]	; (8002b28 <Start_GPS+0x15c>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d1fb      	bne.n	80029d4 <Start_GPS+0x8>
		{
			//	if(Flag == 1){
			char *ptr = strstr((char *)RxBuf,"GPGGA");
 80029dc:	4953      	ldr	r1, [pc, #332]	; (8002b2c <Start_GPS+0x160>)
 80029de:	4854      	ldr	r0, [pc, #336]	; (8002b30 <Start_GPS+0x164>)
 80029e0:	f008 f8d3 	bl	800ab8a <strstr>
 80029e4:	60f8      	str	r0, [r7, #12]
			char *ptr1 = strstr((char *)RxBuf,"GPRMC");
 80029e6:	4953      	ldr	r1, [pc, #332]	; (8002b34 <Start_GPS+0x168>)
 80029e8:	4851      	ldr	r0, [pc, #324]	; (8002b30 <Start_GPS+0x164>)
 80029ea:	f008 f8ce 	bl	800ab8a <strstr>
 80029ee:	60b8      	str	r0, [r7, #8]


			if(*ptr == 'G' )
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	2b47      	cmp	r3, #71	; 0x47
 80029f6:	d141      	bne.n	8002a7c <Start_GPS+0xb0>
			{
				if(*(ptr+1) == 'P' )
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	3301      	adds	r3, #1
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	2b50      	cmp	r3, #80	; 0x50
 8002a00:	d13c      	bne.n	8002a7c <Start_GPS+0xb0>

				{
					if(*(ptr+2) == 'G' )
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	3302      	adds	r3, #2
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	2b47      	cmp	r3, #71	; 0x47
 8002a0a:	d137      	bne.n	8002a7c <Start_GPS+0xb0>
					{
						if(*(ptr+3) == 'G' )
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	3303      	adds	r3, #3
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	2b47      	cmp	r3, #71	; 0x47
 8002a14:	d132      	bne.n	8002a7c <Start_GPS+0xb0>
						{
							if(*(ptr+4) == 'A' )
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	3304      	adds	r3, #4
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	2b41      	cmp	r3, #65	; 0x41
 8002a1e:	d12d      	bne.n	8002a7c <Start_GPS+0xb0>
							{
								while(1)
								{
									GGA[msgindex]=*ptr;
 8002a20:	4b45      	ldr	r3, [pc, #276]	; (8002b38 <Start_GPS+0x16c>)
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	461a      	mov	r2, r3
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	7819      	ldrb	r1, [r3, #0]
 8002a2a:	4b44      	ldr	r3, [pc, #272]	; (8002b3c <Start_GPS+0x170>)
 8002a2c:	5499      	strb	r1, [r3, r2]
									msgindex++;
 8002a2e:	4b42      	ldr	r3, [pc, #264]	; (8002b38 <Start_GPS+0x16c>)
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	3301      	adds	r3, #1
 8002a34:	b2da      	uxtb	r2, r3
 8002a36:	4b40      	ldr	r3, [pc, #256]	; (8002b38 <Start_GPS+0x16c>)
 8002a38:	701a      	strb	r2, [r3, #0]
									*ptr =*(ptr+msgindex);
 8002a3a:	4b3f      	ldr	r3, [pc, #252]	; (8002b38 <Start_GPS+0x16c>)
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	461a      	mov	r2, r3
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	4413      	add	r3, r2
 8002a44:	781a      	ldrb	r2, [r3, #0]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	701a      	strb	r2, [r3, #0]
									if (*ptr=='*')
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	2b2a      	cmp	r3, #42	; 0x2a
 8002a50:	d1e6      	bne.n	8002a20 <Start_GPS+0x54>
									{
										GGA[msgindex]='\n';
 8002a52:	4b39      	ldr	r3, [pc, #228]	; (8002b38 <Start_GPS+0x16c>)
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	461a      	mov	r2, r3
 8002a58:	4b38      	ldr	r3, [pc, #224]	; (8002b3c <Start_GPS+0x170>)
 8002a5a:	210a      	movs	r1, #10
 8002a5c:	5499      	strb	r1, [r3, r2]
										msgindex++;
 8002a5e:	4b36      	ldr	r3, [pc, #216]	; (8002b38 <Start_GPS+0x16c>)
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	3301      	adds	r3, #1
 8002a64:	b2da      	uxtb	r2, r3
 8002a66:	4b34      	ldr	r3, [pc, #208]	; (8002b38 <Start_GPS+0x16c>)
 8002a68:	701a      	strb	r2, [r3, #0]
										GGA[msgindex]='\0';
 8002a6a:	4b33      	ldr	r3, [pc, #204]	; (8002b38 <Start_GPS+0x16c>)
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	461a      	mov	r2, r3
 8002a70:	4b32      	ldr	r3, [pc, #200]	; (8002b3c <Start_GPS+0x170>)
 8002a72:	2100      	movs	r1, #0
 8002a74:	5499      	strb	r1, [r3, r2]
										msgindex=0;
 8002a76:	4b30      	ldr	r3, [pc, #192]	; (8002b38 <Start_GPS+0x16c>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	701a      	strb	r2, [r3, #0]
					}
				}
			}


			if(*ptr1 == 'G' )
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	2b47      	cmp	r3, #71	; 0x47
 8002a82:	d141      	bne.n	8002b08 <Start_GPS+0x13c>
			{
				if(*(ptr1+1) == 'P' )
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	3301      	adds	r3, #1
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	2b50      	cmp	r3, #80	; 0x50
 8002a8c:	d13c      	bne.n	8002b08 <Start_GPS+0x13c>

				{
					if(*(ptr1+2) == 'R' )
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	3302      	adds	r3, #2
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	2b52      	cmp	r3, #82	; 0x52
 8002a96:	d137      	bne.n	8002b08 <Start_GPS+0x13c>
					{
						if(*(ptr1+3) == 'M' )
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	3303      	adds	r3, #3
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	2b4d      	cmp	r3, #77	; 0x4d
 8002aa0:	d132      	bne.n	8002b08 <Start_GPS+0x13c>
						{
							if(*(ptr1+4) == 'C' )
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	3304      	adds	r3, #4
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	2b43      	cmp	r3, #67	; 0x43
 8002aaa:	d12d      	bne.n	8002b08 <Start_GPS+0x13c>
							{
								while(1)
								{
									RMC[msgindexRMC]=*ptr1;
 8002aac:	4b24      	ldr	r3, [pc, #144]	; (8002b40 <Start_GPS+0x174>)
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	7819      	ldrb	r1, [r3, #0]
 8002ab6:	4b23      	ldr	r3, [pc, #140]	; (8002b44 <Start_GPS+0x178>)
 8002ab8:	5499      	strb	r1, [r3, r2]
									msgindexRMC++;
 8002aba:	4b21      	ldr	r3, [pc, #132]	; (8002b40 <Start_GPS+0x174>)
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	3301      	adds	r3, #1
 8002ac0:	b2da      	uxtb	r2, r3
 8002ac2:	4b1f      	ldr	r3, [pc, #124]	; (8002b40 <Start_GPS+0x174>)
 8002ac4:	701a      	strb	r2, [r3, #0]
									*ptr1 =*(ptr1+msgindexRMC);
 8002ac6:	4b1e      	ldr	r3, [pc, #120]	; (8002b40 <Start_GPS+0x174>)
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	461a      	mov	r2, r3
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	4413      	add	r3, r2
 8002ad0:	781a      	ldrb	r2, [r3, #0]
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	701a      	strb	r2, [r3, #0]
									if (*ptr1=='*')
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	2b2a      	cmp	r3, #42	; 0x2a
 8002adc:	d1e6      	bne.n	8002aac <Start_GPS+0xe0>
									{
										RMC[msgindexRMC]='\n';
 8002ade:	4b18      	ldr	r3, [pc, #96]	; (8002b40 <Start_GPS+0x174>)
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	4b17      	ldr	r3, [pc, #92]	; (8002b44 <Start_GPS+0x178>)
 8002ae6:	210a      	movs	r1, #10
 8002ae8:	5499      	strb	r1, [r3, r2]
										msgindexRMC++;
 8002aea:	4b15      	ldr	r3, [pc, #84]	; (8002b40 <Start_GPS+0x174>)
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	3301      	adds	r3, #1
 8002af0:	b2da      	uxtb	r2, r3
 8002af2:	4b13      	ldr	r3, [pc, #76]	; (8002b40 <Start_GPS+0x174>)
 8002af4:	701a      	strb	r2, [r3, #0]
										RMC[msgindexRMC]='\0';
 8002af6:	4b12      	ldr	r3, [pc, #72]	; (8002b40 <Start_GPS+0x174>)
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	461a      	mov	r2, r3
 8002afc:	4b11      	ldr	r3, [pc, #68]	; (8002b44 <Start_GPS+0x178>)
 8002afe:	2100      	movs	r1, #0
 8002b00:	5499      	strb	r1, [r3, r2]
										msgindexRMC=0;
 8002b02:	4b0f      	ldr	r3, [pc, #60]	; (8002b40 <Start_GPS+0x174>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	701a      	strb	r2, [r3, #0]
							}
						}
					}
				}
			}
			RMC_decode(RMC, &RMC_DATA);
 8002b08:	490f      	ldr	r1, [pc, #60]	; (8002b48 <Start_GPS+0x17c>)
 8002b0a:	480e      	ldr	r0, [pc, #56]	; (8002b44 <Start_GPS+0x178>)
 8002b0c:	f7ff f928 	bl	8001d60 <RMC_decode>
			GGA_decode(GGA, &GGA_DATA);
 8002b10:	490e      	ldr	r1, [pc, #56]	; (8002b4c <Start_GPS+0x180>)
 8002b12:	480a      	ldr	r0, [pc, #40]	; (8002b3c <Start_GPS+0x170>)
 8002b14:	f7fe fde8 	bl	80016e8 <GGA_decode>
			Flag=0;
 8002b18:	4b03      	ldr	r3, [pc, #12]	; (8002b28 <Start_GPS+0x15c>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	601a      	str	r2, [r3, #0]
			osDelay(100);
 8002b1e:	2064      	movs	r0, #100	; 0x64
 8002b20:	f004 fe8e 	bl	8007840 <osDelay>
		if (Flag==1)
 8002b24:	e756      	b.n	80029d4 <Start_GPS+0x8>
 8002b26:	bf00      	nop
 8002b28:	20000908 	.word	0x20000908
 8002b2c:	0800e40c 	.word	0x0800e40c
 8002b30:	200004f8 	.word	0x200004f8
 8002b34:	0800e414 	.word	0x0800e414
 8002b38:	200008b8 	.word	0x200008b8
 8002b3c:	20000868 	.word	0x20000868
 8002b40:	200008b9 	.word	0x200008b9
 8002b44:	20000818 	.word	0x20000818
 8002b48:	200008f0 	.word	0x200008f0
 8002b4c:	200008c0 	.word	0x200008c0

08002b50 <StartTask06>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask06 */
void StartTask06(void *argument)
{
 8002b50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b52:	b0af      	sub	sp, #188	; 0xbc
 8002b54:	af0a      	add	r7, sp, #40	; 0x28
 8002b56:	6078      	str	r0, [r7, #4]
		char lat[30];
		char lon[30];
		char D_lat[30];
		char D_lon[30];

		gcvt(GGA_DATA.position.latitude, 10, lat);
 8002b58:	4b47      	ldr	r3, [pc, #284]	; (8002c78 <StartTask06+0x128>)
 8002b5a:	691b      	ldr	r3, [r3, #16]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7fd fcf3 	bl	8000548 <__aeabi_f2d>
 8002b62:	4604      	mov	r4, r0
 8002b64:	460d      	mov	r5, r1
 8002b66:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	200a      	movs	r0, #10
 8002b6e:	ec45 4b10 	vmov	d0, r4, r5
 8002b72:	f007 fadf 	bl	800a134 <gcvt>
		gcvt(GGA_DATA.position.logitude, 10, lon);
 8002b76:	4b40      	ldr	r3, [pc, #256]	; (8002c78 <StartTask06+0x128>)
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7fd fce4 	bl	8000548 <__aeabi_f2d>
 8002b80:	4604      	mov	r4, r0
 8002b82:	460d      	mov	r5, r1
 8002b84:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002b88:	4619      	mov	r1, r3
 8002b8a:	200a      	movs	r0, #10
 8002b8c:	ec45 4b10 	vmov	d0, r4, r5
 8002b90:	f007 fad0 	bl	800a134 <gcvt>
		gcvt(Destination_Latitude, 10, D_lat);
 8002b94:	4b39      	ldr	r3, [pc, #228]	; (8002c7c <StartTask06+0x12c>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7fd fcd5 	bl	8000548 <__aeabi_f2d>
 8002b9e:	4604      	mov	r4, r0
 8002ba0:	460d      	mov	r5, r1
 8002ba2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	200a      	movs	r0, #10
 8002baa:	ec45 4b10 	vmov	d0, r4, r5
 8002bae:	f007 fac1 	bl	800a134 <gcvt>
		gcvt(Destination_Longitude, 10, D_lon);
 8002bb2:	4b33      	ldr	r3, [pc, #204]	; (8002c80 <StartTask06+0x130>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7fd fcc6 	bl	8000548 <__aeabi_f2d>
 8002bbc:	4604      	mov	r4, r0
 8002bbe:	460d      	mov	r5, r1
 8002bc0:	f107 030c 	add.w	r3, r7, #12
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	200a      	movs	r0, #10
 8002bc8:	ec45 4b10 	vmov	d0, r4, r5
 8002bcc:	f007 fab2 	bl	800a134 <gcvt>
				,
				RMC_DATA.date.day, RMC_DATA.date.month, RMC_DATA.date.year,
				GGA_DATA.time.hour, GGA_DATA.time.minuit, GGA_DATA.time.second, Vehicle_ID,
				lon, lat,(uint16_t)RMC_DATA.speed_over_gnd, Check_Front_Obs, Global_u16LidarDistance,
				Left_Distance, Right_Distance,Rear_Distance, D_lon, D_lat);*/
		int len = snprintf(test_data, sizeof(test_data), "{\n" //A.hamid changed id to string + routing command
 8002bd0:	4b2c      	ldr	r3, [pc, #176]	; (8002c84 <StartTask06+0x134>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
				"\"6\": %s,\n"
        "\"action\": %d\n}" // dest lat                 //TEST

				/*,RMC_DATA.date.year, RMC_DATA.date.month, RMC_DATA.date.day,
				GGA_DATA.time.hour, GGA_DATA.time.minuit, GGA_DATA.time.second*/, Vehicle_ID, Routing_command,
				/*lon, lat,*/(uint16_t)RMC_DATA.speed_over_gnd, Check_Front_Obs, Global_u16LidarDistance,
 8002bd4:	4a2c      	ldr	r2, [pc, #176]	; (8002c88 <StartTask06+0x138>)
 8002bd6:	edd2 7a04 	vldr	s15, [r2, #16]
 8002bda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002bde:	ee17 2a90 	vmov	r2, s15
 8002be2:	b292      	uxth	r2, r2
		int len = snprintf(test_data, sizeof(test_data), "{\n" //A.hamid changed id to string + routing command
 8002be4:	4615      	mov	r5, r2
 8002be6:	4a29      	ldr	r2, [pc, #164]	; (8002c8c <StartTask06+0x13c>)
 8002be8:	6812      	ldr	r2, [r2, #0]
 8002bea:	4929      	ldr	r1, [pc, #164]	; (8002c90 <StartTask06+0x140>)
 8002bec:	8809      	ldrh	r1, [r1, #0]
 8002bee:	460e      	mov	r6, r1
 8002bf0:	4928      	ldr	r1, [pc, #160]	; (8002c94 <StartTask06+0x144>)
 8002bf2:	6809      	ldr	r1, [r1, #0]
 8002bf4:	4828      	ldr	r0, [pc, #160]	; (8002c98 <StartTask06+0x148>)
 8002bf6:	6800      	ldr	r0, [r0, #0]
 8002bf8:	4c28      	ldr	r4, [pc, #160]	; (8002c9c <StartTask06+0x14c>)
 8002bfa:	7824      	ldrb	r4, [r4, #0]
 8002bfc:	9408      	str	r4, [sp, #32]
 8002bfe:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8002c02:	9407      	str	r4, [sp, #28]
 8002c04:	f107 040c 	add.w	r4, r7, #12
 8002c08:	9406      	str	r4, [sp, #24]
 8002c0a:	9005      	str	r0, [sp, #20]
 8002c0c:	9104      	str	r1, [sp, #16]
 8002c0e:	9603      	str	r6, [sp, #12]
 8002c10:	9202      	str	r2, [sp, #8]
 8002c12:	9501      	str	r5, [sp, #4]
 8002c14:	9300      	str	r3, [sp, #0]
 8002c16:	4b22      	ldr	r3, [pc, #136]	; (8002ca0 <StartTask06+0x150>)
 8002c18:	4a22      	ldr	r2, [pc, #136]	; (8002ca4 <StartTask06+0x154>)
 8002c1a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002c1e:	4822      	ldr	r0, [pc, #136]	; (8002ca8 <StartTask06+0x158>)
 8002c20:	f007 ff6e 	bl	800ab00 <sniprintf>
 8002c24:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
				Left_Distance, Right_Distance, D_lon, D_lat,vehicle_state);

		if(Routing_command == 1){ //A.hamid 
 8002c28:	4b16      	ldr	r3, [pc, #88]	; (8002c84 <StartTask06+0x134>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d102      	bne.n	8002c36 <StartTask06+0xe6>
			Routing_command=0;
 8002c30:	4b14      	ldr	r3, [pc, #80]	; (8002c84 <StartTask06+0x134>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	601a      	str	r2, [r3, #0]

		OBSTACLE_FLAG       = "obsatcle flag"
		OBSTACLE_SPEED      = "obstacle speed"
		OBSTACLE_distance   = "obstacle distance"
		 */
		if (len < 0 || len >= sizeof(test_data)) {
 8002c36:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	db17      	blt.n	8002c6e <StartTask06+0x11e>
 8002c3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002c42:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002c46:	d212      	bcs.n	8002c6e <StartTask06+0x11e>
			// handle error
		} else {
			HAL_StatusTypeDef status = HAL_UART_Transmit_DMA(&huart3, (uint8_t*)test_data, sizeof(test_data));
 8002c48:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002c4c:	4916      	ldr	r1, [pc, #88]	; (8002ca8 <StartTask06+0x158>)
 8002c4e:	4817      	ldr	r0, [pc, #92]	; (8002cac <StartTask06+0x15c>)
 8002c50:	f003 fa5c 	bl	800610c <HAL_UART_Transmit_DMA>
 8002c54:	4603      	mov	r3, r0
 8002c56:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
			//HAL_Delay(100);
			if (status != HAL_OK) {
 8002c5a:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d105      	bne.n	8002c6e <StartTask06+0x11e>
				// handle error
			} else {
				printf("Transmitted %d bytes of data: %s\n", sizeof(test_data), test_data);
 8002c62:	4a11      	ldr	r2, [pc, #68]	; (8002ca8 <StartTask06+0x158>)
 8002c64:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002c68:	4811      	ldr	r0, [pc, #68]	; (8002cb0 <StartTask06+0x160>)
 8002c6a:	f007 ff31 	bl	800aad0 <iprintf>
			}
		}

		osDelay(1000);
 8002c6e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002c72:	f004 fde5 	bl	8007840 <osDelay>
	{
 8002c76:	e76f      	b.n	8002b58 <StartTask06+0x8>
 8002c78:	200008c0 	.word	0x200008c0
 8002c7c:	20000008 	.word	0x20000008
 8002c80:	20000004 	.word	0x20000004
 8002c84:	20000b04 	.word	0x20000b04
 8002c88:	200008f0 	.word	0x200008f0
 8002c8c:	20000b08 	.word	0x20000b08
 8002c90:	20000000 	.word	0x20000000
 8002c94:	20000234 	.word	0x20000234
 8002c98:	20000220 	.word	0x20000220
 8002c9c:	2000090c 	.word	0x2000090c
 8002ca0:	0800e658 	.word	0x0800e658
 8002ca4:	0800e41c 	.word	0x0800e41c
 8002ca8:	20000910 	.word	0x20000910
 8002cac:	2000031c 	.word	0x2000031c
 8002cb0:	0800e4dc 	.word	0x0800e4dc

08002cb4 <Start_Rec_Transmit>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start_Rec_Transmit */
void Start_Rec_Transmit(void *argument)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Rec_Transmit */
	/* Infinite loop */
	for(;;)
	{

		if (Flag_Rec == 1)
 8002cbc:	4b28      	ldr	r3, [pc, #160]	; (8002d60 <Start_Rec_Transmit+0xac>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d1fb      	bne.n	8002cbc <Start_Rec_Transmit+0x8>
		{
			rx_data[strcspn(rx_data, "\r\n")] = '\0';
 8002cc4:	4927      	ldr	r1, [pc, #156]	; (8002d64 <Start_Rec_Transmit+0xb0>)
 8002cc6:	4828      	ldr	r0, [pc, #160]	; (8002d68 <Start_Rec_Transmit+0xb4>)
 8002cc8:	f007 ff4e 	bl	800ab68 <strcspn>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	4a26      	ldr	r2, [pc, #152]	; (8002d68 <Start_Rec_Transmit+0xb4>)
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	54d1      	strb	r1, [r2, r3]
			rx_data[strcspn(rx_data, "\r\n")] = '\0';
 8002cd4:	4923      	ldr	r1, [pc, #140]	; (8002d64 <Start_Rec_Transmit+0xb0>)
 8002cd6:	4824      	ldr	r0, [pc, #144]	; (8002d68 <Start_Rec_Transmit+0xb4>)
 8002cd8:	f007 ff46 	bl	800ab68 <strcspn>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	4a22      	ldr	r2, [pc, #136]	; (8002d68 <Start_Rec_Transmit+0xb4>)
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	54d1      	strb	r1, [r2, r3]
      //A.hamid split into 2 catgories warning and direction, states are defined in functions 
      // changed strcmp to str str
      // not tested!

			/*warning states*/
			if (strstr(rx_data, "Warning") == 0)
 8002ce4:	4921      	ldr	r1, [pc, #132]	; (8002d6c <Start_Rec_Transmit+0xb8>)
 8002ce6:	4820      	ldr	r0, [pc, #128]	; (8002d68 <Start_Rec_Transmit+0xb4>)
 8002ce8:	f007 ff4f 	bl	800ab8a <strstr>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d102      	bne.n	8002cf8 <Start_Rec_Transmit+0x44>
			{
        warning_state();
 8002cf2:	f000 f845 	bl	8002d80 <warning_state>
 8002cf6:	e008      	b.n	8002d0a <Start_Rec_Transmit+0x56>

			}else if(strstr(rx_data, "Safe") == 0){
 8002cf8:	491d      	ldr	r1, [pc, #116]	; (8002d70 <Start_Rec_Transmit+0xbc>)
 8002cfa:	481b      	ldr	r0, [pc, #108]	; (8002d68 <Start_Rec_Transmit+0xb4>)
 8002cfc:	f007 ff45 	bl	800ab8a <strstr>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d101      	bne.n	8002d0a <Start_Rec_Transmit+0x56>

        safe_state();
 8002d06:	f000 f879 	bl	8002dfc <safe_state>
      }else{}
			/*directions*/
			if (strstr(rx_data, "Right") == 0)
 8002d0a:	491a      	ldr	r1, [pc, #104]	; (8002d74 <Start_Rec_Transmit+0xc0>)
 8002d0c:	4816      	ldr	r0, [pc, #88]	; (8002d68 <Start_Rec_Transmit+0xb4>)
 8002d0e:	f007 ff3c 	bl	800ab8a <strstr>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d102      	bne.n	8002d1e <Start_Rec_Transmit+0x6a>
			{
        right_state();
 8002d18:	f000 f8d4 	bl	8002ec4 <right_state>
 8002d1c:	e012      	b.n	8002d44 <Start_Rec_Transmit+0x90>
			}
			else if( strstr(rx_data, "Left") == 0)
 8002d1e:	4916      	ldr	r1, [pc, #88]	; (8002d78 <Start_Rec_Transmit+0xc4>)
 8002d20:	4811      	ldr	r0, [pc, #68]	; (8002d68 <Start_Rec_Transmit+0xb4>)
 8002d22:	f007 ff32 	bl	800ab8a <strstr>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d102      	bne.n	8002d32 <Start_Rec_Transmit+0x7e>
			{
        left_state();
 8002d2c:	f000 f89c 	bl	8002e68 <left_state>
 8002d30:	e008      	b.n	8002d44 <Start_Rec_Transmit+0x90>
			}
			else if (strstr(rx_data, "Straight") == 0)
 8002d32:	4912      	ldr	r1, [pc, #72]	; (8002d7c <Start_Rec_Transmit+0xc8>)
 8002d34:	480c      	ldr	r0, [pc, #48]	; (8002d68 <Start_Rec_Transmit+0xb4>)
 8002d36:	f007 ff28 	bl	800ab8a <strstr>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d101      	bne.n	8002d44 <Start_Rec_Transmit+0x90>
			{
        straight_state();
 8002d40:	f000 f8ee 	bl	8002f20 <straight_state>
			}else{

      }

      memset((rx_data), '\0', strlen(rx_data)); //A.hamid  // delete all buffer after reading
 8002d44:	4808      	ldr	r0, [pc, #32]	; (8002d68 <Start_Rec_Transmit+0xb4>)
 8002d46:	f7fd fa43 	bl	80001d0 <strlen>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	2100      	movs	r1, #0
 8002d50:	4805      	ldr	r0, [pc, #20]	; (8002d68 <Start_Rec_Transmit+0xb4>)
 8002d52:	f007 fa4b 	bl	800a1ec <memset>

			Flag_Rec=0;
 8002d56:	4b02      	ldr	r3, [pc, #8]	; (8002d60 <Start_Rec_Transmit+0xac>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]
		if (Flag_Rec == 1)
 8002d5c:	e7ae      	b.n	8002cbc <Start_Rec_Transmit+0x8>
 8002d5e:	bf00      	nop
 8002d60:	20000b18 	.word	0x20000b18
 8002d64:	0800e500 	.word	0x0800e500
 8002d68:	20000b0c 	.word	0x20000b0c
 8002d6c:	0800e504 	.word	0x0800e504
 8002d70:	0800e50c 	.word	0x0800e50c
 8002d74:	0800e514 	.word	0x0800e514
 8002d78:	0800e51c 	.word	0x0800e51c
 8002d7c:	0800e524 	.word	0x0800e524

08002d80 <warning_state>:
		}	}
  /* USER CODE END Start_Rec_Transmit */
}
//A.hamid 
void warning_state(void){//A.hamid 
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
				blink_color = 4; // Red
 8002d86:	4b18      	ldr	r3, [pc, #96]	; (8002de8 <warning_state+0x68>)
 8002d88:	2204      	movs	r2, #4
 8002d8a:	701a      	strb	r2, [r3, #0]
        vehicle_state=WARNING;
 8002d8c:	4b17      	ldr	r3, [pc, #92]	; (8002dec <warning_state+0x6c>)
 8002d8e:	2201      	movs	r2, #1
 8002d90:	701a      	strb	r2, [r3, #0]
				// HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
				// HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
				// HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET);

				LCD_clearScreen(); /* clear the LCD display */
 8002d92:	f7fe f9fc 	bl	800118e <LCD_clearScreen>
				LCD_displayString(" ");
 8002d96:	4816      	ldr	r0, [pc, #88]	; (8002df0 <warning_state+0x70>)
 8002d98:	f7fe f99c 	bl	80010d4 <LCD_displayString>
				LCD_displayStringRowColumn(1,3,"Warning!!");
 8002d9c:	4a15      	ldr	r2, [pc, #84]	; (8002df4 <warning_state+0x74>)
 8002d9e:	2103      	movs	r1, #3
 8002da0:	2001      	movs	r0, #1
 8002da2:	f7fe f9df 	bl	8001164 <LCD_displayStringRowColumn>
        for(int i=0; i<5 ; i++){
 8002da6:	2300      	movs	r3, #0
 8002da8:	607b      	str	r3, [r7, #4]
 8002daa:	e014      	b.n	8002dd6 <warning_state+0x56>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, SET);
 8002dac:	2201      	movs	r2, #1
 8002dae:	2108      	movs	r1, #8
 8002db0:	4811      	ldr	r0, [pc, #68]	; (8002df8 <warning_state+0x78>)
 8002db2:	f001 fc37 	bl	8004624 <HAL_GPIO_WritePin>
				osDelay(300);
 8002db6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002dba:	f004 fd41 	bl	8007840 <osDelay>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	2108      	movs	r1, #8
 8002dc2:	480d      	ldr	r0, [pc, #52]	; (8002df8 <warning_state+0x78>)
 8002dc4:	f001 fc2e 	bl	8004624 <HAL_GPIO_WritePin>
        osDelay(300);
 8002dc8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002dcc:	f004 fd38 	bl	8007840 <osDelay>
        for(int i=0; i<5 ; i++){
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	607b      	str	r3, [r7, #4]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2b04      	cmp	r3, #4
 8002dda:	dde7      	ble.n	8002dac <warning_state+0x2c>
				// memset((rx_data), '\0', strlen(rx_data));


				// osDelay(1000);

}
 8002ddc:	bf00      	nop
 8002dde:	bf00      	nop
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	20000b24 	.word	0x20000b24
 8002dec:	2000090c 	.word	0x2000090c
 8002df0:	0800e3e0 	.word	0x0800e3e0
 8002df4:	0800e530 	.word	0x0800e530
 8002df8:	40020800 	.word	0x40020800

08002dfc <safe_state>:
void safe_state(void){//A.hamid 
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
        vehicle_state=SAFE;
 8002e00:	4b07      	ldr	r3, [pc, #28]	; (8002e20 <safe_state+0x24>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);
 8002e06:	2200      	movs	r2, #0
 8002e08:	2108      	movs	r1, #8
 8002e0a:	4806      	ldr	r0, [pc, #24]	; (8002e24 <safe_state+0x28>)
 8002e0c:	f001 fc0a 	bl	8004624 <HAL_GPIO_WritePin>
				// memset((rx_data), '\0', strlen(rx_data));

				LCD_clearScreen(); /* clear the LCD display */
 8002e10:	f7fe f9bd 	bl	800118e <LCD_clearScreen>
				LCD_displayString(" ");
 8002e14:	4804      	ldr	r0, [pc, #16]	; (8002e28 <safe_state+0x2c>)
 8002e16:	f7fe f95d 	bl	80010d4 <LCD_displayString>
}
 8002e1a:	bf00      	nop
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	2000090c 	.word	0x2000090c
 8002e24:	40020800 	.word	0x40020800
 8002e28:	0800e3e0 	.word	0x0800e3e0

08002e2c <breaking_state>:

void breaking_state(void){//A.hamid 
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
    
    vehicle_state=BRAKING;
 8002e30:	4b09      	ldr	r3, [pc, #36]	; (8002e58 <breaking_state+0x2c>)
 8002e32:	2202      	movs	r2, #2
 8002e34:	701a      	strb	r2, [r3, #0]

    LCD_clearScreen(); /* clear the LCD display */
 8002e36:	f7fe f9aa 	bl	800118e <LCD_clearScreen>
    LCD_displayString(" ");
 8002e3a:	4808      	ldr	r0, [pc, #32]	; (8002e5c <breaking_state+0x30>)
 8002e3c:	f7fe f94a 	bl	80010d4 <LCD_displayString>
    LCD_displayStringRowColumn(1,3,"Break!!");
 8002e40:	4a07      	ldr	r2, [pc, #28]	; (8002e60 <breaking_state+0x34>)
 8002e42:	2103      	movs	r1, #3
 8002e44:	2001      	movs	r0, #1
 8002e46:	f7fe f98d 	bl	8001164 <LCD_displayStringRowColumn>

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, SET);
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	2108      	movs	r1, #8
 8002e4e:	4805      	ldr	r0, [pc, #20]	; (8002e64 <breaking_state+0x38>)
 8002e50:	f001 fbe8 	bl	8004624 <HAL_GPIO_WritePin>



}
 8002e54:	bf00      	nop
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	2000090c 	.word	0x2000090c
 8002e5c:	0800e3e0 	.word	0x0800e3e0
 8002e60:	0800e53c 	.word	0x0800e53c
 8002e64:	40020800 	.word	0x40020800

08002e68 <left_state>:
void left_state(void){
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0

        vehicle_state=LEFT;//A.hamid 
 8002e6c:	4b10      	ldr	r3, [pc, #64]	; (8002eb0 <left_state+0x48>)
 8002e6e:	2203      	movs	r2, #3
 8002e70:	701a      	strb	r2, [r3, #0]

				blink_color = 2; // Yellow
 8002e72:	4b10      	ldr	r3, [pc, #64]	; (8002eb4 <left_state+0x4c>)
 8002e74:	2202      	movs	r2, #2
 8002e76:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 8002e78:	2200      	movs	r2, #0
 8002e7a:	2101      	movs	r1, #1
 8002e7c:	480e      	ldr	r0, [pc, #56]	; (8002eb8 <left_state+0x50>)
 8002e7e:	f001 fbd1 	bl	8004624 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, SET);
 8002e82:	2201      	movs	r2, #1
 8002e84:	2102      	movs	r1, #2
 8002e86:	480c      	ldr	r0, [pc, #48]	; (8002eb8 <left_state+0x50>)
 8002e88:	f001 fbcc 	bl	8004624 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET);
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	2104      	movs	r1, #4
 8002e90:	4809      	ldr	r0, [pc, #36]	; (8002eb8 <left_state+0x50>)
 8002e92:	f001 fbc7 	bl	8004624 <HAL_GPIO_WritePin>
				// HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);  //A.hamid 
				// memset((rx_data), '\0', strlen(rx_data)); // delete all buffer after reading

				LCD_clearScreen(); /* clear the LCD display */
 8002e96:	f7fe f97a 	bl	800118e <LCD_clearScreen>
				LCD_displayString(" ");
 8002e9a:	4808      	ldr	r0, [pc, #32]	; (8002ebc <left_state+0x54>)
 8002e9c:	f7fe f91a 	bl	80010d4 <LCD_displayString>
				LCD_displayStringRowColumn(1,3,"Turn Left");
 8002ea0:	4a07      	ldr	r2, [pc, #28]	; (8002ec0 <left_state+0x58>)
 8002ea2:	2103      	movs	r1, #3
 8002ea4:	2001      	movs	r0, #1
 8002ea6:	f7fe f95d 	bl	8001164 <LCD_displayStringRowColumn>

}
 8002eaa:	bf00      	nop
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	2000090c 	.word	0x2000090c
 8002eb4:	20000b24 	.word	0x20000b24
 8002eb8:	40020800 	.word	0x40020800
 8002ebc:	0800e3e0 	.word	0x0800e3e0
 8002ec0:	0800e544 	.word	0x0800e544

08002ec4 <right_state>:
void right_state(void){
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
        vehicle_state=RIGHT;
 8002ec8:	4b10      	ldr	r3, [pc, #64]	; (8002f0c <right_state+0x48>)
 8002eca:	2204      	movs	r2, #4
 8002ecc:	701a      	strb	r2, [r3, #0]
				blink_color = 1; // Green
 8002ece:	4b10      	ldr	r3, [pc, #64]	; (8002f10 <right_state+0x4c>)
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	2101      	movs	r1, #1
 8002ed8:	480e      	ldr	r0, [pc, #56]	; (8002f14 <right_state+0x50>)
 8002eda:	f001 fba3 	bl	8004624 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 8002ede:	2200      	movs	r2, #0
 8002ee0:	2102      	movs	r1, #2
 8002ee2:	480c      	ldr	r0, [pc, #48]	; (8002f14 <right_state+0x50>)
 8002ee4:	f001 fb9e 	bl	8004624 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET);
 8002ee8:	2200      	movs	r2, #0
 8002eea:	2104      	movs	r1, #4
 8002eec:	4809      	ldr	r0, [pc, #36]	; (8002f14 <right_state+0x50>)
 8002eee:	f001 fb99 	bl	8004624 <HAL_GPIO_WritePin>
//				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);  //A.hamid 
				// memset((rx_data), '\0', strlen(rx_data)); // delete all buffer after reading
				LCD_clearScreen(); /* clear the LCD display */
 8002ef2:	f7fe f94c 	bl	800118e <LCD_clearScreen>
				LCD_displayString(" ");
 8002ef6:	4808      	ldr	r0, [pc, #32]	; (8002f18 <right_state+0x54>)
 8002ef8:	f7fe f8ec 	bl	80010d4 <LCD_displayString>
				LCD_displayStringRowColumn(1,3,"Turn Right");
 8002efc:	4a07      	ldr	r2, [pc, #28]	; (8002f1c <right_state+0x58>)
 8002efe:	2103      	movs	r1, #3
 8002f00:	2001      	movs	r0, #1
 8002f02:	f7fe f92f 	bl	8001164 <LCD_displayStringRowColumn>



}
 8002f06:	bf00      	nop
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	2000090c 	.word	0x2000090c
 8002f10:	20000b24 	.word	0x20000b24
 8002f14:	40020800 	.word	0x40020800
 8002f18:	0800e3e0 	.word	0x0800e3e0
 8002f1c:	0800e550 	.word	0x0800e550

08002f20 <straight_state>:
void straight_state(void){
 8002f20:	b580      	push	{r7, lr}
 8002f22:	af00      	add	r7, sp, #0

        vehicle_state=STRAIGHT;
 8002f24:	4b10      	ldr	r3, [pc, #64]	; (8002f68 <straight_state+0x48>)
 8002f26:	2205      	movs	r2, #5
 8002f28:	701a      	strb	r2, [r3, #0]
        blink_color = 3; // Blue
 8002f2a:	4b10      	ldr	r3, [pc, #64]	; (8002f6c <straight_state+0x4c>)
 8002f2c:	2203      	movs	r2, #3
 8002f2e:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 8002f30:	2200      	movs	r2, #0
 8002f32:	2101      	movs	r1, #1
 8002f34:	480e      	ldr	r0, [pc, #56]	; (8002f70 <straight_state+0x50>)
 8002f36:	f001 fb75 	bl	8004624 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	2102      	movs	r1, #2
 8002f3e:	480c      	ldr	r0, [pc, #48]	; (8002f70 <straight_state+0x50>)
 8002f40:	f001 fb70 	bl	8004624 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, SET);
 8002f44:	2201      	movs	r2, #1
 8002f46:	2104      	movs	r1, #4
 8002f48:	4809      	ldr	r0, [pc, #36]	; (8002f70 <straight_state+0x50>)
 8002f4a:	f001 fb6b 	bl	8004624 <HAL_GPIO_WritePin>
				// HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);  //A.hamid 
				// memset((rx_data), '\0', strlen(rx_data));  // delete all buffer after reading

				LCD_clearScreen(); /* clear the LCD display */
 8002f4e:	f7fe f91e 	bl	800118e <LCD_clearScreen>
				LCD_displayString(" ");
 8002f52:	4808      	ldr	r0, [pc, #32]	; (8002f74 <straight_state+0x54>)
 8002f54:	f7fe f8be 	bl	80010d4 <LCD_displayString>
				LCD_displayStringRowColumn(1,3,"Go Straight");
 8002f58:	4a07      	ldr	r2, [pc, #28]	; (8002f78 <straight_state+0x58>)
 8002f5a:	2103      	movs	r1, #3
 8002f5c:	2001      	movs	r0, #1
 8002f5e:	f7fe f901 	bl	8001164 <LCD_displayStringRowColumn>

}
 8002f62:	bf00      	nop
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	2000090c 	.word	0x2000090c
 8002f6c:	20000b24 	.word	0x20000b24
 8002f70:	40020800 	.word	0x40020800
 8002f74:	0800e3e0 	.word	0x0800e3e0
 8002f78:	0800e55c 	.word	0x0800e55c

08002f7c <HAL_GPIO_EXTI_Callback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	4603      	mov	r3, r0
 8002f84:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
//  UNUSED(GPIO_Pin);
	if(Routing_command==0){
 8002f86:	4b07      	ldr	r3, [pc, #28]	; (8002fa4 <HAL_GPIO_EXTI_Callback+0x28>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d105      	bne.n	8002f9a <HAL_GPIO_EXTI_Callback+0x1e>
		osDelay(20);
 8002f8e:	2014      	movs	r0, #20
 8002f90:	f004 fc56 	bl	8007840 <osDelay>
		Routing_command=1;
 8002f94:	4b03      	ldr	r3, [pc, #12]	; (8002fa4 <HAL_GPIO_EXTI_Callback+0x28>)
 8002f96:	2201      	movs	r2, #1
 8002f98:	601a      	str	r2, [r3, #0]


  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002f9a:	bf00      	nop
 8002f9c:	3708      	adds	r7, #8
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	20000b04 	.word	0x20000b04

08002fa8 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a04      	ldr	r2, [pc, #16]	; (8002fc8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d101      	bne.n	8002fbe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002fba:	f000 fc6f 	bl	800389c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002fbe:	bf00      	nop
 8002fc0:	3708      	adds	r7, #8
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	40001000 	.word	0x40001000

08002fcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002fd0:	b672      	cpsid	i
}
 8002fd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002fd4:	e7fe      	b.n	8002fd4 <Error_Handler+0x8>
	...

08002fd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fde:	2300      	movs	r3, #0
 8002fe0:	607b      	str	r3, [r7, #4]
 8002fe2:	4b12      	ldr	r3, [pc, #72]	; (800302c <HAL_MspInit+0x54>)
 8002fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe6:	4a11      	ldr	r2, [pc, #68]	; (800302c <HAL_MspInit+0x54>)
 8002fe8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fec:	6453      	str	r3, [r2, #68]	; 0x44
 8002fee:	4b0f      	ldr	r3, [pc, #60]	; (800302c <HAL_MspInit+0x54>)
 8002ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ff6:	607b      	str	r3, [r7, #4]
 8002ff8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	603b      	str	r3, [r7, #0]
 8002ffe:	4b0b      	ldr	r3, [pc, #44]	; (800302c <HAL_MspInit+0x54>)
 8003000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003002:	4a0a      	ldr	r2, [pc, #40]	; (800302c <HAL_MspInit+0x54>)
 8003004:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003008:	6413      	str	r3, [r2, #64]	; 0x40
 800300a:	4b08      	ldr	r3, [pc, #32]	; (800302c <HAL_MspInit+0x54>)
 800300c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003012:	603b      	str	r3, [r7, #0]
 8003014:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003016:	2200      	movs	r2, #0
 8003018:	210f      	movs	r1, #15
 800301a:	f06f 0001 	mvn.w	r0, #1
 800301e:	f000 fd39 	bl	8003a94 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003022:	bf00      	nop
 8003024:	3708      	adds	r7, #8
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	40023800 	.word	0x40023800

08003030 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b08a      	sub	sp, #40	; 0x28
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003038:	f107 0314 	add.w	r3, r7, #20
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	605a      	str	r2, [r3, #4]
 8003042:	609a      	str	r2, [r3, #8]
 8003044:	60da      	str	r2, [r3, #12]
 8003046:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a1d      	ldr	r2, [pc, #116]	; (80030c4 <HAL_TIM_Base_MspInit+0x94>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d134      	bne.n	80030bc <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003052:	2300      	movs	r3, #0
 8003054:	613b      	str	r3, [r7, #16]
 8003056:	4b1c      	ldr	r3, [pc, #112]	; (80030c8 <HAL_TIM_Base_MspInit+0x98>)
 8003058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800305a:	4a1b      	ldr	r2, [pc, #108]	; (80030c8 <HAL_TIM_Base_MspInit+0x98>)
 800305c:	f043 0301 	orr.w	r3, r3, #1
 8003060:	6453      	str	r3, [r2, #68]	; 0x44
 8003062:	4b19      	ldr	r3, [pc, #100]	; (80030c8 <HAL_TIM_Base_MspInit+0x98>)
 8003064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003066:	f003 0301 	and.w	r3, r3, #1
 800306a:	613b      	str	r3, [r7, #16]
 800306c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800306e:	2300      	movs	r3, #0
 8003070:	60fb      	str	r3, [r7, #12]
 8003072:	4b15      	ldr	r3, [pc, #84]	; (80030c8 <HAL_TIM_Base_MspInit+0x98>)
 8003074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003076:	4a14      	ldr	r2, [pc, #80]	; (80030c8 <HAL_TIM_Base_MspInit+0x98>)
 8003078:	f043 0310 	orr.w	r3, r3, #16
 800307c:	6313      	str	r3, [r2, #48]	; 0x30
 800307e:	4b12      	ldr	r3, [pc, #72]	; (80030c8 <HAL_TIM_Base_MspInit+0x98>)
 8003080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003082:	f003 0310 	and.w	r3, r3, #16
 8003086:	60fb      	str	r3, [r7, #12]
 8003088:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 800308a:	f44f 5328 	mov.w	r3, #10752	; 0x2a00
 800308e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003090:	2302      	movs	r3, #2
 8003092:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003094:	2300      	movs	r3, #0
 8003096:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003098:	2300      	movs	r3, #0
 800309a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800309c:	2301      	movs	r3, #1
 800309e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80030a0:	f107 0314 	add.w	r3, r7, #20
 80030a4:	4619      	mov	r1, r3
 80030a6:	4809      	ldr	r0, [pc, #36]	; (80030cc <HAL_TIM_Base_MspInit+0x9c>)
 80030a8:	f001 f920 	bl	80042ec <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 80030ac:	2200      	movs	r2, #0
 80030ae:	2105      	movs	r1, #5
 80030b0:	201b      	movs	r0, #27
 80030b2:	f000 fcef 	bl	8003a94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80030b6:	201b      	movs	r0, #27
 80030b8:	f000 fd08 	bl	8003acc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80030bc:	bf00      	nop
 80030be:	3728      	adds	r7, #40	; 0x28
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	40010000 	.word	0x40010000
 80030c8:	40023800 	.word	0x40023800
 80030cc:	40021000 	.word	0x40021000

080030d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b08e      	sub	sp, #56	; 0x38
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030dc:	2200      	movs	r2, #0
 80030de:	601a      	str	r2, [r3, #0]
 80030e0:	605a      	str	r2, [r3, #4]
 80030e2:	609a      	str	r2, [r3, #8]
 80030e4:	60da      	str	r2, [r3, #12]
 80030e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a67      	ldr	r2, [pc, #412]	; (800328c <HAL_UART_MspInit+0x1bc>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d163      	bne.n	80031ba <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80030f2:	2300      	movs	r3, #0
 80030f4:	623b      	str	r3, [r7, #32]
 80030f6:	4b66      	ldr	r3, [pc, #408]	; (8003290 <HAL_UART_MspInit+0x1c0>)
 80030f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030fa:	4a65      	ldr	r2, [pc, #404]	; (8003290 <HAL_UART_MspInit+0x1c0>)
 80030fc:	f043 0310 	orr.w	r3, r3, #16
 8003100:	6453      	str	r3, [r2, #68]	; 0x44
 8003102:	4b63      	ldr	r3, [pc, #396]	; (8003290 <HAL_UART_MspInit+0x1c0>)
 8003104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003106:	f003 0310 	and.w	r3, r3, #16
 800310a:	623b      	str	r3, [r7, #32]
 800310c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800310e:	2300      	movs	r3, #0
 8003110:	61fb      	str	r3, [r7, #28]
 8003112:	4b5f      	ldr	r3, [pc, #380]	; (8003290 <HAL_UART_MspInit+0x1c0>)
 8003114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003116:	4a5e      	ldr	r2, [pc, #376]	; (8003290 <HAL_UART_MspInit+0x1c0>)
 8003118:	f043 0301 	orr.w	r3, r3, #1
 800311c:	6313      	str	r3, [r2, #48]	; 0x30
 800311e:	4b5c      	ldr	r3, [pc, #368]	; (8003290 <HAL_UART_MspInit+0x1c0>)
 8003120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003122:	f003 0301 	and.w	r3, r3, #1
 8003126:	61fb      	str	r3, [r7, #28]
 8003128:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800312a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800312e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003130:	2302      	movs	r3, #2
 8003132:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003134:	2300      	movs	r3, #0
 8003136:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003138:	2303      	movs	r3, #3
 800313a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800313c:	2307      	movs	r3, #7
 800313e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003140:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003144:	4619      	mov	r1, r3
 8003146:	4853      	ldr	r0, [pc, #332]	; (8003294 <HAL_UART_MspInit+0x1c4>)
 8003148:	f001 f8d0 	bl	80042ec <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800314c:	4b52      	ldr	r3, [pc, #328]	; (8003298 <HAL_UART_MspInit+0x1c8>)
 800314e:	4a53      	ldr	r2, [pc, #332]	; (800329c <HAL_UART_MspInit+0x1cc>)
 8003150:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003152:	4b51      	ldr	r3, [pc, #324]	; (8003298 <HAL_UART_MspInit+0x1c8>)
 8003154:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003158:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800315a:	4b4f      	ldr	r3, [pc, #316]	; (8003298 <HAL_UART_MspInit+0x1c8>)
 800315c:	2200      	movs	r2, #0
 800315e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003160:	4b4d      	ldr	r3, [pc, #308]	; (8003298 <HAL_UART_MspInit+0x1c8>)
 8003162:	2200      	movs	r2, #0
 8003164:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003166:	4b4c      	ldr	r3, [pc, #304]	; (8003298 <HAL_UART_MspInit+0x1c8>)
 8003168:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800316c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800316e:	4b4a      	ldr	r3, [pc, #296]	; (8003298 <HAL_UART_MspInit+0x1c8>)
 8003170:	2200      	movs	r2, #0
 8003172:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003174:	4b48      	ldr	r3, [pc, #288]	; (8003298 <HAL_UART_MspInit+0x1c8>)
 8003176:	2200      	movs	r2, #0
 8003178:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800317a:	4b47      	ldr	r3, [pc, #284]	; (8003298 <HAL_UART_MspInit+0x1c8>)
 800317c:	2200      	movs	r2, #0
 800317e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003180:	4b45      	ldr	r3, [pc, #276]	; (8003298 <HAL_UART_MspInit+0x1c8>)
 8003182:	2200      	movs	r2, #0
 8003184:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003186:	4b44      	ldr	r3, [pc, #272]	; (8003298 <HAL_UART_MspInit+0x1c8>)
 8003188:	2200      	movs	r2, #0
 800318a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800318c:	4842      	ldr	r0, [pc, #264]	; (8003298 <HAL_UART_MspInit+0x1c8>)
 800318e:	f000 fcab 	bl	8003ae8 <HAL_DMA_Init>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d001      	beq.n	800319c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8003198:	f7ff ff18 	bl	8002fcc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a3e      	ldr	r2, [pc, #248]	; (8003298 <HAL_UART_MspInit+0x1c8>)
 80031a0:	639a      	str	r2, [r3, #56]	; 0x38
 80031a2:	4a3d      	ldr	r2, [pc, #244]	; (8003298 <HAL_UART_MspInit+0x1c8>)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80031a8:	2200      	movs	r2, #0
 80031aa:	2105      	movs	r1, #5
 80031ac:	2025      	movs	r0, #37	; 0x25
 80031ae:	f000 fc71 	bl	8003a94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80031b2:	2025      	movs	r0, #37	; 0x25
 80031b4:	f000 fc8a 	bl	8003acc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80031b8:	e10f      	b.n	80033da <HAL_UART_MspInit+0x30a>
  else if(huart->Instance==USART2)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a38      	ldr	r2, [pc, #224]	; (80032a0 <HAL_UART_MspInit+0x1d0>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d173      	bne.n	80032ac <HAL_UART_MspInit+0x1dc>
    __HAL_RCC_USART2_CLK_ENABLE();
 80031c4:	2300      	movs	r3, #0
 80031c6:	61bb      	str	r3, [r7, #24]
 80031c8:	4b31      	ldr	r3, [pc, #196]	; (8003290 <HAL_UART_MspInit+0x1c0>)
 80031ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031cc:	4a30      	ldr	r2, [pc, #192]	; (8003290 <HAL_UART_MspInit+0x1c0>)
 80031ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031d2:	6413      	str	r3, [r2, #64]	; 0x40
 80031d4:	4b2e      	ldr	r3, [pc, #184]	; (8003290 <HAL_UART_MspInit+0x1c0>)
 80031d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031dc:	61bb      	str	r3, [r7, #24]
 80031de:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031e0:	2300      	movs	r3, #0
 80031e2:	617b      	str	r3, [r7, #20]
 80031e4:	4b2a      	ldr	r3, [pc, #168]	; (8003290 <HAL_UART_MspInit+0x1c0>)
 80031e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e8:	4a29      	ldr	r2, [pc, #164]	; (8003290 <HAL_UART_MspInit+0x1c0>)
 80031ea:	f043 0301 	orr.w	r3, r3, #1
 80031ee:	6313      	str	r3, [r2, #48]	; 0x30
 80031f0:	4b27      	ldr	r3, [pc, #156]	; (8003290 <HAL_UART_MspInit+0x1c0>)
 80031f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f4:	f003 0301 	and.w	r3, r3, #1
 80031f8:	617b      	str	r3, [r7, #20]
 80031fa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80031fc:	230c      	movs	r3, #12
 80031fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003200:	2302      	movs	r3, #2
 8003202:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003204:	2300      	movs	r3, #0
 8003206:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003208:	2303      	movs	r3, #3
 800320a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800320c:	2307      	movs	r3, #7
 800320e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003210:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003214:	4619      	mov	r1, r3
 8003216:	481f      	ldr	r0, [pc, #124]	; (8003294 <HAL_UART_MspInit+0x1c4>)
 8003218:	f001 f868 	bl	80042ec <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800321c:	4b21      	ldr	r3, [pc, #132]	; (80032a4 <HAL_UART_MspInit+0x1d4>)
 800321e:	4a22      	ldr	r2, [pc, #136]	; (80032a8 <HAL_UART_MspInit+0x1d8>)
 8003220:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003222:	4b20      	ldr	r3, [pc, #128]	; (80032a4 <HAL_UART_MspInit+0x1d4>)
 8003224:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003228:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800322a:	4b1e      	ldr	r3, [pc, #120]	; (80032a4 <HAL_UART_MspInit+0x1d4>)
 800322c:	2200      	movs	r2, #0
 800322e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003230:	4b1c      	ldr	r3, [pc, #112]	; (80032a4 <HAL_UART_MspInit+0x1d4>)
 8003232:	2200      	movs	r2, #0
 8003234:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003236:	4b1b      	ldr	r3, [pc, #108]	; (80032a4 <HAL_UART_MspInit+0x1d4>)
 8003238:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800323c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800323e:	4b19      	ldr	r3, [pc, #100]	; (80032a4 <HAL_UART_MspInit+0x1d4>)
 8003240:	2200      	movs	r2, #0
 8003242:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003244:	4b17      	ldr	r3, [pc, #92]	; (80032a4 <HAL_UART_MspInit+0x1d4>)
 8003246:	2200      	movs	r2, #0
 8003248:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800324a:	4b16      	ldr	r3, [pc, #88]	; (80032a4 <HAL_UART_MspInit+0x1d4>)
 800324c:	2200      	movs	r2, #0
 800324e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003250:	4b14      	ldr	r3, [pc, #80]	; (80032a4 <HAL_UART_MspInit+0x1d4>)
 8003252:	2200      	movs	r2, #0
 8003254:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003256:	4b13      	ldr	r3, [pc, #76]	; (80032a4 <HAL_UART_MspInit+0x1d4>)
 8003258:	2200      	movs	r2, #0
 800325a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800325c:	4811      	ldr	r0, [pc, #68]	; (80032a4 <HAL_UART_MspInit+0x1d4>)
 800325e:	f000 fc43 	bl	8003ae8 <HAL_DMA_Init>
 8003262:	4603      	mov	r3, r0
 8003264:	2b00      	cmp	r3, #0
 8003266:	d001      	beq.n	800326c <HAL_UART_MspInit+0x19c>
      Error_Handler();
 8003268:	f7ff feb0 	bl	8002fcc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	4a0d      	ldr	r2, [pc, #52]	; (80032a4 <HAL_UART_MspInit+0x1d4>)
 8003270:	639a      	str	r2, [r3, #56]	; 0x38
 8003272:	4a0c      	ldr	r2, [pc, #48]	; (80032a4 <HAL_UART_MspInit+0x1d4>)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003278:	2200      	movs	r2, #0
 800327a:	2105      	movs	r1, #5
 800327c:	2026      	movs	r0, #38	; 0x26
 800327e:	f000 fc09 	bl	8003a94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003282:	2026      	movs	r0, #38	; 0x26
 8003284:	f000 fc22 	bl	8003acc <HAL_NVIC_EnableIRQ>
}
 8003288:	e0a7      	b.n	80033da <HAL_UART_MspInit+0x30a>
 800328a:	bf00      	nop
 800328c:	40011000 	.word	0x40011000
 8003290:	40023800 	.word	0x40023800
 8003294:	40020000 	.word	0x40020000
 8003298:	20000360 	.word	0x20000360
 800329c:	40026440 	.word	0x40026440
 80032a0:	40004400 	.word	0x40004400
 80032a4:	200003c0 	.word	0x200003c0
 80032a8:	40026088 	.word	0x40026088
  else if(huart->Instance==USART3)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a4c      	ldr	r2, [pc, #304]	; (80033e4 <HAL_UART_MspInit+0x314>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	f040 8091 	bne.w	80033da <HAL_UART_MspInit+0x30a>
    __HAL_RCC_USART3_CLK_ENABLE();
 80032b8:	2300      	movs	r3, #0
 80032ba:	613b      	str	r3, [r7, #16]
 80032bc:	4b4a      	ldr	r3, [pc, #296]	; (80033e8 <HAL_UART_MspInit+0x318>)
 80032be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c0:	4a49      	ldr	r2, [pc, #292]	; (80033e8 <HAL_UART_MspInit+0x318>)
 80032c2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032c6:	6413      	str	r3, [r2, #64]	; 0x40
 80032c8:	4b47      	ldr	r3, [pc, #284]	; (80033e8 <HAL_UART_MspInit+0x318>)
 80032ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032d0:	613b      	str	r3, [r7, #16]
 80032d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032d4:	2300      	movs	r3, #0
 80032d6:	60fb      	str	r3, [r7, #12]
 80032d8:	4b43      	ldr	r3, [pc, #268]	; (80033e8 <HAL_UART_MspInit+0x318>)
 80032da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032dc:	4a42      	ldr	r2, [pc, #264]	; (80033e8 <HAL_UART_MspInit+0x318>)
 80032de:	f043 0302 	orr.w	r3, r3, #2
 80032e2:	6313      	str	r3, [r2, #48]	; 0x30
 80032e4:	4b40      	ldr	r3, [pc, #256]	; (80033e8 <HAL_UART_MspInit+0x318>)
 80032e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e8:	f003 0302 	and.w	r3, r3, #2
 80032ec:	60fb      	str	r3, [r7, #12]
 80032ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80032f0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80032f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032f6:	2302      	movs	r3, #2
 80032f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032fa:	2300      	movs	r3, #0
 80032fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032fe:	2303      	movs	r3, #3
 8003300:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003302:	2307      	movs	r3, #7
 8003304:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003306:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800330a:	4619      	mov	r1, r3
 800330c:	4837      	ldr	r0, [pc, #220]	; (80033ec <HAL_UART_MspInit+0x31c>)
 800330e:	f000 ffed 	bl	80042ec <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8003312:	4b37      	ldr	r3, [pc, #220]	; (80033f0 <HAL_UART_MspInit+0x320>)
 8003314:	4a37      	ldr	r2, [pc, #220]	; (80033f4 <HAL_UART_MspInit+0x324>)
 8003316:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8003318:	4b35      	ldr	r3, [pc, #212]	; (80033f0 <HAL_UART_MspInit+0x320>)
 800331a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800331e:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003320:	4b33      	ldr	r3, [pc, #204]	; (80033f0 <HAL_UART_MspInit+0x320>)
 8003322:	2240      	movs	r2, #64	; 0x40
 8003324:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003326:	4b32      	ldr	r3, [pc, #200]	; (80033f0 <HAL_UART_MspInit+0x320>)
 8003328:	2200      	movs	r2, #0
 800332a:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800332c:	4b30      	ldr	r3, [pc, #192]	; (80033f0 <HAL_UART_MspInit+0x320>)
 800332e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003332:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003334:	4b2e      	ldr	r3, [pc, #184]	; (80033f0 <HAL_UART_MspInit+0x320>)
 8003336:	2200      	movs	r2, #0
 8003338:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800333a:	4b2d      	ldr	r3, [pc, #180]	; (80033f0 <HAL_UART_MspInit+0x320>)
 800333c:	2200      	movs	r2, #0
 800333e:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003340:	4b2b      	ldr	r3, [pc, #172]	; (80033f0 <HAL_UART_MspInit+0x320>)
 8003342:	2200      	movs	r2, #0
 8003344:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003346:	4b2a      	ldr	r3, [pc, #168]	; (80033f0 <HAL_UART_MspInit+0x320>)
 8003348:	2200      	movs	r2, #0
 800334a:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800334c:	4b28      	ldr	r3, [pc, #160]	; (80033f0 <HAL_UART_MspInit+0x320>)
 800334e:	2200      	movs	r2, #0
 8003350:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003352:	4827      	ldr	r0, [pc, #156]	; (80033f0 <HAL_UART_MspInit+0x320>)
 8003354:	f000 fbc8 	bl	8003ae8 <HAL_DMA_Init>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <HAL_UART_MspInit+0x292>
      Error_Handler();
 800335e:	f7ff fe35 	bl	8002fcc <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a22      	ldr	r2, [pc, #136]	; (80033f0 <HAL_UART_MspInit+0x320>)
 8003366:	635a      	str	r2, [r3, #52]	; 0x34
 8003368:	4a21      	ldr	r2, [pc, #132]	; (80033f0 <HAL_UART_MspInit+0x320>)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800336e:	4b22      	ldr	r3, [pc, #136]	; (80033f8 <HAL_UART_MspInit+0x328>)
 8003370:	4a22      	ldr	r2, [pc, #136]	; (80033fc <HAL_UART_MspInit+0x32c>)
 8003372:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003374:	4b20      	ldr	r3, [pc, #128]	; (80033f8 <HAL_UART_MspInit+0x328>)
 8003376:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800337a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800337c:	4b1e      	ldr	r3, [pc, #120]	; (80033f8 <HAL_UART_MspInit+0x328>)
 800337e:	2200      	movs	r2, #0
 8003380:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003382:	4b1d      	ldr	r3, [pc, #116]	; (80033f8 <HAL_UART_MspInit+0x328>)
 8003384:	2200      	movs	r2, #0
 8003386:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003388:	4b1b      	ldr	r3, [pc, #108]	; (80033f8 <HAL_UART_MspInit+0x328>)
 800338a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800338e:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003390:	4b19      	ldr	r3, [pc, #100]	; (80033f8 <HAL_UART_MspInit+0x328>)
 8003392:	2200      	movs	r2, #0
 8003394:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003396:	4b18      	ldr	r3, [pc, #96]	; (80033f8 <HAL_UART_MspInit+0x328>)
 8003398:	2200      	movs	r2, #0
 800339a:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800339c:	4b16      	ldr	r3, [pc, #88]	; (80033f8 <HAL_UART_MspInit+0x328>)
 800339e:	2200      	movs	r2, #0
 80033a0:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80033a2:	4b15      	ldr	r3, [pc, #84]	; (80033f8 <HAL_UART_MspInit+0x328>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80033a8:	4b13      	ldr	r3, [pc, #76]	; (80033f8 <HAL_UART_MspInit+0x328>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80033ae:	4812      	ldr	r0, [pc, #72]	; (80033f8 <HAL_UART_MspInit+0x328>)
 80033b0:	f000 fb9a 	bl	8003ae8 <HAL_DMA_Init>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d001      	beq.n	80033be <HAL_UART_MspInit+0x2ee>
      Error_Handler();
 80033ba:	f7ff fe07 	bl	8002fcc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a0d      	ldr	r2, [pc, #52]	; (80033f8 <HAL_UART_MspInit+0x328>)
 80033c2:	639a      	str	r2, [r3, #56]	; 0x38
 80033c4:	4a0c      	ldr	r2, [pc, #48]	; (80033f8 <HAL_UART_MspInit+0x328>)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80033ca:	2200      	movs	r2, #0
 80033cc:	2105      	movs	r1, #5
 80033ce:	2027      	movs	r0, #39	; 0x27
 80033d0:	f000 fb60 	bl	8003a94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80033d4:	2027      	movs	r0, #39	; 0x27
 80033d6:	f000 fb79 	bl	8003acc <HAL_NVIC_EnableIRQ>
}
 80033da:	bf00      	nop
 80033dc:	3738      	adds	r7, #56	; 0x38
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	40004800 	.word	0x40004800
 80033e8:	40023800 	.word	0x40023800
 80033ec:	40020400 	.word	0x40020400
 80033f0:	20000420 	.word	0x20000420
 80033f4:	40026058 	.word	0x40026058
 80033f8:	20000480 	.word	0x20000480
 80033fc:	40026028 	.word	0x40026028

08003400 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b08e      	sub	sp, #56	; 0x38
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003408:	2300      	movs	r3, #0
 800340a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800340c:	2300      	movs	r3, #0
 800340e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003410:	2300      	movs	r3, #0
 8003412:	60fb      	str	r3, [r7, #12]
 8003414:	4b33      	ldr	r3, [pc, #204]	; (80034e4 <HAL_InitTick+0xe4>)
 8003416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003418:	4a32      	ldr	r2, [pc, #200]	; (80034e4 <HAL_InitTick+0xe4>)
 800341a:	f043 0310 	orr.w	r3, r3, #16
 800341e:	6413      	str	r3, [r2, #64]	; 0x40
 8003420:	4b30      	ldr	r3, [pc, #192]	; (80034e4 <HAL_InitTick+0xe4>)
 8003422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003424:	f003 0310 	and.w	r3, r3, #16
 8003428:	60fb      	str	r3, [r7, #12]
 800342a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800342c:	f107 0210 	add.w	r2, r7, #16
 8003430:	f107 0314 	add.w	r3, r7, #20
 8003434:	4611      	mov	r1, r2
 8003436:	4618      	mov	r0, r3
 8003438:	f001 fdbe 	bl	8004fb8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800343c:	6a3b      	ldr	r3, [r7, #32]
 800343e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003442:	2b00      	cmp	r3, #0
 8003444:	d103      	bne.n	800344e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003446:	f001 fd8f 	bl	8004f68 <HAL_RCC_GetPCLK1Freq>
 800344a:	6378      	str	r0, [r7, #52]	; 0x34
 800344c:	e004      	b.n	8003458 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800344e:	f001 fd8b 	bl	8004f68 <HAL_RCC_GetPCLK1Freq>
 8003452:	4603      	mov	r3, r0
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800345a:	4a23      	ldr	r2, [pc, #140]	; (80034e8 <HAL_InitTick+0xe8>)
 800345c:	fba2 2303 	umull	r2, r3, r2, r3
 8003460:	0c9b      	lsrs	r3, r3, #18
 8003462:	3b01      	subs	r3, #1
 8003464:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003466:	4b21      	ldr	r3, [pc, #132]	; (80034ec <HAL_InitTick+0xec>)
 8003468:	4a21      	ldr	r2, [pc, #132]	; (80034f0 <HAL_InitTick+0xf0>)
 800346a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800346c:	4b1f      	ldr	r3, [pc, #124]	; (80034ec <HAL_InitTick+0xec>)
 800346e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003472:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003474:	4a1d      	ldr	r2, [pc, #116]	; (80034ec <HAL_InitTick+0xec>)
 8003476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003478:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800347a:	4b1c      	ldr	r3, [pc, #112]	; (80034ec <HAL_InitTick+0xec>)
 800347c:	2200      	movs	r2, #0
 800347e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003480:	4b1a      	ldr	r3, [pc, #104]	; (80034ec <HAL_InitTick+0xec>)
 8003482:	2200      	movs	r2, #0
 8003484:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003486:	4b19      	ldr	r3, [pc, #100]	; (80034ec <HAL_InitTick+0xec>)
 8003488:	2200      	movs	r2, #0
 800348a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800348c:	4817      	ldr	r0, [pc, #92]	; (80034ec <HAL_InitTick+0xec>)
 800348e:	f001 fdc5 	bl	800501c <HAL_TIM_Base_Init>
 8003492:	4603      	mov	r3, r0
 8003494:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8003498:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800349c:	2b00      	cmp	r3, #0
 800349e:	d11b      	bne.n	80034d8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80034a0:	4812      	ldr	r0, [pc, #72]	; (80034ec <HAL_InitTick+0xec>)
 80034a2:	f001 fe0b 	bl	80050bc <HAL_TIM_Base_Start_IT>
 80034a6:	4603      	mov	r3, r0
 80034a8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80034ac:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d111      	bne.n	80034d8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80034b4:	2036      	movs	r0, #54	; 0x36
 80034b6:	f000 fb09 	bl	8003acc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2b0f      	cmp	r3, #15
 80034be:	d808      	bhi.n	80034d2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80034c0:	2200      	movs	r2, #0
 80034c2:	6879      	ldr	r1, [r7, #4]
 80034c4:	2036      	movs	r0, #54	; 0x36
 80034c6:	f000 fae5 	bl	8003a94 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80034ca:	4a0a      	ldr	r2, [pc, #40]	; (80034f4 <HAL_InitTick+0xf4>)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6013      	str	r3, [r2, #0]
 80034d0:	e002      	b.n	80034d8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80034d8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3738      	adds	r7, #56	; 0x38
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	40023800 	.word	0x40023800
 80034e8:	431bde83 	.word	0x431bde83
 80034ec:	20000b68 	.word	0x20000b68
 80034f0:	40001000 	.word	0x40001000
 80034f4:	20000010 	.word	0x20000010

080034f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034f8:	b480      	push	{r7}
 80034fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 80034fc:	e7fe      	b.n	80034fc <NMI_Handler+0x4>

080034fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034fe:	b480      	push	{r7}
 8003500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003502:	e7fe      	b.n	8003502 <HardFault_Handler+0x4>

08003504 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003504:	b480      	push	{r7}
 8003506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003508:	e7fe      	b.n	8003508 <MemManage_Handler+0x4>

0800350a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800350a:	b480      	push	{r7}
 800350c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800350e:	e7fe      	b.n	800350e <BusFault_Handler+0x4>

08003510 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003510:	b480      	push	{r7}
 8003512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003514:	e7fe      	b.n	8003514 <UsageFault_Handler+0x4>

08003516 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003516:	b480      	push	{r7}
 8003518:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800351a:	bf00      	nop
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003528:	2001      	movs	r0, #1
 800352a:	f001 f895 	bl	8004658 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800352e:	bf00      	nop
 8003530:	bd80      	pop	{r7, pc}
	...

08003534 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003538:	4802      	ldr	r0, [pc, #8]	; (8003544 <DMA1_Stream1_IRQHandler+0x10>)
 800353a:	f000 fc6d 	bl	8003e18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800353e:	bf00      	nop
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	20000480 	.word	0x20000480

08003548 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800354c:	4802      	ldr	r0, [pc, #8]	; (8003558 <DMA1_Stream3_IRQHandler+0x10>)
 800354e:	f000 fc63 	bl	8003e18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003552:	bf00      	nop
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	20000420 	.word	0x20000420

0800355c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003560:	4802      	ldr	r0, [pc, #8]	; (800356c <DMA1_Stream5_IRQHandler+0x10>)
 8003562:	f000 fc59 	bl	8003e18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003566:	bf00      	nop
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	200003c0 	.word	0x200003c0

08003570 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003574:	4802      	ldr	r0, [pc, #8]	; (8003580 <TIM1_CC_IRQHandler+0x10>)
 8003576:	f001 ff93 	bl	80054a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800357a:	bf00      	nop
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	2000024c 	.word	0x2000024c

08003584 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	uint32_t tmp = 0;
 800358a:	2300      	movs	r3, #0
 800358c:	60fb      	str	r3, [r7, #12]
	uint8_t error;

	if((__HAL_UART_GET_FLAG(&huart1,UART_FLAG_IDLE) != RESET))
 800358e:	4b1a      	ldr	r3, [pc, #104]	; (80035f8 <USART1_IRQHandler+0x74>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0310 	and.w	r3, r3, #16
 8003598:	2b10      	cmp	r3, #16
 800359a:	d126      	bne.n	80035ea <USART1_IRQHandler+0x66>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart1);
 800359c:	2300      	movs	r3, #0
 800359e:	607b      	str	r3, [r7, #4]
 80035a0:	4b15      	ldr	r3, [pc, #84]	; (80035f8 <USART1_IRQHandler+0x74>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	607b      	str	r3, [r7, #4]
 80035a8:	4b13      	ldr	r3, [pc, #76]	; (80035f8 <USART1_IRQHandler+0x74>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	607b      	str	r3, [r7, #4]
 80035b0:	687b      	ldr	r3, [r7, #4]

		tmp = huart1.Instance->SR;
 80035b2:	4b11      	ldr	r3, [pc, #68]	; (80035f8 <USART1_IRQHandler+0x74>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	60fb      	str	r3, [r7, #12]
		tmp = huart1.Instance->DR;
 80035ba:	4b0f      	ldr	r3, [pc, #60]	; (80035f8 <USART1_IRQHandler+0x74>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	60fb      	str	r3, [r7, #12]

		HAL_UART_DMAStop(&huart1);
 80035c2:	480d      	ldr	r0, [pc, #52]	; (80035f8 <USART1_IRQHandler+0x74>)
 80035c4:	f002 fe50 	bl	8006268 <HAL_UART_DMAStop>

		tmp =  USART_BUF_SIZE - hdma_usart1_rx.Instance->NDTR;
 80035c8:	4b0c      	ldr	r3, [pc, #48]	; (80035fc <USART1_IRQHandler+0x78>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80035d2:	60fb      	str	r3, [r7, #12]

		HAL_UART_Receive_DMA(&huart1, g_usart1_rx_buf, USART_BUF_SIZE);
 80035d4:	2240      	movs	r2, #64	; 0x40
 80035d6:	490a      	ldr	r1, [pc, #40]	; (8003600 <USART1_IRQHandler+0x7c>)
 80035d8:	4807      	ldr	r0, [pc, #28]	; (80035f8 <USART1_IRQHandler+0x74>)
 80035da:	f002 fe15 	bl	8006208 <HAL_UART_Receive_DMA>

		error=Lidar_get_distance(g_usart1_rx_buf, 9);
 80035de:	2109      	movs	r1, #9
 80035e0:	4807      	ldr	r0, [pc, #28]	; (8003600 <USART1_IRQHandler+0x7c>)
 80035e2:	f7fd fe11 	bl	8001208 <Lidar_get_distance>
 80035e6:	4603      	mov	r3, r0
 80035e8:	72fb      	strb	r3, [r7, #11]
	}
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80035ea:	4803      	ldr	r0, [pc, #12]	; (80035f8 <USART1_IRQHandler+0x74>)
 80035ec:	f002 ff20 	bl	8006430 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80035f0:	bf00      	nop
 80035f2:	3710      	adds	r7, #16
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	20000294 	.word	0x20000294
 80035fc:	20000360 	.word	0x20000360
 8003600:	20000b28 	.word	0x20000b28

08003604 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003608:	4802      	ldr	r0, [pc, #8]	; (8003614 <USART2_IRQHandler+0x10>)
 800360a:	f002 ff11 	bl	8006430 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800360e:	bf00      	nop
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	200002d8 	.word	0x200002d8

08003618 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800361c:	4802      	ldr	r0, [pc, #8]	; (8003628 <USART3_IRQHandler+0x10>)
 800361e:	f002 ff07 	bl	8006430 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003622:	bf00      	nop
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	2000031c 	.word	0x2000031c

0800362c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003630:	4802      	ldr	r0, [pc, #8]	; (800363c <TIM6_DAC_IRQHandler+0x10>)
 8003632:	f001 ff35 	bl	80054a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003636:	bf00      	nop
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	20000b68 	.word	0x20000b68

08003640 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003644:	4802      	ldr	r0, [pc, #8]	; (8003650 <DMA2_Stream2_IRQHandler+0x10>)
 8003646:	f000 fbe7 	bl	8003e18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800364a:	bf00      	nop
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	20000360 	.word	0x20000360

08003654 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0
  return 1;
 8003658:	2301      	movs	r3, #1
}
 800365a:	4618      	mov	r0, r3
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr

08003664 <_kill>:

int _kill(int pid, int sig)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b082      	sub	sp, #8
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800366e:	f006 fd85 	bl	800a17c <__errno>
 8003672:	4603      	mov	r3, r0
 8003674:	2216      	movs	r2, #22
 8003676:	601a      	str	r2, [r3, #0]
  return -1;
 8003678:	f04f 33ff 	mov.w	r3, #4294967295
}
 800367c:	4618      	mov	r0, r3
 800367e:	3708      	adds	r7, #8
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}

08003684 <_exit>:

void _exit (int status)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b082      	sub	sp, #8
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800368c:	f04f 31ff 	mov.w	r1, #4294967295
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f7ff ffe7 	bl	8003664 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003696:	e7fe      	b.n	8003696 <_exit+0x12>

08003698 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b086      	sub	sp, #24
 800369c:	af00      	add	r7, sp, #0
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036a4:	2300      	movs	r3, #0
 80036a6:	617b      	str	r3, [r7, #20]
 80036a8:	e00a      	b.n	80036c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80036aa:	f3af 8000 	nop.w
 80036ae:	4601      	mov	r1, r0
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	1c5a      	adds	r2, r3, #1
 80036b4:	60ba      	str	r2, [r7, #8]
 80036b6:	b2ca      	uxtb	r2, r1
 80036b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	3301      	adds	r3, #1
 80036be:	617b      	str	r3, [r7, #20]
 80036c0:	697a      	ldr	r2, [r7, #20]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	429a      	cmp	r2, r3
 80036c6:	dbf0      	blt.n	80036aa <_read+0x12>
  }

  return len;
 80036c8:	687b      	ldr	r3, [r7, #4]
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3718      	adds	r7, #24
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80036d2:	b580      	push	{r7, lr}
 80036d4:	b086      	sub	sp, #24
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	60f8      	str	r0, [r7, #12]
 80036da:	60b9      	str	r1, [r7, #8]
 80036dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036de:	2300      	movs	r3, #0
 80036e0:	617b      	str	r3, [r7, #20]
 80036e2:	e009      	b.n	80036f8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	1c5a      	adds	r2, r3, #1
 80036e8:	60ba      	str	r2, [r7, #8]
 80036ea:	781b      	ldrb	r3, [r3, #0]
 80036ec:	4618      	mov	r0, r3
 80036ee:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	3301      	adds	r3, #1
 80036f6:	617b      	str	r3, [r7, #20]
 80036f8:	697a      	ldr	r2, [r7, #20]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	dbf1      	blt.n	80036e4 <_write+0x12>
  }
  return len;
 8003700:	687b      	ldr	r3, [r7, #4]
}
 8003702:	4618      	mov	r0, r3
 8003704:	3718      	adds	r7, #24
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}

0800370a <_close>:

int _close(int file)
{
 800370a:	b480      	push	{r7}
 800370c:	b083      	sub	sp, #12
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003712:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003716:	4618      	mov	r0, r3
 8003718:	370c      	adds	r7, #12
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr

08003722 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003722:	b480      	push	{r7}
 8003724:	b083      	sub	sp, #12
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
 800372a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003732:	605a      	str	r2, [r3, #4]
  return 0;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr

08003742 <_isatty>:

int _isatty(int file)
{
 8003742:	b480      	push	{r7}
 8003744:	b083      	sub	sp, #12
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800374a:	2301      	movs	r3, #1
}
 800374c:	4618      	mov	r0, r3
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003758:	b480      	push	{r7}
 800375a:	b085      	sub	sp, #20
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003764:	2300      	movs	r3, #0
}
 8003766:	4618      	mov	r0, r3
 8003768:	3714      	adds	r7, #20
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
	...

08003774 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b086      	sub	sp, #24
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800377c:	4a14      	ldr	r2, [pc, #80]	; (80037d0 <_sbrk+0x5c>)
 800377e:	4b15      	ldr	r3, [pc, #84]	; (80037d4 <_sbrk+0x60>)
 8003780:	1ad3      	subs	r3, r2, r3
 8003782:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003788:	4b13      	ldr	r3, [pc, #76]	; (80037d8 <_sbrk+0x64>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d102      	bne.n	8003796 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003790:	4b11      	ldr	r3, [pc, #68]	; (80037d8 <_sbrk+0x64>)
 8003792:	4a12      	ldr	r2, [pc, #72]	; (80037dc <_sbrk+0x68>)
 8003794:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003796:	4b10      	ldr	r3, [pc, #64]	; (80037d8 <_sbrk+0x64>)
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4413      	add	r3, r2
 800379e:	693a      	ldr	r2, [r7, #16]
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d207      	bcs.n	80037b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80037a4:	f006 fcea 	bl	800a17c <__errno>
 80037a8:	4603      	mov	r3, r0
 80037aa:	220c      	movs	r2, #12
 80037ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80037ae:	f04f 33ff 	mov.w	r3, #4294967295
 80037b2:	e009      	b.n	80037c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80037b4:	4b08      	ldr	r3, [pc, #32]	; (80037d8 <_sbrk+0x64>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80037ba:	4b07      	ldr	r3, [pc, #28]	; (80037d8 <_sbrk+0x64>)
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4413      	add	r3, r2
 80037c2:	4a05      	ldr	r2, [pc, #20]	; (80037d8 <_sbrk+0x64>)
 80037c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80037c6:	68fb      	ldr	r3, [r7, #12]
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3718      	adds	r7, #24
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	20020000 	.word	0x20020000
 80037d4:	00000400 	.word	0x00000400
 80037d8:	20000bb0 	.word	0x20000bb0
 80037dc:	20005518 	.word	0x20005518

080037e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80037e0:	b480      	push	{r7}
 80037e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80037e4:	4b06      	ldr	r3, [pc, #24]	; (8003800 <SystemInit+0x20>)
 80037e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ea:	4a05      	ldr	r2, [pc, #20]	; (8003800 <SystemInit+0x20>)
 80037ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80037f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80037f4:	bf00      	nop
 80037f6:	46bd      	mov	sp, r7
 80037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fc:	4770      	bx	lr
 80037fe:	bf00      	nop
 8003800:	e000ed00 	.word	0xe000ed00

08003804 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003804:	f8df d034 	ldr.w	sp, [pc, #52]	; 800383c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003808:	480d      	ldr	r0, [pc, #52]	; (8003840 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800380a:	490e      	ldr	r1, [pc, #56]	; (8003844 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800380c:	4a0e      	ldr	r2, [pc, #56]	; (8003848 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800380e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003810:	e002      	b.n	8003818 <LoopCopyDataInit>

08003812 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003812:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003814:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003816:	3304      	adds	r3, #4

08003818 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003818:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800381a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800381c:	d3f9      	bcc.n	8003812 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800381e:	4a0b      	ldr	r2, [pc, #44]	; (800384c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003820:	4c0b      	ldr	r4, [pc, #44]	; (8003850 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003822:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003824:	e001      	b.n	800382a <LoopFillZerobss>

08003826 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003826:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003828:	3204      	adds	r2, #4

0800382a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800382a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800382c:	d3fb      	bcc.n	8003826 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800382e:	f7ff ffd7 	bl	80037e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003832:	f006 fca9 	bl	800a188 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003836:	f7fe fcd9 	bl	80021ec <main>
  bx  lr    
 800383a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800383c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003840:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003844:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8003848:	0800eaa0 	.word	0x0800eaa0
  ldr r2, =_sbss
 800384c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8003850:	20005518 	.word	0x20005518

08003854 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003854:	e7fe      	b.n	8003854 <ADC_IRQHandler>
	...

08003858 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800385c:	4b0e      	ldr	r3, [pc, #56]	; (8003898 <HAL_Init+0x40>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a0d      	ldr	r2, [pc, #52]	; (8003898 <HAL_Init+0x40>)
 8003862:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003866:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003868:	4b0b      	ldr	r3, [pc, #44]	; (8003898 <HAL_Init+0x40>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a0a      	ldr	r2, [pc, #40]	; (8003898 <HAL_Init+0x40>)
 800386e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003872:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003874:	4b08      	ldr	r3, [pc, #32]	; (8003898 <HAL_Init+0x40>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a07      	ldr	r2, [pc, #28]	; (8003898 <HAL_Init+0x40>)
 800387a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800387e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003880:	2003      	movs	r0, #3
 8003882:	f000 f8fc 	bl	8003a7e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003886:	200f      	movs	r0, #15
 8003888:	f7ff fdba 	bl	8003400 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800388c:	f7ff fba4 	bl	8002fd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	40023c00 	.word	0x40023c00

0800389c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800389c:	b480      	push	{r7}
 800389e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038a0:	4b06      	ldr	r3, [pc, #24]	; (80038bc <HAL_IncTick+0x20>)
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	461a      	mov	r2, r3
 80038a6:	4b06      	ldr	r3, [pc, #24]	; (80038c0 <HAL_IncTick+0x24>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4413      	add	r3, r2
 80038ac:	4a04      	ldr	r2, [pc, #16]	; (80038c0 <HAL_IncTick+0x24>)
 80038ae:	6013      	str	r3, [r2, #0]
}
 80038b0:	bf00      	nop
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	20000014 	.word	0x20000014
 80038c0:	20000bb4 	.word	0x20000bb4

080038c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038c4:	b480      	push	{r7}
 80038c6:	af00      	add	r7, sp, #0
  return uwTick;
 80038c8:	4b03      	ldr	r3, [pc, #12]	; (80038d8 <HAL_GetTick+0x14>)
 80038ca:	681b      	ldr	r3, [r3, #0]
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	20000bb4 	.word	0x20000bb4

080038dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038e4:	f7ff ffee 	bl	80038c4 <HAL_GetTick>
 80038e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038f4:	d005      	beq.n	8003902 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038f6:	4b0a      	ldr	r3, [pc, #40]	; (8003920 <HAL_Delay+0x44>)
 80038f8:	781b      	ldrb	r3, [r3, #0]
 80038fa:	461a      	mov	r2, r3
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	4413      	add	r3, r2
 8003900:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003902:	bf00      	nop
 8003904:	f7ff ffde 	bl	80038c4 <HAL_GetTick>
 8003908:	4602      	mov	r2, r0
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	68fa      	ldr	r2, [r7, #12]
 8003910:	429a      	cmp	r2, r3
 8003912:	d8f7      	bhi.n	8003904 <HAL_Delay+0x28>
  {
  }
}
 8003914:	bf00      	nop
 8003916:	bf00      	nop
 8003918:	3710      	adds	r7, #16
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	20000014 	.word	0x20000014

08003924 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003924:	b480      	push	{r7}
 8003926:	b085      	sub	sp, #20
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f003 0307 	and.w	r3, r3, #7
 8003932:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003934:	4b0c      	ldr	r3, [pc, #48]	; (8003968 <__NVIC_SetPriorityGrouping+0x44>)
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800393a:	68ba      	ldr	r2, [r7, #8]
 800393c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003940:	4013      	ands	r3, r2
 8003942:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800394c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003950:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003954:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003956:	4a04      	ldr	r2, [pc, #16]	; (8003968 <__NVIC_SetPriorityGrouping+0x44>)
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	60d3      	str	r3, [r2, #12]
}
 800395c:	bf00      	nop
 800395e:	3714      	adds	r7, #20
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr
 8003968:	e000ed00 	.word	0xe000ed00

0800396c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800396c:	b480      	push	{r7}
 800396e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003970:	4b04      	ldr	r3, [pc, #16]	; (8003984 <__NVIC_GetPriorityGrouping+0x18>)
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	0a1b      	lsrs	r3, r3, #8
 8003976:	f003 0307 	and.w	r3, r3, #7
}
 800397a:	4618      	mov	r0, r3
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr
 8003984:	e000ed00 	.word	0xe000ed00

08003988 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	4603      	mov	r3, r0
 8003990:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003996:	2b00      	cmp	r3, #0
 8003998:	db0b      	blt.n	80039b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800399a:	79fb      	ldrb	r3, [r7, #7]
 800399c:	f003 021f 	and.w	r2, r3, #31
 80039a0:	4907      	ldr	r1, [pc, #28]	; (80039c0 <__NVIC_EnableIRQ+0x38>)
 80039a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039a6:	095b      	lsrs	r3, r3, #5
 80039a8:	2001      	movs	r0, #1
 80039aa:	fa00 f202 	lsl.w	r2, r0, r2
 80039ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80039b2:	bf00      	nop
 80039b4:	370c      	adds	r7, #12
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	e000e100 	.word	0xe000e100

080039c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b083      	sub	sp, #12
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	4603      	mov	r3, r0
 80039cc:	6039      	str	r1, [r7, #0]
 80039ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	db0a      	blt.n	80039ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	b2da      	uxtb	r2, r3
 80039dc:	490c      	ldr	r1, [pc, #48]	; (8003a10 <__NVIC_SetPriority+0x4c>)
 80039de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039e2:	0112      	lsls	r2, r2, #4
 80039e4:	b2d2      	uxtb	r2, r2
 80039e6:	440b      	add	r3, r1
 80039e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039ec:	e00a      	b.n	8003a04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	b2da      	uxtb	r2, r3
 80039f2:	4908      	ldr	r1, [pc, #32]	; (8003a14 <__NVIC_SetPriority+0x50>)
 80039f4:	79fb      	ldrb	r3, [r7, #7]
 80039f6:	f003 030f 	and.w	r3, r3, #15
 80039fa:	3b04      	subs	r3, #4
 80039fc:	0112      	lsls	r2, r2, #4
 80039fe:	b2d2      	uxtb	r2, r2
 8003a00:	440b      	add	r3, r1
 8003a02:	761a      	strb	r2, [r3, #24]
}
 8003a04:	bf00      	nop
 8003a06:	370c      	adds	r7, #12
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr
 8003a10:	e000e100 	.word	0xe000e100
 8003a14:	e000ed00 	.word	0xe000ed00

08003a18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b089      	sub	sp, #36	; 0x24
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	60f8      	str	r0, [r7, #12]
 8003a20:	60b9      	str	r1, [r7, #8]
 8003a22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f003 0307 	and.w	r3, r3, #7
 8003a2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	f1c3 0307 	rsb	r3, r3, #7
 8003a32:	2b04      	cmp	r3, #4
 8003a34:	bf28      	it	cs
 8003a36:	2304      	movcs	r3, #4
 8003a38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	3304      	adds	r3, #4
 8003a3e:	2b06      	cmp	r3, #6
 8003a40:	d902      	bls.n	8003a48 <NVIC_EncodePriority+0x30>
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	3b03      	subs	r3, #3
 8003a46:	e000      	b.n	8003a4a <NVIC_EncodePriority+0x32>
 8003a48:	2300      	movs	r3, #0
 8003a4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a4c:	f04f 32ff 	mov.w	r2, #4294967295
 8003a50:	69bb      	ldr	r3, [r7, #24]
 8003a52:	fa02 f303 	lsl.w	r3, r2, r3
 8003a56:	43da      	mvns	r2, r3
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	401a      	ands	r2, r3
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a60:	f04f 31ff 	mov.w	r1, #4294967295
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	fa01 f303 	lsl.w	r3, r1, r3
 8003a6a:	43d9      	mvns	r1, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a70:	4313      	orrs	r3, r2
         );
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3724      	adds	r7, #36	; 0x24
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr

08003a7e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a7e:	b580      	push	{r7, lr}
 8003a80:	b082      	sub	sp, #8
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f7ff ff4c 	bl	8003924 <__NVIC_SetPriorityGrouping>
}
 8003a8c:	bf00      	nop
 8003a8e:	3708      	adds	r7, #8
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b086      	sub	sp, #24
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]
 8003aa0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003aa6:	f7ff ff61 	bl	800396c <__NVIC_GetPriorityGrouping>
 8003aaa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003aac:	687a      	ldr	r2, [r7, #4]
 8003aae:	68b9      	ldr	r1, [r7, #8]
 8003ab0:	6978      	ldr	r0, [r7, #20]
 8003ab2:	f7ff ffb1 	bl	8003a18 <NVIC_EncodePriority>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003abc:	4611      	mov	r1, r2
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f7ff ff80 	bl	80039c4 <__NVIC_SetPriority>
}
 8003ac4:	bf00      	nop
 8003ac6:	3718      	adds	r7, #24
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b082      	sub	sp, #8
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ada:	4618      	mov	r0, r3
 8003adc:	f7ff ff54 	bl	8003988 <__NVIC_EnableIRQ>
}
 8003ae0:	bf00      	nop
 8003ae2:	3708      	adds	r7, #8
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b086      	sub	sp, #24
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003af0:	2300      	movs	r3, #0
 8003af2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003af4:	f7ff fee6 	bl	80038c4 <HAL_GetTick>
 8003af8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d101      	bne.n	8003b04 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e099      	b.n	8003c38 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2202      	movs	r2, #2
 8003b08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f022 0201 	bic.w	r2, r2, #1
 8003b22:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b24:	e00f      	b.n	8003b46 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b26:	f7ff fecd 	bl	80038c4 <HAL_GetTick>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	2b05      	cmp	r3, #5
 8003b32:	d908      	bls.n	8003b46 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2220      	movs	r2, #32
 8003b38:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2203      	movs	r2, #3
 8003b3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	e078      	b.n	8003c38 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0301 	and.w	r3, r3, #1
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d1e8      	bne.n	8003b26 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b5c:	697a      	ldr	r2, [r7, #20]
 8003b5e:	4b38      	ldr	r3, [pc, #224]	; (8003c40 <HAL_DMA_Init+0x158>)
 8003b60:	4013      	ands	r3, r2
 8003b62:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685a      	ldr	r2, [r3, #4]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b72:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	691b      	ldr	r3, [r3, #16]
 8003b78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	699b      	ldr	r3, [r3, #24]
 8003b84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6a1b      	ldr	r3, [r3, #32]
 8003b90:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b92:	697a      	ldr	r2, [r7, #20]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9c:	2b04      	cmp	r3, #4
 8003b9e:	d107      	bne.n	8003bb0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	697a      	ldr	r2, [r7, #20]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	697a      	ldr	r2, [r7, #20]
 8003bb6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	695b      	ldr	r3, [r3, #20]
 8003bbe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	f023 0307 	bic.w	r3, r3, #7
 8003bc6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bcc:	697a      	ldr	r2, [r7, #20]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd6:	2b04      	cmp	r3, #4
 8003bd8:	d117      	bne.n	8003c0a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bde:	697a      	ldr	r2, [r7, #20]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00e      	beq.n	8003c0a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f000 fb01 	bl	80041f4 <DMA_CheckFifoParam>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d008      	beq.n	8003c0a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2240      	movs	r2, #64	; 0x40
 8003bfc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003c06:	2301      	movs	r3, #1
 8003c08:	e016      	b.n	8003c38 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	697a      	ldr	r2, [r7, #20]
 8003c10:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f000 fab8 	bl	8004188 <DMA_CalcBaseAndBitshift>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c20:	223f      	movs	r2, #63	; 0x3f
 8003c22:	409a      	lsls	r2, r3
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2201      	movs	r2, #1
 8003c32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3718      	adds	r7, #24
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	f010803f 	.word	0xf010803f

08003c44 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b086      	sub	sp, #24
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
 8003c50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c52:	2300      	movs	r3, #0
 8003c54:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c5a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d101      	bne.n	8003c6a <HAL_DMA_Start_IT+0x26>
 8003c66:	2302      	movs	r3, #2
 8003c68:	e040      	b.n	8003cec <HAL_DMA_Start_IT+0xa8>
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d12f      	bne.n	8003cde <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2202      	movs	r2, #2
 8003c82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	68b9      	ldr	r1, [r7, #8]
 8003c92:	68f8      	ldr	r0, [r7, #12]
 8003c94:	f000 fa4a 	bl	800412c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c9c:	223f      	movs	r2, #63	; 0x3f
 8003c9e:	409a      	lsls	r2, r3
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f042 0216 	orr.w	r2, r2, #22
 8003cb2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d007      	beq.n	8003ccc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f042 0208 	orr.w	r2, r2, #8
 8003cca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f042 0201 	orr.w	r2, r2, #1
 8003cda:	601a      	str	r2, [r3, #0]
 8003cdc:	e005      	b.n	8003cea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003cea:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3718      	adds	r7, #24
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b084      	sub	sp, #16
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d00:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003d02:	f7ff fddf 	bl	80038c4 <HAL_GetTick>
 8003d06:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d008      	beq.n	8003d26 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2280      	movs	r2, #128	; 0x80
 8003d18:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e052      	b.n	8003dcc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f022 0216 	bic.w	r2, r2, #22
 8003d34:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	695a      	ldr	r2, [r3, #20]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d44:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d103      	bne.n	8003d56 <HAL_DMA_Abort+0x62>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d007      	beq.n	8003d66 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f022 0208 	bic.w	r2, r2, #8
 8003d64:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 0201 	bic.w	r2, r2, #1
 8003d74:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d76:	e013      	b.n	8003da0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d78:	f7ff fda4 	bl	80038c4 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b05      	cmp	r3, #5
 8003d84:	d90c      	bls.n	8003da0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2220      	movs	r2, #32
 8003d8a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2203      	movs	r2, #3
 8003d90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e015      	b.n	8003dcc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d1e4      	bne.n	8003d78 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003db2:	223f      	movs	r2, #63	; 0x3f
 8003db4:	409a      	lsls	r2, r3
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003dca:	2300      	movs	r3, #0
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3710      	adds	r7, #16
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d004      	beq.n	8003df2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2280      	movs	r2, #128	; 0x80
 8003dec:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e00c      	b.n	8003e0c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2205      	movs	r2, #5
 8003df6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f022 0201 	bic.w	r2, r2, #1
 8003e08:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003e0a:	2300      	movs	r3, #0
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	370c      	adds	r7, #12
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr

08003e18 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b086      	sub	sp, #24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003e20:	2300      	movs	r3, #0
 8003e22:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003e24:	4b8e      	ldr	r3, [pc, #568]	; (8004060 <HAL_DMA_IRQHandler+0x248>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a8e      	ldr	r2, [pc, #568]	; (8004064 <HAL_DMA_IRQHandler+0x24c>)
 8003e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e2e:	0a9b      	lsrs	r3, r3, #10
 8003e30:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e36:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e42:	2208      	movs	r2, #8
 8003e44:	409a      	lsls	r2, r3
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	4013      	ands	r3, r2
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d01a      	beq.n	8003e84 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0304 	and.w	r3, r3, #4
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d013      	beq.n	8003e84 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f022 0204 	bic.w	r2, r2, #4
 8003e6a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e70:	2208      	movs	r2, #8
 8003e72:	409a      	lsls	r2, r3
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e7c:	f043 0201 	orr.w	r2, r3, #1
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e88:	2201      	movs	r2, #1
 8003e8a:	409a      	lsls	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	4013      	ands	r3, r2
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d012      	beq.n	8003eba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00b      	beq.n	8003eba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	409a      	lsls	r2, r3
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eb2:	f043 0202 	orr.w	r2, r3, #2
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ebe:	2204      	movs	r2, #4
 8003ec0:	409a      	lsls	r2, r3
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d012      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0302 	and.w	r3, r3, #2
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d00b      	beq.n	8003ef0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003edc:	2204      	movs	r2, #4
 8003ede:	409a      	lsls	r2, r3
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ee8:	f043 0204 	orr.w	r2, r3, #4
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ef4:	2210      	movs	r2, #16
 8003ef6:	409a      	lsls	r2, r3
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	4013      	ands	r3, r2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d043      	beq.n	8003f88 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0308 	and.w	r3, r3, #8
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d03c      	beq.n	8003f88 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f12:	2210      	movs	r2, #16
 8003f14:	409a      	lsls	r2, r3
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d018      	beq.n	8003f5a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d108      	bne.n	8003f48 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d024      	beq.n	8003f88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	4798      	blx	r3
 8003f46:	e01f      	b.n	8003f88 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d01b      	beq.n	8003f88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	4798      	blx	r3
 8003f58:	e016      	b.n	8003f88 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d107      	bne.n	8003f78 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f022 0208 	bic.w	r2, r2, #8
 8003f76:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d003      	beq.n	8003f88 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f8c:	2220      	movs	r2, #32
 8003f8e:	409a      	lsls	r2, r3
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	4013      	ands	r3, r2
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	f000 808f 	beq.w	80040b8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 0310 	and.w	r3, r3, #16
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	f000 8087 	beq.w	80040b8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fae:	2220      	movs	r2, #32
 8003fb0:	409a      	lsls	r2, r3
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	2b05      	cmp	r3, #5
 8003fc0:	d136      	bne.n	8004030 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f022 0216 	bic.w	r2, r2, #22
 8003fd0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	695a      	ldr	r2, [r3, #20]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003fe0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d103      	bne.n	8003ff2 <HAL_DMA_IRQHandler+0x1da>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d007      	beq.n	8004002 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f022 0208 	bic.w	r2, r2, #8
 8004000:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004006:	223f      	movs	r2, #63	; 0x3f
 8004008:	409a      	lsls	r2, r3
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2201      	movs	r2, #1
 8004012:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004022:	2b00      	cmp	r3, #0
 8004024:	d07e      	beq.n	8004124 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	4798      	blx	r3
        }
        return;
 800402e:	e079      	b.n	8004124 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d01d      	beq.n	800407a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004048:	2b00      	cmp	r3, #0
 800404a:	d10d      	bne.n	8004068 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004050:	2b00      	cmp	r3, #0
 8004052:	d031      	beq.n	80040b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004058:	6878      	ldr	r0, [r7, #4]
 800405a:	4798      	blx	r3
 800405c:	e02c      	b.n	80040b8 <HAL_DMA_IRQHandler+0x2a0>
 800405e:	bf00      	nop
 8004060:	2000000c 	.word	0x2000000c
 8004064:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800406c:	2b00      	cmp	r3, #0
 800406e:	d023      	beq.n	80040b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	4798      	blx	r3
 8004078:	e01e      	b.n	80040b8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004084:	2b00      	cmp	r3, #0
 8004086:	d10f      	bne.n	80040a8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f022 0210 	bic.w	r2, r2, #16
 8004096:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d003      	beq.n	80040b8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d032      	beq.n	8004126 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040c4:	f003 0301 	and.w	r3, r3, #1
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d022      	beq.n	8004112 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2205      	movs	r2, #5
 80040d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f022 0201 	bic.w	r2, r2, #1
 80040e2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	3301      	adds	r3, #1
 80040e8:	60bb      	str	r3, [r7, #8]
 80040ea:	697a      	ldr	r2, [r7, #20]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d307      	bcc.n	8004100 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0301 	and.w	r3, r3, #1
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d1f2      	bne.n	80040e4 <HAL_DMA_IRQHandler+0x2cc>
 80040fe:	e000      	b.n	8004102 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004100:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2201      	movs	r2, #1
 8004106:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004116:	2b00      	cmp	r3, #0
 8004118:	d005      	beq.n	8004126 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	4798      	blx	r3
 8004122:	e000      	b.n	8004126 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004124:	bf00      	nop
    }
  }
}
 8004126:	3718      	adds	r7, #24
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}

0800412c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800412c:	b480      	push	{r7}
 800412e:	b085      	sub	sp, #20
 8004130:	af00      	add	r7, sp, #0
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	607a      	str	r2, [r7, #4]
 8004138:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004148:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	683a      	ldr	r2, [r7, #0]
 8004150:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	2b40      	cmp	r3, #64	; 0x40
 8004158:	d108      	bne.n	800416c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	68ba      	ldr	r2, [r7, #8]
 8004168:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800416a:	e007      	b.n	800417c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	68ba      	ldr	r2, [r7, #8]
 8004172:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	687a      	ldr	r2, [r7, #4]
 800417a:	60da      	str	r2, [r3, #12]
}
 800417c:	bf00      	nop
 800417e:	3714      	adds	r7, #20
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004188:	b480      	push	{r7}
 800418a:	b085      	sub	sp, #20
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	b2db      	uxtb	r3, r3
 8004196:	3b10      	subs	r3, #16
 8004198:	4a14      	ldr	r2, [pc, #80]	; (80041ec <DMA_CalcBaseAndBitshift+0x64>)
 800419a:	fba2 2303 	umull	r2, r3, r2, r3
 800419e:	091b      	lsrs	r3, r3, #4
 80041a0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80041a2:	4a13      	ldr	r2, [pc, #76]	; (80041f0 <DMA_CalcBaseAndBitshift+0x68>)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	4413      	add	r3, r2
 80041a8:	781b      	ldrb	r3, [r3, #0]
 80041aa:	461a      	mov	r2, r3
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2b03      	cmp	r3, #3
 80041b4:	d909      	bls.n	80041ca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80041be:	f023 0303 	bic.w	r3, r3, #3
 80041c2:	1d1a      	adds	r2, r3, #4
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	659a      	str	r2, [r3, #88]	; 0x58
 80041c8:	e007      	b.n	80041da <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80041d2:	f023 0303 	bic.w	r3, r3, #3
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3714      	adds	r7, #20
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop
 80041ec:	aaaaaaab 	.word	0xaaaaaaab
 80041f0:	0800e674 	.word	0x0800e674

080041f4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b085      	sub	sp, #20
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041fc:	2300      	movs	r3, #0
 80041fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004204:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d11f      	bne.n	800424e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	2b03      	cmp	r3, #3
 8004212:	d856      	bhi.n	80042c2 <DMA_CheckFifoParam+0xce>
 8004214:	a201      	add	r2, pc, #4	; (adr r2, 800421c <DMA_CheckFifoParam+0x28>)
 8004216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800421a:	bf00      	nop
 800421c:	0800422d 	.word	0x0800422d
 8004220:	0800423f 	.word	0x0800423f
 8004224:	0800422d 	.word	0x0800422d
 8004228:	080042c3 	.word	0x080042c3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004230:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d046      	beq.n	80042c6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800423c:	e043      	b.n	80042c6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004242:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004246:	d140      	bne.n	80042ca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800424c:	e03d      	b.n	80042ca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004256:	d121      	bne.n	800429c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	2b03      	cmp	r3, #3
 800425c:	d837      	bhi.n	80042ce <DMA_CheckFifoParam+0xda>
 800425e:	a201      	add	r2, pc, #4	; (adr r2, 8004264 <DMA_CheckFifoParam+0x70>)
 8004260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004264:	08004275 	.word	0x08004275
 8004268:	0800427b 	.word	0x0800427b
 800426c:	08004275 	.word	0x08004275
 8004270:	0800428d 	.word	0x0800428d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	73fb      	strb	r3, [r7, #15]
      break;
 8004278:	e030      	b.n	80042dc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800427e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d025      	beq.n	80042d2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800428a:	e022      	b.n	80042d2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004290:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004294:	d11f      	bne.n	80042d6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800429a:	e01c      	b.n	80042d6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	2b02      	cmp	r3, #2
 80042a0:	d903      	bls.n	80042aa <DMA_CheckFifoParam+0xb6>
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	2b03      	cmp	r3, #3
 80042a6:	d003      	beq.n	80042b0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80042a8:	e018      	b.n	80042dc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	73fb      	strb	r3, [r7, #15]
      break;
 80042ae:	e015      	b.n	80042dc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d00e      	beq.n	80042da <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	73fb      	strb	r3, [r7, #15]
      break;
 80042c0:	e00b      	b.n	80042da <DMA_CheckFifoParam+0xe6>
      break;
 80042c2:	bf00      	nop
 80042c4:	e00a      	b.n	80042dc <DMA_CheckFifoParam+0xe8>
      break;
 80042c6:	bf00      	nop
 80042c8:	e008      	b.n	80042dc <DMA_CheckFifoParam+0xe8>
      break;
 80042ca:	bf00      	nop
 80042cc:	e006      	b.n	80042dc <DMA_CheckFifoParam+0xe8>
      break;
 80042ce:	bf00      	nop
 80042d0:	e004      	b.n	80042dc <DMA_CheckFifoParam+0xe8>
      break;
 80042d2:	bf00      	nop
 80042d4:	e002      	b.n	80042dc <DMA_CheckFifoParam+0xe8>
      break;   
 80042d6:	bf00      	nop
 80042d8:	e000      	b.n	80042dc <DMA_CheckFifoParam+0xe8>
      break;
 80042da:	bf00      	nop
    }
  } 
  
  return status; 
 80042dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3714      	adds	r7, #20
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr
 80042ea:	bf00      	nop

080042ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b089      	sub	sp, #36	; 0x24
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80042f6:	2300      	movs	r3, #0
 80042f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80042fa:	2300      	movs	r3, #0
 80042fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80042fe:	2300      	movs	r3, #0
 8004300:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004302:	2300      	movs	r3, #0
 8004304:	61fb      	str	r3, [r7, #28]
 8004306:	e16b      	b.n	80045e0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004308:	2201      	movs	r2, #1
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	fa02 f303 	lsl.w	r3, r2, r3
 8004310:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	697a      	ldr	r2, [r7, #20]
 8004318:	4013      	ands	r3, r2
 800431a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800431c:	693a      	ldr	r2, [r7, #16]
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	429a      	cmp	r2, r3
 8004322:	f040 815a 	bne.w	80045da <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	f003 0303 	and.w	r3, r3, #3
 800432e:	2b01      	cmp	r3, #1
 8004330:	d005      	beq.n	800433e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800433a:	2b02      	cmp	r3, #2
 800433c:	d130      	bne.n	80043a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	005b      	lsls	r3, r3, #1
 8004348:	2203      	movs	r2, #3
 800434a:	fa02 f303 	lsl.w	r3, r2, r3
 800434e:	43db      	mvns	r3, r3
 8004350:	69ba      	ldr	r2, [r7, #24]
 8004352:	4013      	ands	r3, r2
 8004354:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	68da      	ldr	r2, [r3, #12]
 800435a:	69fb      	ldr	r3, [r7, #28]
 800435c:	005b      	lsls	r3, r3, #1
 800435e:	fa02 f303 	lsl.w	r3, r2, r3
 8004362:	69ba      	ldr	r2, [r7, #24]
 8004364:	4313      	orrs	r3, r2
 8004366:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	69ba      	ldr	r2, [r7, #24]
 800436c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004374:	2201      	movs	r2, #1
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	fa02 f303 	lsl.w	r3, r2, r3
 800437c:	43db      	mvns	r3, r3
 800437e:	69ba      	ldr	r2, [r7, #24]
 8004380:	4013      	ands	r3, r2
 8004382:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	091b      	lsrs	r3, r3, #4
 800438a:	f003 0201 	and.w	r2, r3, #1
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	fa02 f303 	lsl.w	r3, r2, r3
 8004394:	69ba      	ldr	r2, [r7, #24]
 8004396:	4313      	orrs	r3, r2
 8004398:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	69ba      	ldr	r2, [r7, #24]
 800439e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	f003 0303 	and.w	r3, r3, #3
 80043a8:	2b03      	cmp	r3, #3
 80043aa:	d017      	beq.n	80043dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	005b      	lsls	r3, r3, #1
 80043b6:	2203      	movs	r2, #3
 80043b8:	fa02 f303 	lsl.w	r3, r2, r3
 80043bc:	43db      	mvns	r3, r3
 80043be:	69ba      	ldr	r2, [r7, #24]
 80043c0:	4013      	ands	r3, r2
 80043c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	689a      	ldr	r2, [r3, #8]
 80043c8:	69fb      	ldr	r3, [r7, #28]
 80043ca:	005b      	lsls	r3, r3, #1
 80043cc:	fa02 f303 	lsl.w	r3, r2, r3
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	69ba      	ldr	r2, [r7, #24]
 80043da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f003 0303 	and.w	r3, r3, #3
 80043e4:	2b02      	cmp	r3, #2
 80043e6:	d123      	bne.n	8004430 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80043e8:	69fb      	ldr	r3, [r7, #28]
 80043ea:	08da      	lsrs	r2, r3, #3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	3208      	adds	r2, #8
 80043f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	f003 0307 	and.w	r3, r3, #7
 80043fc:	009b      	lsls	r3, r3, #2
 80043fe:	220f      	movs	r2, #15
 8004400:	fa02 f303 	lsl.w	r3, r2, r3
 8004404:	43db      	mvns	r3, r3
 8004406:	69ba      	ldr	r2, [r7, #24]
 8004408:	4013      	ands	r3, r2
 800440a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	691a      	ldr	r2, [r3, #16]
 8004410:	69fb      	ldr	r3, [r7, #28]
 8004412:	f003 0307 	and.w	r3, r3, #7
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	fa02 f303 	lsl.w	r3, r2, r3
 800441c:	69ba      	ldr	r2, [r7, #24]
 800441e:	4313      	orrs	r3, r2
 8004420:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	08da      	lsrs	r2, r3, #3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	3208      	adds	r2, #8
 800442a:	69b9      	ldr	r1, [r7, #24]
 800442c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004436:	69fb      	ldr	r3, [r7, #28]
 8004438:	005b      	lsls	r3, r3, #1
 800443a:	2203      	movs	r2, #3
 800443c:	fa02 f303 	lsl.w	r3, r2, r3
 8004440:	43db      	mvns	r3, r3
 8004442:	69ba      	ldr	r2, [r7, #24]
 8004444:	4013      	ands	r3, r2
 8004446:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f003 0203 	and.w	r2, r3, #3
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	005b      	lsls	r3, r3, #1
 8004454:	fa02 f303 	lsl.w	r3, r2, r3
 8004458:	69ba      	ldr	r2, [r7, #24]
 800445a:	4313      	orrs	r3, r2
 800445c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	69ba      	ldr	r2, [r7, #24]
 8004462:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800446c:	2b00      	cmp	r3, #0
 800446e:	f000 80b4 	beq.w	80045da <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004472:	2300      	movs	r3, #0
 8004474:	60fb      	str	r3, [r7, #12]
 8004476:	4b60      	ldr	r3, [pc, #384]	; (80045f8 <HAL_GPIO_Init+0x30c>)
 8004478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800447a:	4a5f      	ldr	r2, [pc, #380]	; (80045f8 <HAL_GPIO_Init+0x30c>)
 800447c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004480:	6453      	str	r3, [r2, #68]	; 0x44
 8004482:	4b5d      	ldr	r3, [pc, #372]	; (80045f8 <HAL_GPIO_Init+0x30c>)
 8004484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004486:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800448a:	60fb      	str	r3, [r7, #12]
 800448c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800448e:	4a5b      	ldr	r2, [pc, #364]	; (80045fc <HAL_GPIO_Init+0x310>)
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	089b      	lsrs	r3, r3, #2
 8004494:	3302      	adds	r3, #2
 8004496:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800449a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	f003 0303 	and.w	r3, r3, #3
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	220f      	movs	r2, #15
 80044a6:	fa02 f303 	lsl.w	r3, r2, r3
 80044aa:	43db      	mvns	r3, r3
 80044ac:	69ba      	ldr	r2, [r7, #24]
 80044ae:	4013      	ands	r3, r2
 80044b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4a52      	ldr	r2, [pc, #328]	; (8004600 <HAL_GPIO_Init+0x314>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d02b      	beq.n	8004512 <HAL_GPIO_Init+0x226>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a51      	ldr	r2, [pc, #324]	; (8004604 <HAL_GPIO_Init+0x318>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d025      	beq.n	800450e <HAL_GPIO_Init+0x222>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a50      	ldr	r2, [pc, #320]	; (8004608 <HAL_GPIO_Init+0x31c>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d01f      	beq.n	800450a <HAL_GPIO_Init+0x21e>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a4f      	ldr	r2, [pc, #316]	; (800460c <HAL_GPIO_Init+0x320>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d019      	beq.n	8004506 <HAL_GPIO_Init+0x21a>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	4a4e      	ldr	r2, [pc, #312]	; (8004610 <HAL_GPIO_Init+0x324>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d013      	beq.n	8004502 <HAL_GPIO_Init+0x216>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	4a4d      	ldr	r2, [pc, #308]	; (8004614 <HAL_GPIO_Init+0x328>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d00d      	beq.n	80044fe <HAL_GPIO_Init+0x212>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a4c      	ldr	r2, [pc, #304]	; (8004618 <HAL_GPIO_Init+0x32c>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d007      	beq.n	80044fa <HAL_GPIO_Init+0x20e>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	4a4b      	ldr	r2, [pc, #300]	; (800461c <HAL_GPIO_Init+0x330>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d101      	bne.n	80044f6 <HAL_GPIO_Init+0x20a>
 80044f2:	2307      	movs	r3, #7
 80044f4:	e00e      	b.n	8004514 <HAL_GPIO_Init+0x228>
 80044f6:	2308      	movs	r3, #8
 80044f8:	e00c      	b.n	8004514 <HAL_GPIO_Init+0x228>
 80044fa:	2306      	movs	r3, #6
 80044fc:	e00a      	b.n	8004514 <HAL_GPIO_Init+0x228>
 80044fe:	2305      	movs	r3, #5
 8004500:	e008      	b.n	8004514 <HAL_GPIO_Init+0x228>
 8004502:	2304      	movs	r3, #4
 8004504:	e006      	b.n	8004514 <HAL_GPIO_Init+0x228>
 8004506:	2303      	movs	r3, #3
 8004508:	e004      	b.n	8004514 <HAL_GPIO_Init+0x228>
 800450a:	2302      	movs	r3, #2
 800450c:	e002      	b.n	8004514 <HAL_GPIO_Init+0x228>
 800450e:	2301      	movs	r3, #1
 8004510:	e000      	b.n	8004514 <HAL_GPIO_Init+0x228>
 8004512:	2300      	movs	r3, #0
 8004514:	69fa      	ldr	r2, [r7, #28]
 8004516:	f002 0203 	and.w	r2, r2, #3
 800451a:	0092      	lsls	r2, r2, #2
 800451c:	4093      	lsls	r3, r2
 800451e:	69ba      	ldr	r2, [r7, #24]
 8004520:	4313      	orrs	r3, r2
 8004522:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004524:	4935      	ldr	r1, [pc, #212]	; (80045fc <HAL_GPIO_Init+0x310>)
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	089b      	lsrs	r3, r3, #2
 800452a:	3302      	adds	r3, #2
 800452c:	69ba      	ldr	r2, [r7, #24]
 800452e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004532:	4b3b      	ldr	r3, [pc, #236]	; (8004620 <HAL_GPIO_Init+0x334>)
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	43db      	mvns	r3, r3
 800453c:	69ba      	ldr	r2, [r7, #24]
 800453e:	4013      	ands	r3, r2
 8004540:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d003      	beq.n	8004556 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800454e:	69ba      	ldr	r2, [r7, #24]
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	4313      	orrs	r3, r2
 8004554:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004556:	4a32      	ldr	r2, [pc, #200]	; (8004620 <HAL_GPIO_Init+0x334>)
 8004558:	69bb      	ldr	r3, [r7, #24]
 800455a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800455c:	4b30      	ldr	r3, [pc, #192]	; (8004620 <HAL_GPIO_Init+0x334>)
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	43db      	mvns	r3, r3
 8004566:	69ba      	ldr	r2, [r7, #24]
 8004568:	4013      	ands	r3, r2
 800456a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d003      	beq.n	8004580 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004578:	69ba      	ldr	r2, [r7, #24]
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	4313      	orrs	r3, r2
 800457e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004580:	4a27      	ldr	r2, [pc, #156]	; (8004620 <HAL_GPIO_Init+0x334>)
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004586:	4b26      	ldr	r3, [pc, #152]	; (8004620 <HAL_GPIO_Init+0x334>)
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	43db      	mvns	r3, r3
 8004590:	69ba      	ldr	r2, [r7, #24]
 8004592:	4013      	ands	r3, r2
 8004594:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d003      	beq.n	80045aa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80045a2:	69ba      	ldr	r2, [r7, #24]
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	4313      	orrs	r3, r2
 80045a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80045aa:	4a1d      	ldr	r2, [pc, #116]	; (8004620 <HAL_GPIO_Init+0x334>)
 80045ac:	69bb      	ldr	r3, [r7, #24]
 80045ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045b0:	4b1b      	ldr	r3, [pc, #108]	; (8004620 <HAL_GPIO_Init+0x334>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	43db      	mvns	r3, r3
 80045ba:	69ba      	ldr	r2, [r7, #24]
 80045bc:	4013      	ands	r3, r2
 80045be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d003      	beq.n	80045d4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80045cc:	69ba      	ldr	r2, [r7, #24]
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	4313      	orrs	r3, r2
 80045d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80045d4:	4a12      	ldr	r2, [pc, #72]	; (8004620 <HAL_GPIO_Init+0x334>)
 80045d6:	69bb      	ldr	r3, [r7, #24]
 80045d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	3301      	adds	r3, #1
 80045de:	61fb      	str	r3, [r7, #28]
 80045e0:	69fb      	ldr	r3, [r7, #28]
 80045e2:	2b0f      	cmp	r3, #15
 80045e4:	f67f ae90 	bls.w	8004308 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80045e8:	bf00      	nop
 80045ea:	bf00      	nop
 80045ec:	3724      	adds	r7, #36	; 0x24
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop
 80045f8:	40023800 	.word	0x40023800
 80045fc:	40013800 	.word	0x40013800
 8004600:	40020000 	.word	0x40020000
 8004604:	40020400 	.word	0x40020400
 8004608:	40020800 	.word	0x40020800
 800460c:	40020c00 	.word	0x40020c00
 8004610:	40021000 	.word	0x40021000
 8004614:	40021400 	.word	0x40021400
 8004618:	40021800 	.word	0x40021800
 800461c:	40021c00 	.word	0x40021c00
 8004620:	40013c00 	.word	0x40013c00

08004624 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	460b      	mov	r3, r1
 800462e:	807b      	strh	r3, [r7, #2]
 8004630:	4613      	mov	r3, r2
 8004632:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004634:	787b      	ldrb	r3, [r7, #1]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d003      	beq.n	8004642 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800463a:	887a      	ldrh	r2, [r7, #2]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004640:	e003      	b.n	800464a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004642:	887b      	ldrh	r3, [r7, #2]
 8004644:	041a      	lsls	r2, r3, #16
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	619a      	str	r2, [r3, #24]
}
 800464a:	bf00      	nop
 800464c:	370c      	adds	r7, #12
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr
	...

08004658 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b082      	sub	sp, #8
 800465c:	af00      	add	r7, sp, #0
 800465e:	4603      	mov	r3, r0
 8004660:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004662:	4b08      	ldr	r3, [pc, #32]	; (8004684 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004664:	695a      	ldr	r2, [r3, #20]
 8004666:	88fb      	ldrh	r3, [r7, #6]
 8004668:	4013      	ands	r3, r2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d006      	beq.n	800467c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800466e:	4a05      	ldr	r2, [pc, #20]	; (8004684 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004670:	88fb      	ldrh	r3, [r7, #6]
 8004672:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004674:	88fb      	ldrh	r3, [r7, #6]
 8004676:	4618      	mov	r0, r3
 8004678:	f7fe fc80 	bl	8002f7c <HAL_GPIO_EXTI_Callback>
  }
}
 800467c:	bf00      	nop
 800467e:	3708      	adds	r7, #8
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}
 8004684:	40013c00 	.word	0x40013c00

08004688 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b086      	sub	sp, #24
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d101      	bne.n	800469a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e267      	b.n	8004b6a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0301 	and.w	r3, r3, #1
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d075      	beq.n	8004792 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80046a6:	4b88      	ldr	r3, [pc, #544]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f003 030c 	and.w	r3, r3, #12
 80046ae:	2b04      	cmp	r3, #4
 80046b0:	d00c      	beq.n	80046cc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046b2:	4b85      	ldr	r3, [pc, #532]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80046ba:	2b08      	cmp	r3, #8
 80046bc:	d112      	bne.n	80046e4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046be:	4b82      	ldr	r3, [pc, #520]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046ca:	d10b      	bne.n	80046e4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046cc:	4b7e      	ldr	r3, [pc, #504]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d05b      	beq.n	8004790 <HAL_RCC_OscConfig+0x108>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d157      	bne.n	8004790 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	e242      	b.n	8004b6a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046ec:	d106      	bne.n	80046fc <HAL_RCC_OscConfig+0x74>
 80046ee:	4b76      	ldr	r3, [pc, #472]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a75      	ldr	r2, [pc, #468]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 80046f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046f8:	6013      	str	r3, [r2, #0]
 80046fa:	e01d      	b.n	8004738 <HAL_RCC_OscConfig+0xb0>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004704:	d10c      	bne.n	8004720 <HAL_RCC_OscConfig+0x98>
 8004706:	4b70      	ldr	r3, [pc, #448]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a6f      	ldr	r2, [pc, #444]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 800470c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004710:	6013      	str	r3, [r2, #0]
 8004712:	4b6d      	ldr	r3, [pc, #436]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a6c      	ldr	r2, [pc, #432]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 8004718:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800471c:	6013      	str	r3, [r2, #0]
 800471e:	e00b      	b.n	8004738 <HAL_RCC_OscConfig+0xb0>
 8004720:	4b69      	ldr	r3, [pc, #420]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a68      	ldr	r2, [pc, #416]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 8004726:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800472a:	6013      	str	r3, [r2, #0]
 800472c:	4b66      	ldr	r3, [pc, #408]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a65      	ldr	r2, [pc, #404]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 8004732:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004736:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d013      	beq.n	8004768 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004740:	f7ff f8c0 	bl	80038c4 <HAL_GetTick>
 8004744:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004746:	e008      	b.n	800475a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004748:	f7ff f8bc 	bl	80038c4 <HAL_GetTick>
 800474c:	4602      	mov	r2, r0
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	1ad3      	subs	r3, r2, r3
 8004752:	2b64      	cmp	r3, #100	; 0x64
 8004754:	d901      	bls.n	800475a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004756:	2303      	movs	r3, #3
 8004758:	e207      	b.n	8004b6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800475a:	4b5b      	ldr	r3, [pc, #364]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d0f0      	beq.n	8004748 <HAL_RCC_OscConfig+0xc0>
 8004766:	e014      	b.n	8004792 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004768:	f7ff f8ac 	bl	80038c4 <HAL_GetTick>
 800476c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800476e:	e008      	b.n	8004782 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004770:	f7ff f8a8 	bl	80038c4 <HAL_GetTick>
 8004774:	4602      	mov	r2, r0
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	2b64      	cmp	r3, #100	; 0x64
 800477c:	d901      	bls.n	8004782 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800477e:	2303      	movs	r3, #3
 8004780:	e1f3      	b.n	8004b6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004782:	4b51      	ldr	r3, [pc, #324]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d1f0      	bne.n	8004770 <HAL_RCC_OscConfig+0xe8>
 800478e:	e000      	b.n	8004792 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004790:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 0302 	and.w	r3, r3, #2
 800479a:	2b00      	cmp	r3, #0
 800479c:	d063      	beq.n	8004866 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800479e:	4b4a      	ldr	r3, [pc, #296]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	f003 030c 	and.w	r3, r3, #12
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d00b      	beq.n	80047c2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047aa:	4b47      	ldr	r3, [pc, #284]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80047b2:	2b08      	cmp	r3, #8
 80047b4:	d11c      	bne.n	80047f0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047b6:	4b44      	ldr	r3, [pc, #272]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d116      	bne.n	80047f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047c2:	4b41      	ldr	r3, [pc, #260]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d005      	beq.n	80047da <HAL_RCC_OscConfig+0x152>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	68db      	ldr	r3, [r3, #12]
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d001      	beq.n	80047da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	e1c7      	b.n	8004b6a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047da:	4b3b      	ldr	r3, [pc, #236]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	691b      	ldr	r3, [r3, #16]
 80047e6:	00db      	lsls	r3, r3, #3
 80047e8:	4937      	ldr	r1, [pc, #220]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047ee:	e03a      	b.n	8004866 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	68db      	ldr	r3, [r3, #12]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d020      	beq.n	800483a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047f8:	4b34      	ldr	r3, [pc, #208]	; (80048cc <HAL_RCC_OscConfig+0x244>)
 80047fa:	2201      	movs	r2, #1
 80047fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047fe:	f7ff f861 	bl	80038c4 <HAL_GetTick>
 8004802:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004804:	e008      	b.n	8004818 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004806:	f7ff f85d 	bl	80038c4 <HAL_GetTick>
 800480a:	4602      	mov	r2, r0
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	2b02      	cmp	r3, #2
 8004812:	d901      	bls.n	8004818 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004814:	2303      	movs	r3, #3
 8004816:	e1a8      	b.n	8004b6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004818:	4b2b      	ldr	r3, [pc, #172]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0302 	and.w	r3, r3, #2
 8004820:	2b00      	cmp	r3, #0
 8004822:	d0f0      	beq.n	8004806 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004824:	4b28      	ldr	r3, [pc, #160]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	691b      	ldr	r3, [r3, #16]
 8004830:	00db      	lsls	r3, r3, #3
 8004832:	4925      	ldr	r1, [pc, #148]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 8004834:	4313      	orrs	r3, r2
 8004836:	600b      	str	r3, [r1, #0]
 8004838:	e015      	b.n	8004866 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800483a:	4b24      	ldr	r3, [pc, #144]	; (80048cc <HAL_RCC_OscConfig+0x244>)
 800483c:	2200      	movs	r2, #0
 800483e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004840:	f7ff f840 	bl	80038c4 <HAL_GetTick>
 8004844:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004846:	e008      	b.n	800485a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004848:	f7ff f83c 	bl	80038c4 <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	2b02      	cmp	r3, #2
 8004854:	d901      	bls.n	800485a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e187      	b.n	8004b6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800485a:	4b1b      	ldr	r3, [pc, #108]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 0302 	and.w	r3, r3, #2
 8004862:	2b00      	cmp	r3, #0
 8004864:	d1f0      	bne.n	8004848 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 0308 	and.w	r3, r3, #8
 800486e:	2b00      	cmp	r3, #0
 8004870:	d036      	beq.n	80048e0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	695b      	ldr	r3, [r3, #20]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d016      	beq.n	80048a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800487a:	4b15      	ldr	r3, [pc, #84]	; (80048d0 <HAL_RCC_OscConfig+0x248>)
 800487c:	2201      	movs	r2, #1
 800487e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004880:	f7ff f820 	bl	80038c4 <HAL_GetTick>
 8004884:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004886:	e008      	b.n	800489a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004888:	f7ff f81c 	bl	80038c4 <HAL_GetTick>
 800488c:	4602      	mov	r2, r0
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	2b02      	cmp	r3, #2
 8004894:	d901      	bls.n	800489a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e167      	b.n	8004b6a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800489a:	4b0b      	ldr	r3, [pc, #44]	; (80048c8 <HAL_RCC_OscConfig+0x240>)
 800489c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800489e:	f003 0302 	and.w	r3, r3, #2
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d0f0      	beq.n	8004888 <HAL_RCC_OscConfig+0x200>
 80048a6:	e01b      	b.n	80048e0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048a8:	4b09      	ldr	r3, [pc, #36]	; (80048d0 <HAL_RCC_OscConfig+0x248>)
 80048aa:	2200      	movs	r2, #0
 80048ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048ae:	f7ff f809 	bl	80038c4 <HAL_GetTick>
 80048b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048b4:	e00e      	b.n	80048d4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048b6:	f7ff f805 	bl	80038c4 <HAL_GetTick>
 80048ba:	4602      	mov	r2, r0
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d907      	bls.n	80048d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80048c4:	2303      	movs	r3, #3
 80048c6:	e150      	b.n	8004b6a <HAL_RCC_OscConfig+0x4e2>
 80048c8:	40023800 	.word	0x40023800
 80048cc:	42470000 	.word	0x42470000
 80048d0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048d4:	4b88      	ldr	r3, [pc, #544]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 80048d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048d8:	f003 0302 	and.w	r3, r3, #2
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d1ea      	bne.n	80048b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 0304 	and.w	r3, r3, #4
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	f000 8097 	beq.w	8004a1c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048ee:	2300      	movs	r3, #0
 80048f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048f2:	4b81      	ldr	r3, [pc, #516]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 80048f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d10f      	bne.n	800491e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048fe:	2300      	movs	r3, #0
 8004900:	60bb      	str	r3, [r7, #8]
 8004902:	4b7d      	ldr	r3, [pc, #500]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 8004904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004906:	4a7c      	ldr	r2, [pc, #496]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 8004908:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800490c:	6413      	str	r3, [r2, #64]	; 0x40
 800490e:	4b7a      	ldr	r3, [pc, #488]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 8004910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004912:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004916:	60bb      	str	r3, [r7, #8]
 8004918:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800491a:	2301      	movs	r3, #1
 800491c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800491e:	4b77      	ldr	r3, [pc, #476]	; (8004afc <HAL_RCC_OscConfig+0x474>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004926:	2b00      	cmp	r3, #0
 8004928:	d118      	bne.n	800495c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800492a:	4b74      	ldr	r3, [pc, #464]	; (8004afc <HAL_RCC_OscConfig+0x474>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a73      	ldr	r2, [pc, #460]	; (8004afc <HAL_RCC_OscConfig+0x474>)
 8004930:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004934:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004936:	f7fe ffc5 	bl	80038c4 <HAL_GetTick>
 800493a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800493c:	e008      	b.n	8004950 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800493e:	f7fe ffc1 	bl	80038c4 <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	2b02      	cmp	r3, #2
 800494a:	d901      	bls.n	8004950 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	e10c      	b.n	8004b6a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004950:	4b6a      	ldr	r3, [pc, #424]	; (8004afc <HAL_RCC_OscConfig+0x474>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004958:	2b00      	cmp	r3, #0
 800495a:	d0f0      	beq.n	800493e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	2b01      	cmp	r3, #1
 8004962:	d106      	bne.n	8004972 <HAL_RCC_OscConfig+0x2ea>
 8004964:	4b64      	ldr	r3, [pc, #400]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 8004966:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004968:	4a63      	ldr	r2, [pc, #396]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 800496a:	f043 0301 	orr.w	r3, r3, #1
 800496e:	6713      	str	r3, [r2, #112]	; 0x70
 8004970:	e01c      	b.n	80049ac <HAL_RCC_OscConfig+0x324>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	2b05      	cmp	r3, #5
 8004978:	d10c      	bne.n	8004994 <HAL_RCC_OscConfig+0x30c>
 800497a:	4b5f      	ldr	r3, [pc, #380]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 800497c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800497e:	4a5e      	ldr	r2, [pc, #376]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 8004980:	f043 0304 	orr.w	r3, r3, #4
 8004984:	6713      	str	r3, [r2, #112]	; 0x70
 8004986:	4b5c      	ldr	r3, [pc, #368]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 8004988:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800498a:	4a5b      	ldr	r2, [pc, #364]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 800498c:	f043 0301 	orr.w	r3, r3, #1
 8004990:	6713      	str	r3, [r2, #112]	; 0x70
 8004992:	e00b      	b.n	80049ac <HAL_RCC_OscConfig+0x324>
 8004994:	4b58      	ldr	r3, [pc, #352]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 8004996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004998:	4a57      	ldr	r2, [pc, #348]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 800499a:	f023 0301 	bic.w	r3, r3, #1
 800499e:	6713      	str	r3, [r2, #112]	; 0x70
 80049a0:	4b55      	ldr	r3, [pc, #340]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 80049a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049a4:	4a54      	ldr	r2, [pc, #336]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 80049a6:	f023 0304 	bic.w	r3, r3, #4
 80049aa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d015      	beq.n	80049e0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049b4:	f7fe ff86 	bl	80038c4 <HAL_GetTick>
 80049b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049ba:	e00a      	b.n	80049d2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049bc:	f7fe ff82 	bl	80038c4 <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d901      	bls.n	80049d2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	e0cb      	b.n	8004b6a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049d2:	4b49      	ldr	r3, [pc, #292]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 80049d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049d6:	f003 0302 	and.w	r3, r3, #2
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d0ee      	beq.n	80049bc <HAL_RCC_OscConfig+0x334>
 80049de:	e014      	b.n	8004a0a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049e0:	f7fe ff70 	bl	80038c4 <HAL_GetTick>
 80049e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049e6:	e00a      	b.n	80049fe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049e8:	f7fe ff6c 	bl	80038c4 <HAL_GetTick>
 80049ec:	4602      	mov	r2, r0
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d901      	bls.n	80049fe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80049fa:	2303      	movs	r3, #3
 80049fc:	e0b5      	b.n	8004b6a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049fe:	4b3e      	ldr	r3, [pc, #248]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 8004a00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a02:	f003 0302 	and.w	r3, r3, #2
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1ee      	bne.n	80049e8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a0a:	7dfb      	ldrb	r3, [r7, #23]
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d105      	bne.n	8004a1c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a10:	4b39      	ldr	r3, [pc, #228]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 8004a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a14:	4a38      	ldr	r2, [pc, #224]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 8004a16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a1a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	699b      	ldr	r3, [r3, #24]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	f000 80a1 	beq.w	8004b68 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a26:	4b34      	ldr	r3, [pc, #208]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	f003 030c 	and.w	r3, r3, #12
 8004a2e:	2b08      	cmp	r3, #8
 8004a30:	d05c      	beq.n	8004aec <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	699b      	ldr	r3, [r3, #24]
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d141      	bne.n	8004abe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a3a:	4b31      	ldr	r3, [pc, #196]	; (8004b00 <HAL_RCC_OscConfig+0x478>)
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a40:	f7fe ff40 	bl	80038c4 <HAL_GetTick>
 8004a44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a46:	e008      	b.n	8004a5a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a48:	f7fe ff3c 	bl	80038c4 <HAL_GetTick>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	d901      	bls.n	8004a5a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e087      	b.n	8004b6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a5a:	4b27      	ldr	r3, [pc, #156]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d1f0      	bne.n	8004a48 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	69da      	ldr	r2, [r3, #28]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6a1b      	ldr	r3, [r3, #32]
 8004a6e:	431a      	orrs	r2, r3
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a74:	019b      	lsls	r3, r3, #6
 8004a76:	431a      	orrs	r2, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a7c:	085b      	lsrs	r3, r3, #1
 8004a7e:	3b01      	subs	r3, #1
 8004a80:	041b      	lsls	r3, r3, #16
 8004a82:	431a      	orrs	r2, r3
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a88:	061b      	lsls	r3, r3, #24
 8004a8a:	491b      	ldr	r1, [pc, #108]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a90:	4b1b      	ldr	r3, [pc, #108]	; (8004b00 <HAL_RCC_OscConfig+0x478>)
 8004a92:	2201      	movs	r2, #1
 8004a94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a96:	f7fe ff15 	bl	80038c4 <HAL_GetTick>
 8004a9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a9c:	e008      	b.n	8004ab0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a9e:	f7fe ff11 	bl	80038c4 <HAL_GetTick>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	1ad3      	subs	r3, r2, r3
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d901      	bls.n	8004ab0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004aac:	2303      	movs	r3, #3
 8004aae:	e05c      	b.n	8004b6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ab0:	4b11      	ldr	r3, [pc, #68]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d0f0      	beq.n	8004a9e <HAL_RCC_OscConfig+0x416>
 8004abc:	e054      	b.n	8004b68 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004abe:	4b10      	ldr	r3, [pc, #64]	; (8004b00 <HAL_RCC_OscConfig+0x478>)
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ac4:	f7fe fefe 	bl	80038c4 <HAL_GetTick>
 8004ac8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004aca:	e008      	b.n	8004ade <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004acc:	f7fe fefa 	bl	80038c4 <HAL_GetTick>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	2b02      	cmp	r3, #2
 8004ad8:	d901      	bls.n	8004ade <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	e045      	b.n	8004b6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ade:	4b06      	ldr	r3, [pc, #24]	; (8004af8 <HAL_RCC_OscConfig+0x470>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d1f0      	bne.n	8004acc <HAL_RCC_OscConfig+0x444>
 8004aea:	e03d      	b.n	8004b68 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	699b      	ldr	r3, [r3, #24]
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d107      	bne.n	8004b04 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	e038      	b.n	8004b6a <HAL_RCC_OscConfig+0x4e2>
 8004af8:	40023800 	.word	0x40023800
 8004afc:	40007000 	.word	0x40007000
 8004b00:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b04:	4b1b      	ldr	r3, [pc, #108]	; (8004b74 <HAL_RCC_OscConfig+0x4ec>)
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	699b      	ldr	r3, [r3, #24]
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d028      	beq.n	8004b64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d121      	bne.n	8004b64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d11a      	bne.n	8004b64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b2e:	68fa      	ldr	r2, [r7, #12]
 8004b30:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004b34:	4013      	ands	r3, r2
 8004b36:	687a      	ldr	r2, [r7, #4]
 8004b38:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004b3a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d111      	bne.n	8004b64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b4a:	085b      	lsrs	r3, r3, #1
 8004b4c:	3b01      	subs	r3, #1
 8004b4e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d107      	bne.n	8004b64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b5e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d001      	beq.n	8004b68 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	e000      	b.n	8004b6a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3718      	adds	r7, #24
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	40023800 	.word	0x40023800

08004b78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b084      	sub	sp, #16
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
 8004b80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d101      	bne.n	8004b8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e0cc      	b.n	8004d26 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b8c:	4b68      	ldr	r3, [pc, #416]	; (8004d30 <HAL_RCC_ClockConfig+0x1b8>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 0307 	and.w	r3, r3, #7
 8004b94:	683a      	ldr	r2, [r7, #0]
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d90c      	bls.n	8004bb4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b9a:	4b65      	ldr	r3, [pc, #404]	; (8004d30 <HAL_RCC_ClockConfig+0x1b8>)
 8004b9c:	683a      	ldr	r2, [r7, #0]
 8004b9e:	b2d2      	uxtb	r2, r2
 8004ba0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ba2:	4b63      	ldr	r3, [pc, #396]	; (8004d30 <HAL_RCC_ClockConfig+0x1b8>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0307 	and.w	r3, r3, #7
 8004baa:	683a      	ldr	r2, [r7, #0]
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d001      	beq.n	8004bb4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e0b8      	b.n	8004d26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 0302 	and.w	r3, r3, #2
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d020      	beq.n	8004c02 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0304 	and.w	r3, r3, #4
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d005      	beq.n	8004bd8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bcc:	4b59      	ldr	r3, [pc, #356]	; (8004d34 <HAL_RCC_ClockConfig+0x1bc>)
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	4a58      	ldr	r2, [pc, #352]	; (8004d34 <HAL_RCC_ClockConfig+0x1bc>)
 8004bd2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004bd6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 0308 	and.w	r3, r3, #8
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d005      	beq.n	8004bf0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004be4:	4b53      	ldr	r3, [pc, #332]	; (8004d34 <HAL_RCC_ClockConfig+0x1bc>)
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	4a52      	ldr	r2, [pc, #328]	; (8004d34 <HAL_RCC_ClockConfig+0x1bc>)
 8004bea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004bee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bf0:	4b50      	ldr	r3, [pc, #320]	; (8004d34 <HAL_RCC_ClockConfig+0x1bc>)
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	494d      	ldr	r1, [pc, #308]	; (8004d34 <HAL_RCC_ClockConfig+0x1bc>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d044      	beq.n	8004c98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d107      	bne.n	8004c26 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c16:	4b47      	ldr	r3, [pc, #284]	; (8004d34 <HAL_RCC_ClockConfig+0x1bc>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d119      	bne.n	8004c56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e07f      	b.n	8004d26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	2b02      	cmp	r3, #2
 8004c2c:	d003      	beq.n	8004c36 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c32:	2b03      	cmp	r3, #3
 8004c34:	d107      	bne.n	8004c46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c36:	4b3f      	ldr	r3, [pc, #252]	; (8004d34 <HAL_RCC_ClockConfig+0x1bc>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d109      	bne.n	8004c56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e06f      	b.n	8004d26 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c46:	4b3b      	ldr	r3, [pc, #236]	; (8004d34 <HAL_RCC_ClockConfig+0x1bc>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 0302 	and.w	r3, r3, #2
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d101      	bne.n	8004c56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e067      	b.n	8004d26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c56:	4b37      	ldr	r3, [pc, #220]	; (8004d34 <HAL_RCC_ClockConfig+0x1bc>)
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	f023 0203 	bic.w	r2, r3, #3
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	4934      	ldr	r1, [pc, #208]	; (8004d34 <HAL_RCC_ClockConfig+0x1bc>)
 8004c64:	4313      	orrs	r3, r2
 8004c66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c68:	f7fe fe2c 	bl	80038c4 <HAL_GetTick>
 8004c6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c6e:	e00a      	b.n	8004c86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c70:	f7fe fe28 	bl	80038c4 <HAL_GetTick>
 8004c74:	4602      	mov	r2, r0
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	1ad3      	subs	r3, r2, r3
 8004c7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d901      	bls.n	8004c86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c82:	2303      	movs	r3, #3
 8004c84:	e04f      	b.n	8004d26 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c86:	4b2b      	ldr	r3, [pc, #172]	; (8004d34 <HAL_RCC_ClockConfig+0x1bc>)
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	f003 020c 	and.w	r2, r3, #12
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d1eb      	bne.n	8004c70 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c98:	4b25      	ldr	r3, [pc, #148]	; (8004d30 <HAL_RCC_ClockConfig+0x1b8>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 0307 	and.w	r3, r3, #7
 8004ca0:	683a      	ldr	r2, [r7, #0]
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	d20c      	bcs.n	8004cc0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ca6:	4b22      	ldr	r3, [pc, #136]	; (8004d30 <HAL_RCC_ClockConfig+0x1b8>)
 8004ca8:	683a      	ldr	r2, [r7, #0]
 8004caa:	b2d2      	uxtb	r2, r2
 8004cac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cae:	4b20      	ldr	r3, [pc, #128]	; (8004d30 <HAL_RCC_ClockConfig+0x1b8>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 0307 	and.w	r3, r3, #7
 8004cb6:	683a      	ldr	r2, [r7, #0]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d001      	beq.n	8004cc0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e032      	b.n	8004d26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0304 	and.w	r3, r3, #4
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d008      	beq.n	8004cde <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ccc:	4b19      	ldr	r3, [pc, #100]	; (8004d34 <HAL_RCC_ClockConfig+0x1bc>)
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	4916      	ldr	r1, [pc, #88]	; (8004d34 <HAL_RCC_ClockConfig+0x1bc>)
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0308 	and.w	r3, r3, #8
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d009      	beq.n	8004cfe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004cea:	4b12      	ldr	r3, [pc, #72]	; (8004d34 <HAL_RCC_ClockConfig+0x1bc>)
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	691b      	ldr	r3, [r3, #16]
 8004cf6:	00db      	lsls	r3, r3, #3
 8004cf8:	490e      	ldr	r1, [pc, #56]	; (8004d34 <HAL_RCC_ClockConfig+0x1bc>)
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004cfe:	f000 f821 	bl	8004d44 <HAL_RCC_GetSysClockFreq>
 8004d02:	4602      	mov	r2, r0
 8004d04:	4b0b      	ldr	r3, [pc, #44]	; (8004d34 <HAL_RCC_ClockConfig+0x1bc>)
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	091b      	lsrs	r3, r3, #4
 8004d0a:	f003 030f 	and.w	r3, r3, #15
 8004d0e:	490a      	ldr	r1, [pc, #40]	; (8004d38 <HAL_RCC_ClockConfig+0x1c0>)
 8004d10:	5ccb      	ldrb	r3, [r1, r3]
 8004d12:	fa22 f303 	lsr.w	r3, r2, r3
 8004d16:	4a09      	ldr	r2, [pc, #36]	; (8004d3c <HAL_RCC_ClockConfig+0x1c4>)
 8004d18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004d1a:	4b09      	ldr	r3, [pc, #36]	; (8004d40 <HAL_RCC_ClockConfig+0x1c8>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f7fe fb6e 	bl	8003400 <HAL_InitTick>

  return HAL_OK;
 8004d24:	2300      	movs	r3, #0
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3710      	adds	r7, #16
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}
 8004d2e:	bf00      	nop
 8004d30:	40023c00 	.word	0x40023c00
 8004d34:	40023800 	.word	0x40023800
 8004d38:	0800e65c 	.word	0x0800e65c
 8004d3c:	2000000c 	.word	0x2000000c
 8004d40:	20000010 	.word	0x20000010

08004d44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d48:	b094      	sub	sp, #80	; 0x50
 8004d4a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	647b      	str	r3, [r7, #68]	; 0x44
 8004d50:	2300      	movs	r3, #0
 8004d52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d54:	2300      	movs	r3, #0
 8004d56:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d5c:	4b79      	ldr	r3, [pc, #484]	; (8004f44 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	f003 030c 	and.w	r3, r3, #12
 8004d64:	2b08      	cmp	r3, #8
 8004d66:	d00d      	beq.n	8004d84 <HAL_RCC_GetSysClockFreq+0x40>
 8004d68:	2b08      	cmp	r3, #8
 8004d6a:	f200 80e1 	bhi.w	8004f30 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d002      	beq.n	8004d78 <HAL_RCC_GetSysClockFreq+0x34>
 8004d72:	2b04      	cmp	r3, #4
 8004d74:	d003      	beq.n	8004d7e <HAL_RCC_GetSysClockFreq+0x3a>
 8004d76:	e0db      	b.n	8004f30 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d78:	4b73      	ldr	r3, [pc, #460]	; (8004f48 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d7a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004d7c:	e0db      	b.n	8004f36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d7e:	4b73      	ldr	r3, [pc, #460]	; (8004f4c <HAL_RCC_GetSysClockFreq+0x208>)
 8004d80:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d82:	e0d8      	b.n	8004f36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d84:	4b6f      	ldr	r3, [pc, #444]	; (8004f44 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d8c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d8e:	4b6d      	ldr	r3, [pc, #436]	; (8004f44 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d063      	beq.n	8004e62 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d9a:	4b6a      	ldr	r3, [pc, #424]	; (8004f44 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	099b      	lsrs	r3, r3, #6
 8004da0:	2200      	movs	r2, #0
 8004da2:	63bb      	str	r3, [r7, #56]	; 0x38
 8004da4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004da6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004da8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dac:	633b      	str	r3, [r7, #48]	; 0x30
 8004dae:	2300      	movs	r3, #0
 8004db0:	637b      	str	r3, [r7, #52]	; 0x34
 8004db2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004db6:	4622      	mov	r2, r4
 8004db8:	462b      	mov	r3, r5
 8004dba:	f04f 0000 	mov.w	r0, #0
 8004dbe:	f04f 0100 	mov.w	r1, #0
 8004dc2:	0159      	lsls	r1, r3, #5
 8004dc4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004dc8:	0150      	lsls	r0, r2, #5
 8004dca:	4602      	mov	r2, r0
 8004dcc:	460b      	mov	r3, r1
 8004dce:	4621      	mov	r1, r4
 8004dd0:	1a51      	subs	r1, r2, r1
 8004dd2:	6139      	str	r1, [r7, #16]
 8004dd4:	4629      	mov	r1, r5
 8004dd6:	eb63 0301 	sbc.w	r3, r3, r1
 8004dda:	617b      	str	r3, [r7, #20]
 8004ddc:	f04f 0200 	mov.w	r2, #0
 8004de0:	f04f 0300 	mov.w	r3, #0
 8004de4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004de8:	4659      	mov	r1, fp
 8004dea:	018b      	lsls	r3, r1, #6
 8004dec:	4651      	mov	r1, sl
 8004dee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004df2:	4651      	mov	r1, sl
 8004df4:	018a      	lsls	r2, r1, #6
 8004df6:	4651      	mov	r1, sl
 8004df8:	ebb2 0801 	subs.w	r8, r2, r1
 8004dfc:	4659      	mov	r1, fp
 8004dfe:	eb63 0901 	sbc.w	r9, r3, r1
 8004e02:	f04f 0200 	mov.w	r2, #0
 8004e06:	f04f 0300 	mov.w	r3, #0
 8004e0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e16:	4690      	mov	r8, r2
 8004e18:	4699      	mov	r9, r3
 8004e1a:	4623      	mov	r3, r4
 8004e1c:	eb18 0303 	adds.w	r3, r8, r3
 8004e20:	60bb      	str	r3, [r7, #8]
 8004e22:	462b      	mov	r3, r5
 8004e24:	eb49 0303 	adc.w	r3, r9, r3
 8004e28:	60fb      	str	r3, [r7, #12]
 8004e2a:	f04f 0200 	mov.w	r2, #0
 8004e2e:	f04f 0300 	mov.w	r3, #0
 8004e32:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004e36:	4629      	mov	r1, r5
 8004e38:	024b      	lsls	r3, r1, #9
 8004e3a:	4621      	mov	r1, r4
 8004e3c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004e40:	4621      	mov	r1, r4
 8004e42:	024a      	lsls	r2, r1, #9
 8004e44:	4610      	mov	r0, r2
 8004e46:	4619      	mov	r1, r3
 8004e48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e4e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e50:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004e54:	f7fb ff18 	bl	8000c88 <__aeabi_uldivmod>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e60:	e058      	b.n	8004f14 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e62:	4b38      	ldr	r3, [pc, #224]	; (8004f44 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	099b      	lsrs	r3, r3, #6
 8004e68:	2200      	movs	r2, #0
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	4611      	mov	r1, r2
 8004e6e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004e72:	623b      	str	r3, [r7, #32]
 8004e74:	2300      	movs	r3, #0
 8004e76:	627b      	str	r3, [r7, #36]	; 0x24
 8004e78:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004e7c:	4642      	mov	r2, r8
 8004e7e:	464b      	mov	r3, r9
 8004e80:	f04f 0000 	mov.w	r0, #0
 8004e84:	f04f 0100 	mov.w	r1, #0
 8004e88:	0159      	lsls	r1, r3, #5
 8004e8a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e8e:	0150      	lsls	r0, r2, #5
 8004e90:	4602      	mov	r2, r0
 8004e92:	460b      	mov	r3, r1
 8004e94:	4641      	mov	r1, r8
 8004e96:	ebb2 0a01 	subs.w	sl, r2, r1
 8004e9a:	4649      	mov	r1, r9
 8004e9c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004ea0:	f04f 0200 	mov.w	r2, #0
 8004ea4:	f04f 0300 	mov.w	r3, #0
 8004ea8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004eac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004eb0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004eb4:	ebb2 040a 	subs.w	r4, r2, sl
 8004eb8:	eb63 050b 	sbc.w	r5, r3, fp
 8004ebc:	f04f 0200 	mov.w	r2, #0
 8004ec0:	f04f 0300 	mov.w	r3, #0
 8004ec4:	00eb      	lsls	r3, r5, #3
 8004ec6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004eca:	00e2      	lsls	r2, r4, #3
 8004ecc:	4614      	mov	r4, r2
 8004ece:	461d      	mov	r5, r3
 8004ed0:	4643      	mov	r3, r8
 8004ed2:	18e3      	adds	r3, r4, r3
 8004ed4:	603b      	str	r3, [r7, #0]
 8004ed6:	464b      	mov	r3, r9
 8004ed8:	eb45 0303 	adc.w	r3, r5, r3
 8004edc:	607b      	str	r3, [r7, #4]
 8004ede:	f04f 0200 	mov.w	r2, #0
 8004ee2:	f04f 0300 	mov.w	r3, #0
 8004ee6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004eea:	4629      	mov	r1, r5
 8004eec:	028b      	lsls	r3, r1, #10
 8004eee:	4621      	mov	r1, r4
 8004ef0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ef4:	4621      	mov	r1, r4
 8004ef6:	028a      	lsls	r2, r1, #10
 8004ef8:	4610      	mov	r0, r2
 8004efa:	4619      	mov	r1, r3
 8004efc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004efe:	2200      	movs	r2, #0
 8004f00:	61bb      	str	r3, [r7, #24]
 8004f02:	61fa      	str	r2, [r7, #28]
 8004f04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f08:	f7fb febe 	bl	8000c88 <__aeabi_uldivmod>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	460b      	mov	r3, r1
 8004f10:	4613      	mov	r3, r2
 8004f12:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004f14:	4b0b      	ldr	r3, [pc, #44]	; (8004f44 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	0c1b      	lsrs	r3, r3, #16
 8004f1a:	f003 0303 	and.w	r3, r3, #3
 8004f1e:	3301      	adds	r3, #1
 8004f20:	005b      	lsls	r3, r3, #1
 8004f22:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004f24:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f28:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f2c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004f2e:	e002      	b.n	8004f36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004f30:	4b05      	ldr	r3, [pc, #20]	; (8004f48 <HAL_RCC_GetSysClockFreq+0x204>)
 8004f32:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004f34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3750      	adds	r7, #80	; 0x50
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f42:	bf00      	nop
 8004f44:	40023800 	.word	0x40023800
 8004f48:	00f42400 	.word	0x00f42400
 8004f4c:	007a1200 	.word	0x007a1200

08004f50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f50:	b480      	push	{r7}
 8004f52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f54:	4b03      	ldr	r3, [pc, #12]	; (8004f64 <HAL_RCC_GetHCLKFreq+0x14>)
 8004f56:	681b      	ldr	r3, [r3, #0]
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f60:	4770      	bx	lr
 8004f62:	bf00      	nop
 8004f64:	2000000c 	.word	0x2000000c

08004f68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004f6c:	f7ff fff0 	bl	8004f50 <HAL_RCC_GetHCLKFreq>
 8004f70:	4602      	mov	r2, r0
 8004f72:	4b05      	ldr	r3, [pc, #20]	; (8004f88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	0a9b      	lsrs	r3, r3, #10
 8004f78:	f003 0307 	and.w	r3, r3, #7
 8004f7c:	4903      	ldr	r1, [pc, #12]	; (8004f8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f7e:	5ccb      	ldrb	r3, [r1, r3]
 8004f80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	bd80      	pop	{r7, pc}
 8004f88:	40023800 	.word	0x40023800
 8004f8c:	0800e66c 	.word	0x0800e66c

08004f90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004f94:	f7ff ffdc 	bl	8004f50 <HAL_RCC_GetHCLKFreq>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	4b05      	ldr	r3, [pc, #20]	; (8004fb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	0b5b      	lsrs	r3, r3, #13
 8004fa0:	f003 0307 	and.w	r3, r3, #7
 8004fa4:	4903      	ldr	r1, [pc, #12]	; (8004fb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004fa6:	5ccb      	ldrb	r3, [r1, r3]
 8004fa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	bd80      	pop	{r7, pc}
 8004fb0:	40023800 	.word	0x40023800
 8004fb4:	0800e66c 	.word	0x0800e66c

08004fb8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b083      	sub	sp, #12
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
 8004fc0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	220f      	movs	r2, #15
 8004fc6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004fc8:	4b12      	ldr	r3, [pc, #72]	; (8005014 <HAL_RCC_GetClockConfig+0x5c>)
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	f003 0203 	and.w	r2, r3, #3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004fd4:	4b0f      	ldr	r3, [pc, #60]	; (8005014 <HAL_RCC_GetClockConfig+0x5c>)
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004fe0:	4b0c      	ldr	r3, [pc, #48]	; (8005014 <HAL_RCC_GetClockConfig+0x5c>)
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004fec:	4b09      	ldr	r3, [pc, #36]	; (8005014 <HAL_RCC_GetClockConfig+0x5c>)
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	08db      	lsrs	r3, r3, #3
 8004ff2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004ffa:	4b07      	ldr	r3, [pc, #28]	; (8005018 <HAL_RCC_GetClockConfig+0x60>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f003 0207 	and.w	r2, r3, #7
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	601a      	str	r2, [r3, #0]
}
 8005006:	bf00      	nop
 8005008:	370c      	adds	r7, #12
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr
 8005012:	bf00      	nop
 8005014:	40023800 	.word	0x40023800
 8005018:	40023c00 	.word	0x40023c00

0800501c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b082      	sub	sp, #8
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d101      	bne.n	800502e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e041      	b.n	80050b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005034:	b2db      	uxtb	r3, r3
 8005036:	2b00      	cmp	r3, #0
 8005038:	d106      	bne.n	8005048 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f7fd fff4 	bl	8003030 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2202      	movs	r2, #2
 800504c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	3304      	adds	r3, #4
 8005058:	4619      	mov	r1, r3
 800505a:	4610      	mov	r0, r2
 800505c:	f000 fcee 	bl	8005a3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2201      	movs	r2, #1
 8005064:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2201      	movs	r2, #1
 800506c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2201      	movs	r2, #1
 8005074:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2201      	movs	r2, #1
 800507c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2201      	movs	r2, #1
 8005084:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3708      	adds	r7, #8
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
	...

080050bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80050bc:	b480      	push	{r7}
 80050be:	b085      	sub	sp, #20
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050ca:	b2db      	uxtb	r3, r3
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d001      	beq.n	80050d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	e04e      	b.n	8005172 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2202      	movs	r2, #2
 80050d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	68da      	ldr	r2, [r3, #12]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f042 0201 	orr.w	r2, r2, #1
 80050ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a23      	ldr	r2, [pc, #140]	; (8005180 <HAL_TIM_Base_Start_IT+0xc4>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d022      	beq.n	800513c <HAL_TIM_Base_Start_IT+0x80>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050fe:	d01d      	beq.n	800513c <HAL_TIM_Base_Start_IT+0x80>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a1f      	ldr	r2, [pc, #124]	; (8005184 <HAL_TIM_Base_Start_IT+0xc8>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d018      	beq.n	800513c <HAL_TIM_Base_Start_IT+0x80>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a1e      	ldr	r2, [pc, #120]	; (8005188 <HAL_TIM_Base_Start_IT+0xcc>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d013      	beq.n	800513c <HAL_TIM_Base_Start_IT+0x80>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a1c      	ldr	r2, [pc, #112]	; (800518c <HAL_TIM_Base_Start_IT+0xd0>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d00e      	beq.n	800513c <HAL_TIM_Base_Start_IT+0x80>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a1b      	ldr	r2, [pc, #108]	; (8005190 <HAL_TIM_Base_Start_IT+0xd4>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d009      	beq.n	800513c <HAL_TIM_Base_Start_IT+0x80>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a19      	ldr	r2, [pc, #100]	; (8005194 <HAL_TIM_Base_Start_IT+0xd8>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d004      	beq.n	800513c <HAL_TIM_Base_Start_IT+0x80>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a18      	ldr	r2, [pc, #96]	; (8005198 <HAL_TIM_Base_Start_IT+0xdc>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d111      	bne.n	8005160 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	f003 0307 	and.w	r3, r3, #7
 8005146:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2b06      	cmp	r3, #6
 800514c:	d010      	beq.n	8005170 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f042 0201 	orr.w	r2, r2, #1
 800515c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800515e:	e007      	b.n	8005170 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f042 0201 	orr.w	r2, r2, #1
 800516e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005170:	2300      	movs	r3, #0
}
 8005172:	4618      	mov	r0, r3
 8005174:	3714      	adds	r7, #20
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr
 800517e:	bf00      	nop
 8005180:	40010000 	.word	0x40010000
 8005184:	40000400 	.word	0x40000400
 8005188:	40000800 	.word	0x40000800
 800518c:	40000c00 	.word	0x40000c00
 8005190:	40010400 	.word	0x40010400
 8005194:	40014000 	.word	0x40014000
 8005198:	40001800 	.word	0x40001800

0800519c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d101      	bne.n	80051ae <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	e041      	b.n	8005232 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d106      	bne.n	80051c8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	f000 f839 	bl	800523a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2202      	movs	r2, #2
 80051cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	3304      	adds	r3, #4
 80051d8:	4619      	mov	r1, r3
 80051da:	4610      	mov	r0, r2
 80051dc:	f000 fc2e 	bl	8005a3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005230:	2300      	movs	r3, #0
}
 8005232:	4618      	mov	r0, r3
 8005234:	3708      	adds	r7, #8
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800523a:	b480      	push	{r7}
 800523c:	b083      	sub	sp, #12
 800523e:	af00      	add	r7, sp, #0
 8005240:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005242:	bf00      	nop
 8005244:	370c      	adds	r7, #12
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr
	...

08005250 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800525a:	2300      	movs	r3, #0
 800525c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d104      	bne.n	800526e <HAL_TIM_IC_Start_IT+0x1e>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800526a:	b2db      	uxtb	r3, r3
 800526c:	e013      	b.n	8005296 <HAL_TIM_IC_Start_IT+0x46>
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	2b04      	cmp	r3, #4
 8005272:	d104      	bne.n	800527e <HAL_TIM_IC_Start_IT+0x2e>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800527a:	b2db      	uxtb	r3, r3
 800527c:	e00b      	b.n	8005296 <HAL_TIM_IC_Start_IT+0x46>
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	2b08      	cmp	r3, #8
 8005282:	d104      	bne.n	800528e <HAL_TIM_IC_Start_IT+0x3e>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800528a:	b2db      	uxtb	r3, r3
 800528c:	e003      	b.n	8005296 <HAL_TIM_IC_Start_IT+0x46>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005294:	b2db      	uxtb	r3, r3
 8005296:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d104      	bne.n	80052a8 <HAL_TIM_IC_Start_IT+0x58>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	e013      	b.n	80052d0 <HAL_TIM_IC_Start_IT+0x80>
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	2b04      	cmp	r3, #4
 80052ac:	d104      	bne.n	80052b8 <HAL_TIM_IC_Start_IT+0x68>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	e00b      	b.n	80052d0 <HAL_TIM_IC_Start_IT+0x80>
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	2b08      	cmp	r3, #8
 80052bc:	d104      	bne.n	80052c8 <HAL_TIM_IC_Start_IT+0x78>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	e003      	b.n	80052d0 <HAL_TIM_IC_Start_IT+0x80>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80052d2:	7bbb      	ldrb	r3, [r7, #14]
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d102      	bne.n	80052de <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80052d8:	7b7b      	ldrb	r3, [r7, #13]
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d001      	beq.n	80052e2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e0cc      	b.n	800547c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d104      	bne.n	80052f2 <HAL_TIM_IC_Start_IT+0xa2>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2202      	movs	r2, #2
 80052ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052f0:	e013      	b.n	800531a <HAL_TIM_IC_Start_IT+0xca>
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	2b04      	cmp	r3, #4
 80052f6:	d104      	bne.n	8005302 <HAL_TIM_IC_Start_IT+0xb2>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2202      	movs	r2, #2
 80052fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005300:	e00b      	b.n	800531a <HAL_TIM_IC_Start_IT+0xca>
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	2b08      	cmp	r3, #8
 8005306:	d104      	bne.n	8005312 <HAL_TIM_IC_Start_IT+0xc2>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2202      	movs	r2, #2
 800530c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005310:	e003      	b.n	800531a <HAL_TIM_IC_Start_IT+0xca>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2202      	movs	r2, #2
 8005316:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d104      	bne.n	800532a <HAL_TIM_IC_Start_IT+0xda>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2202      	movs	r2, #2
 8005324:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005328:	e013      	b.n	8005352 <HAL_TIM_IC_Start_IT+0x102>
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	2b04      	cmp	r3, #4
 800532e:	d104      	bne.n	800533a <HAL_TIM_IC_Start_IT+0xea>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2202      	movs	r2, #2
 8005334:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005338:	e00b      	b.n	8005352 <HAL_TIM_IC_Start_IT+0x102>
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	2b08      	cmp	r3, #8
 800533e:	d104      	bne.n	800534a <HAL_TIM_IC_Start_IT+0xfa>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2202      	movs	r2, #2
 8005344:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005348:	e003      	b.n	8005352 <HAL_TIM_IC_Start_IT+0x102>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2202      	movs	r2, #2
 800534e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	2b0c      	cmp	r3, #12
 8005356:	d841      	bhi.n	80053dc <HAL_TIM_IC_Start_IT+0x18c>
 8005358:	a201      	add	r2, pc, #4	; (adr r2, 8005360 <HAL_TIM_IC_Start_IT+0x110>)
 800535a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800535e:	bf00      	nop
 8005360:	08005395 	.word	0x08005395
 8005364:	080053dd 	.word	0x080053dd
 8005368:	080053dd 	.word	0x080053dd
 800536c:	080053dd 	.word	0x080053dd
 8005370:	080053a7 	.word	0x080053a7
 8005374:	080053dd 	.word	0x080053dd
 8005378:	080053dd 	.word	0x080053dd
 800537c:	080053dd 	.word	0x080053dd
 8005380:	080053b9 	.word	0x080053b9
 8005384:	080053dd 	.word	0x080053dd
 8005388:	080053dd 	.word	0x080053dd
 800538c:	080053dd 	.word	0x080053dd
 8005390:	080053cb 	.word	0x080053cb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	68da      	ldr	r2, [r3, #12]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f042 0202 	orr.w	r2, r2, #2
 80053a2:	60da      	str	r2, [r3, #12]
      break;
 80053a4:	e01d      	b.n	80053e2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68da      	ldr	r2, [r3, #12]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f042 0204 	orr.w	r2, r2, #4
 80053b4:	60da      	str	r2, [r3, #12]
      break;
 80053b6:	e014      	b.n	80053e2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	68da      	ldr	r2, [r3, #12]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f042 0208 	orr.w	r2, r2, #8
 80053c6:	60da      	str	r2, [r3, #12]
      break;
 80053c8:	e00b      	b.n	80053e2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68da      	ldr	r2, [r3, #12]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f042 0210 	orr.w	r2, r2, #16
 80053d8:	60da      	str	r2, [r3, #12]
      break;
 80053da:	e002      	b.n	80053e2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	73fb      	strb	r3, [r7, #15]
      break;
 80053e0:	bf00      	nop
  }

  if (status == HAL_OK)
 80053e2:	7bfb      	ldrb	r3, [r7, #15]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d148      	bne.n	800547a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	2201      	movs	r2, #1
 80053ee:	6839      	ldr	r1, [r7, #0]
 80053f0:	4618      	mov	r0, r3
 80053f2:	f000 fd87 	bl	8005f04 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a22      	ldr	r2, [pc, #136]	; (8005484 <HAL_TIM_IC_Start_IT+0x234>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d022      	beq.n	8005446 <HAL_TIM_IC_Start_IT+0x1f6>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005408:	d01d      	beq.n	8005446 <HAL_TIM_IC_Start_IT+0x1f6>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a1e      	ldr	r2, [pc, #120]	; (8005488 <HAL_TIM_IC_Start_IT+0x238>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d018      	beq.n	8005446 <HAL_TIM_IC_Start_IT+0x1f6>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a1c      	ldr	r2, [pc, #112]	; (800548c <HAL_TIM_IC_Start_IT+0x23c>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d013      	beq.n	8005446 <HAL_TIM_IC_Start_IT+0x1f6>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a1b      	ldr	r2, [pc, #108]	; (8005490 <HAL_TIM_IC_Start_IT+0x240>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d00e      	beq.n	8005446 <HAL_TIM_IC_Start_IT+0x1f6>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a19      	ldr	r2, [pc, #100]	; (8005494 <HAL_TIM_IC_Start_IT+0x244>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d009      	beq.n	8005446 <HAL_TIM_IC_Start_IT+0x1f6>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a18      	ldr	r2, [pc, #96]	; (8005498 <HAL_TIM_IC_Start_IT+0x248>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d004      	beq.n	8005446 <HAL_TIM_IC_Start_IT+0x1f6>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a16      	ldr	r2, [pc, #88]	; (800549c <HAL_TIM_IC_Start_IT+0x24c>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d111      	bne.n	800546a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	f003 0307 	and.w	r3, r3, #7
 8005450:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	2b06      	cmp	r3, #6
 8005456:	d010      	beq.n	800547a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f042 0201 	orr.w	r2, r2, #1
 8005466:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005468:	e007      	b.n	800547a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f042 0201 	orr.w	r2, r2, #1
 8005478:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800547a:	7bfb      	ldrb	r3, [r7, #15]
}
 800547c:	4618      	mov	r0, r3
 800547e:	3710      	adds	r7, #16
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}
 8005484:	40010000 	.word	0x40010000
 8005488:	40000400 	.word	0x40000400
 800548c:	40000800 	.word	0x40000800
 8005490:	40000c00 	.word	0x40000c00
 8005494:	40010400 	.word	0x40010400
 8005498:	40014000 	.word	0x40014000
 800549c:	40001800 	.word	0x40001800

080054a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b082      	sub	sp, #8
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	691b      	ldr	r3, [r3, #16]
 80054ae:	f003 0302 	and.w	r3, r3, #2
 80054b2:	2b02      	cmp	r3, #2
 80054b4:	d122      	bne.n	80054fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	f003 0302 	and.w	r3, r3, #2
 80054c0:	2b02      	cmp	r3, #2
 80054c2:	d11b      	bne.n	80054fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f06f 0202 	mvn.w	r2, #2
 80054cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2201      	movs	r2, #1
 80054d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	699b      	ldr	r3, [r3, #24]
 80054da:	f003 0303 	and.w	r3, r3, #3
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d003      	beq.n	80054ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f7fb ff50 	bl	8001388 <HAL_TIM_IC_CaptureCallback>
 80054e8:	e005      	b.n	80054f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f000 fa88 	bl	8005a00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f000 fa8f 	bl	8005a14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	691b      	ldr	r3, [r3, #16]
 8005502:	f003 0304 	and.w	r3, r3, #4
 8005506:	2b04      	cmp	r3, #4
 8005508:	d122      	bne.n	8005550 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	68db      	ldr	r3, [r3, #12]
 8005510:	f003 0304 	and.w	r3, r3, #4
 8005514:	2b04      	cmp	r3, #4
 8005516:	d11b      	bne.n	8005550 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f06f 0204 	mvn.w	r2, #4
 8005520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2202      	movs	r2, #2
 8005526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	699b      	ldr	r3, [r3, #24]
 800552e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005532:	2b00      	cmp	r3, #0
 8005534:	d003      	beq.n	800553e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f7fb ff26 	bl	8001388 <HAL_TIM_IC_CaptureCallback>
 800553c:	e005      	b.n	800554a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f000 fa5e 	bl	8005a00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f000 fa65 	bl	8005a14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2200      	movs	r2, #0
 800554e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	f003 0308 	and.w	r3, r3, #8
 800555a:	2b08      	cmp	r3, #8
 800555c:	d122      	bne.n	80055a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	68db      	ldr	r3, [r3, #12]
 8005564:	f003 0308 	and.w	r3, r3, #8
 8005568:	2b08      	cmp	r3, #8
 800556a:	d11b      	bne.n	80055a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f06f 0208 	mvn.w	r2, #8
 8005574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2204      	movs	r2, #4
 800557a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	69db      	ldr	r3, [r3, #28]
 8005582:	f003 0303 	and.w	r3, r3, #3
 8005586:	2b00      	cmp	r3, #0
 8005588:	d003      	beq.n	8005592 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f7fb fefc 	bl	8001388 <HAL_TIM_IC_CaptureCallback>
 8005590:	e005      	b.n	800559e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 fa34 	bl	8005a00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f000 fa3b 	bl	8005a14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2200      	movs	r2, #0
 80055a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	691b      	ldr	r3, [r3, #16]
 80055aa:	f003 0310 	and.w	r3, r3, #16
 80055ae:	2b10      	cmp	r3, #16
 80055b0:	d122      	bne.n	80055f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	f003 0310 	and.w	r3, r3, #16
 80055bc:	2b10      	cmp	r3, #16
 80055be:	d11b      	bne.n	80055f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f06f 0210 	mvn.w	r2, #16
 80055c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2208      	movs	r2, #8
 80055ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	69db      	ldr	r3, [r3, #28]
 80055d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d003      	beq.n	80055e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f7fb fed2 	bl	8001388 <HAL_TIM_IC_CaptureCallback>
 80055e4:	e005      	b.n	80055f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 fa0a 	bl	8005a00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f000 fa11 	bl	8005a14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	691b      	ldr	r3, [r3, #16]
 80055fe:	f003 0301 	and.w	r3, r3, #1
 8005602:	2b01      	cmp	r3, #1
 8005604:	d10e      	bne.n	8005624 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	f003 0301 	and.w	r3, r3, #1
 8005610:	2b01      	cmp	r3, #1
 8005612:	d107      	bne.n	8005624 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f06f 0201 	mvn.w	r2, #1
 800561c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f7fd fcc2 	bl	8002fa8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	691b      	ldr	r3, [r3, #16]
 800562a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800562e:	2b80      	cmp	r3, #128	; 0x80
 8005630:	d10e      	bne.n	8005650 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	68db      	ldr	r3, [r3, #12]
 8005638:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800563c:	2b80      	cmp	r3, #128	; 0x80
 800563e:	d107      	bne.n	8005650 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005648:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 fd06 	bl	800605c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	691b      	ldr	r3, [r3, #16]
 8005656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800565a:	2b40      	cmp	r3, #64	; 0x40
 800565c:	d10e      	bne.n	800567c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005668:	2b40      	cmp	r3, #64	; 0x40
 800566a:	d107      	bne.n	800567c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005674:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f000 f9d6 	bl	8005a28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	691b      	ldr	r3, [r3, #16]
 8005682:	f003 0320 	and.w	r3, r3, #32
 8005686:	2b20      	cmp	r3, #32
 8005688:	d10e      	bne.n	80056a8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	f003 0320 	and.w	r3, r3, #32
 8005694:	2b20      	cmp	r3, #32
 8005696:	d107      	bne.n	80056a8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f06f 0220 	mvn.w	r2, #32
 80056a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 fcd0 	bl	8006048 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80056a8:	bf00      	nop
 80056aa:	3708      	adds	r7, #8
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}

080056b0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b086      	sub	sp, #24
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056bc:	2300      	movs	r3, #0
 80056be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d101      	bne.n	80056ce <HAL_TIM_IC_ConfigChannel+0x1e>
 80056ca:	2302      	movs	r3, #2
 80056cc:	e088      	b.n	80057e0 <HAL_TIM_IC_ConfigChannel+0x130>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2201      	movs	r2, #1
 80056d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d11b      	bne.n	8005714 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6818      	ldr	r0, [r3, #0]
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	6819      	ldr	r1, [r3, #0]
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	685a      	ldr	r2, [r3, #4]
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	68db      	ldr	r3, [r3, #12]
 80056ec:	f000 fa46 	bl	8005b7c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	699a      	ldr	r2, [r3, #24]
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f022 020c 	bic.w	r2, r2, #12
 80056fe:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	6999      	ldr	r1, [r3, #24]
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	689a      	ldr	r2, [r3, #8]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	430a      	orrs	r2, r1
 8005710:	619a      	str	r2, [r3, #24]
 8005712:	e060      	b.n	80057d6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2b04      	cmp	r3, #4
 8005718:	d11c      	bne.n	8005754 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6818      	ldr	r0, [r3, #0]
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	6819      	ldr	r1, [r3, #0]
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	685a      	ldr	r2, [r3, #4]
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	f000 faca 	bl	8005cc2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	699a      	ldr	r2, [r3, #24]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800573c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	6999      	ldr	r1, [r3, #24]
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	021a      	lsls	r2, r3, #8
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	430a      	orrs	r2, r1
 8005750:	619a      	str	r2, [r3, #24]
 8005752:	e040      	b.n	80057d6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2b08      	cmp	r3, #8
 8005758:	d11b      	bne.n	8005792 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6818      	ldr	r0, [r3, #0]
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	6819      	ldr	r1, [r3, #0]
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	685a      	ldr	r2, [r3, #4]
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	68db      	ldr	r3, [r3, #12]
 800576a:	f000 fb17 	bl	8005d9c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	69da      	ldr	r2, [r3, #28]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f022 020c 	bic.w	r2, r2, #12
 800577c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	69d9      	ldr	r1, [r3, #28]
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	689a      	ldr	r2, [r3, #8]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	430a      	orrs	r2, r1
 800578e:	61da      	str	r2, [r3, #28]
 8005790:	e021      	b.n	80057d6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2b0c      	cmp	r3, #12
 8005796:	d11c      	bne.n	80057d2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	6818      	ldr	r0, [r3, #0]
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	6819      	ldr	r1, [r3, #0]
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	685a      	ldr	r2, [r3, #4]
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	f000 fb34 	bl	8005e14 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	69da      	ldr	r2, [r3, #28]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80057ba:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	69d9      	ldr	r1, [r3, #28]
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	021a      	lsls	r2, r3, #8
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	430a      	orrs	r2, r1
 80057ce:	61da      	str	r2, [r3, #28]
 80057d0:	e001      	b.n	80057d6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2200      	movs	r2, #0
 80057da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80057de:	7dfb      	ldrb	r3, [r7, #23]
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3718      	adds	r7, #24
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b084      	sub	sp, #16
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
 80057f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057f2:	2300      	movs	r3, #0
 80057f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d101      	bne.n	8005804 <HAL_TIM_ConfigClockSource+0x1c>
 8005800:	2302      	movs	r3, #2
 8005802:	e0b4      	b.n	800596e <HAL_TIM_ConfigClockSource+0x186>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2201      	movs	r2, #1
 8005808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2202      	movs	r2, #2
 8005810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005822:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800582a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	68ba      	ldr	r2, [r7, #8]
 8005832:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800583c:	d03e      	beq.n	80058bc <HAL_TIM_ConfigClockSource+0xd4>
 800583e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005842:	f200 8087 	bhi.w	8005954 <HAL_TIM_ConfigClockSource+0x16c>
 8005846:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800584a:	f000 8086 	beq.w	800595a <HAL_TIM_ConfigClockSource+0x172>
 800584e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005852:	d87f      	bhi.n	8005954 <HAL_TIM_ConfigClockSource+0x16c>
 8005854:	2b70      	cmp	r3, #112	; 0x70
 8005856:	d01a      	beq.n	800588e <HAL_TIM_ConfigClockSource+0xa6>
 8005858:	2b70      	cmp	r3, #112	; 0x70
 800585a:	d87b      	bhi.n	8005954 <HAL_TIM_ConfigClockSource+0x16c>
 800585c:	2b60      	cmp	r3, #96	; 0x60
 800585e:	d050      	beq.n	8005902 <HAL_TIM_ConfigClockSource+0x11a>
 8005860:	2b60      	cmp	r3, #96	; 0x60
 8005862:	d877      	bhi.n	8005954 <HAL_TIM_ConfigClockSource+0x16c>
 8005864:	2b50      	cmp	r3, #80	; 0x50
 8005866:	d03c      	beq.n	80058e2 <HAL_TIM_ConfigClockSource+0xfa>
 8005868:	2b50      	cmp	r3, #80	; 0x50
 800586a:	d873      	bhi.n	8005954 <HAL_TIM_ConfigClockSource+0x16c>
 800586c:	2b40      	cmp	r3, #64	; 0x40
 800586e:	d058      	beq.n	8005922 <HAL_TIM_ConfigClockSource+0x13a>
 8005870:	2b40      	cmp	r3, #64	; 0x40
 8005872:	d86f      	bhi.n	8005954 <HAL_TIM_ConfigClockSource+0x16c>
 8005874:	2b30      	cmp	r3, #48	; 0x30
 8005876:	d064      	beq.n	8005942 <HAL_TIM_ConfigClockSource+0x15a>
 8005878:	2b30      	cmp	r3, #48	; 0x30
 800587a:	d86b      	bhi.n	8005954 <HAL_TIM_ConfigClockSource+0x16c>
 800587c:	2b20      	cmp	r3, #32
 800587e:	d060      	beq.n	8005942 <HAL_TIM_ConfigClockSource+0x15a>
 8005880:	2b20      	cmp	r3, #32
 8005882:	d867      	bhi.n	8005954 <HAL_TIM_ConfigClockSource+0x16c>
 8005884:	2b00      	cmp	r3, #0
 8005886:	d05c      	beq.n	8005942 <HAL_TIM_ConfigClockSource+0x15a>
 8005888:	2b10      	cmp	r3, #16
 800588a:	d05a      	beq.n	8005942 <HAL_TIM_ConfigClockSource+0x15a>
 800588c:	e062      	b.n	8005954 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6818      	ldr	r0, [r3, #0]
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	6899      	ldr	r1, [r3, #8]
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	685a      	ldr	r2, [r3, #4]
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	f000 fb11 	bl	8005ec4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80058b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68ba      	ldr	r2, [r7, #8]
 80058b8:	609a      	str	r2, [r3, #8]
      break;
 80058ba:	e04f      	b.n	800595c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6818      	ldr	r0, [r3, #0]
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	6899      	ldr	r1, [r3, #8]
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	685a      	ldr	r2, [r3, #4]
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	f000 fafa 	bl	8005ec4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	689a      	ldr	r2, [r3, #8]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80058de:	609a      	str	r2, [r3, #8]
      break;
 80058e0:	e03c      	b.n	800595c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6818      	ldr	r0, [r3, #0]
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	6859      	ldr	r1, [r3, #4]
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	68db      	ldr	r3, [r3, #12]
 80058ee:	461a      	mov	r2, r3
 80058f0:	f000 f9b8 	bl	8005c64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	2150      	movs	r1, #80	; 0x50
 80058fa:	4618      	mov	r0, r3
 80058fc:	f000 fac7 	bl	8005e8e <TIM_ITRx_SetConfig>
      break;
 8005900:	e02c      	b.n	800595c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6818      	ldr	r0, [r3, #0]
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	6859      	ldr	r1, [r3, #4]
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	68db      	ldr	r3, [r3, #12]
 800590e:	461a      	mov	r2, r3
 8005910:	f000 fa14 	bl	8005d3c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2160      	movs	r1, #96	; 0x60
 800591a:	4618      	mov	r0, r3
 800591c:	f000 fab7 	bl	8005e8e <TIM_ITRx_SetConfig>
      break;
 8005920:	e01c      	b.n	800595c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6818      	ldr	r0, [r3, #0]
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	6859      	ldr	r1, [r3, #4]
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	68db      	ldr	r3, [r3, #12]
 800592e:	461a      	mov	r2, r3
 8005930:	f000 f998 	bl	8005c64 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	2140      	movs	r1, #64	; 0x40
 800593a:	4618      	mov	r0, r3
 800593c:	f000 faa7 	bl	8005e8e <TIM_ITRx_SetConfig>
      break;
 8005940:	e00c      	b.n	800595c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681a      	ldr	r2, [r3, #0]
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4619      	mov	r1, r3
 800594c:	4610      	mov	r0, r2
 800594e:	f000 fa9e 	bl	8005e8e <TIM_ITRx_SetConfig>
      break;
 8005952:	e003      	b.n	800595c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	73fb      	strb	r3, [r7, #15]
      break;
 8005958:	e000      	b.n	800595c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800595a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2201      	movs	r2, #1
 8005960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800596c:	7bfb      	ldrb	r3, [r7, #15]
}
 800596e:	4618      	mov	r0, r3
 8005970:	3710      	adds	r7, #16
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
	...

08005978 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005978:	b480      	push	{r7}
 800597a:	b085      	sub	sp, #20
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005982:	2300      	movs	r3, #0
 8005984:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	2b0c      	cmp	r3, #12
 800598a:	d831      	bhi.n	80059f0 <HAL_TIM_ReadCapturedValue+0x78>
 800598c:	a201      	add	r2, pc, #4	; (adr r2, 8005994 <HAL_TIM_ReadCapturedValue+0x1c>)
 800598e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005992:	bf00      	nop
 8005994:	080059c9 	.word	0x080059c9
 8005998:	080059f1 	.word	0x080059f1
 800599c:	080059f1 	.word	0x080059f1
 80059a0:	080059f1 	.word	0x080059f1
 80059a4:	080059d3 	.word	0x080059d3
 80059a8:	080059f1 	.word	0x080059f1
 80059ac:	080059f1 	.word	0x080059f1
 80059b0:	080059f1 	.word	0x080059f1
 80059b4:	080059dd 	.word	0x080059dd
 80059b8:	080059f1 	.word	0x080059f1
 80059bc:	080059f1 	.word	0x080059f1
 80059c0:	080059f1 	.word	0x080059f1
 80059c4:	080059e7 	.word	0x080059e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059ce:	60fb      	str	r3, [r7, #12]

      break;
 80059d0:	e00f      	b.n	80059f2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059d8:	60fb      	str	r3, [r7, #12]

      break;
 80059da:	e00a      	b.n	80059f2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059e2:	60fb      	str	r3, [r7, #12]

      break;
 80059e4:	e005      	b.n	80059f2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ec:	60fb      	str	r3, [r7, #12]

      break;
 80059ee:	e000      	b.n	80059f2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80059f0:	bf00      	nop
  }

  return tmpreg;
 80059f2:	68fb      	ldr	r3, [r7, #12]
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	3714      	adds	r7, #20
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr

08005a00 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a08:	bf00      	nop
 8005a0a:	370c      	adds	r7, #12
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a12:	4770      	bx	lr

08005a14 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b083      	sub	sp, #12
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a1c:	bf00      	nop
 8005a1e:	370c      	adds	r7, #12
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a30:	bf00      	nop
 8005a32:	370c      	adds	r7, #12
 8005a34:	46bd      	mov	sp, r7
 8005a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3a:	4770      	bx	lr

08005a3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b085      	sub	sp, #20
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
 8005a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a40      	ldr	r2, [pc, #256]	; (8005b50 <TIM_Base_SetConfig+0x114>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d013      	beq.n	8005a7c <TIM_Base_SetConfig+0x40>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a5a:	d00f      	beq.n	8005a7c <TIM_Base_SetConfig+0x40>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	4a3d      	ldr	r2, [pc, #244]	; (8005b54 <TIM_Base_SetConfig+0x118>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d00b      	beq.n	8005a7c <TIM_Base_SetConfig+0x40>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4a3c      	ldr	r2, [pc, #240]	; (8005b58 <TIM_Base_SetConfig+0x11c>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d007      	beq.n	8005a7c <TIM_Base_SetConfig+0x40>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4a3b      	ldr	r2, [pc, #236]	; (8005b5c <TIM_Base_SetConfig+0x120>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d003      	beq.n	8005a7c <TIM_Base_SetConfig+0x40>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4a3a      	ldr	r2, [pc, #232]	; (8005b60 <TIM_Base_SetConfig+0x124>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d108      	bne.n	8005a8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	68fa      	ldr	r2, [r7, #12]
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a2f      	ldr	r2, [pc, #188]	; (8005b50 <TIM_Base_SetConfig+0x114>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d02b      	beq.n	8005aee <TIM_Base_SetConfig+0xb2>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a9c:	d027      	beq.n	8005aee <TIM_Base_SetConfig+0xb2>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a2c      	ldr	r2, [pc, #176]	; (8005b54 <TIM_Base_SetConfig+0x118>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d023      	beq.n	8005aee <TIM_Base_SetConfig+0xb2>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	4a2b      	ldr	r2, [pc, #172]	; (8005b58 <TIM_Base_SetConfig+0x11c>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d01f      	beq.n	8005aee <TIM_Base_SetConfig+0xb2>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	4a2a      	ldr	r2, [pc, #168]	; (8005b5c <TIM_Base_SetConfig+0x120>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d01b      	beq.n	8005aee <TIM_Base_SetConfig+0xb2>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	4a29      	ldr	r2, [pc, #164]	; (8005b60 <TIM_Base_SetConfig+0x124>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d017      	beq.n	8005aee <TIM_Base_SetConfig+0xb2>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	4a28      	ldr	r2, [pc, #160]	; (8005b64 <TIM_Base_SetConfig+0x128>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d013      	beq.n	8005aee <TIM_Base_SetConfig+0xb2>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4a27      	ldr	r2, [pc, #156]	; (8005b68 <TIM_Base_SetConfig+0x12c>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d00f      	beq.n	8005aee <TIM_Base_SetConfig+0xb2>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	4a26      	ldr	r2, [pc, #152]	; (8005b6c <TIM_Base_SetConfig+0x130>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d00b      	beq.n	8005aee <TIM_Base_SetConfig+0xb2>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	4a25      	ldr	r2, [pc, #148]	; (8005b70 <TIM_Base_SetConfig+0x134>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d007      	beq.n	8005aee <TIM_Base_SetConfig+0xb2>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	4a24      	ldr	r2, [pc, #144]	; (8005b74 <TIM_Base_SetConfig+0x138>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d003      	beq.n	8005aee <TIM_Base_SetConfig+0xb2>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a23      	ldr	r2, [pc, #140]	; (8005b78 <TIM_Base_SetConfig+0x13c>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d108      	bne.n	8005b00 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005af4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	68fa      	ldr	r2, [r7, #12]
 8005afc:	4313      	orrs	r3, r2
 8005afe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	695b      	ldr	r3, [r3, #20]
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	68fa      	ldr	r2, [r7, #12]
 8005b12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	689a      	ldr	r2, [r3, #8]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4a0a      	ldr	r2, [pc, #40]	; (8005b50 <TIM_Base_SetConfig+0x114>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d003      	beq.n	8005b34 <TIM_Base_SetConfig+0xf8>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a0c      	ldr	r2, [pc, #48]	; (8005b60 <TIM_Base_SetConfig+0x124>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d103      	bne.n	8005b3c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	691a      	ldr	r2, [r3, #16]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	615a      	str	r2, [r3, #20]
}
 8005b42:	bf00      	nop
 8005b44:	3714      	adds	r7, #20
 8005b46:	46bd      	mov	sp, r7
 8005b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4c:	4770      	bx	lr
 8005b4e:	bf00      	nop
 8005b50:	40010000 	.word	0x40010000
 8005b54:	40000400 	.word	0x40000400
 8005b58:	40000800 	.word	0x40000800
 8005b5c:	40000c00 	.word	0x40000c00
 8005b60:	40010400 	.word	0x40010400
 8005b64:	40014000 	.word	0x40014000
 8005b68:	40014400 	.word	0x40014400
 8005b6c:	40014800 	.word	0x40014800
 8005b70:	40001800 	.word	0x40001800
 8005b74:	40001c00 	.word	0x40001c00
 8005b78:	40002000 	.word	0x40002000

08005b7c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b087      	sub	sp, #28
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	607a      	str	r2, [r7, #4]
 8005b88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	6a1b      	ldr	r3, [r3, #32]
 8005b8e:	f023 0201 	bic.w	r2, r3, #1
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	699b      	ldr	r3, [r3, #24]
 8005b9a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	6a1b      	ldr	r3, [r3, #32]
 8005ba0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	4a28      	ldr	r2, [pc, #160]	; (8005c48 <TIM_TI1_SetConfig+0xcc>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d01b      	beq.n	8005be2 <TIM_TI1_SetConfig+0x66>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bb0:	d017      	beq.n	8005be2 <TIM_TI1_SetConfig+0x66>
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	4a25      	ldr	r2, [pc, #148]	; (8005c4c <TIM_TI1_SetConfig+0xd0>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d013      	beq.n	8005be2 <TIM_TI1_SetConfig+0x66>
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	4a24      	ldr	r2, [pc, #144]	; (8005c50 <TIM_TI1_SetConfig+0xd4>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d00f      	beq.n	8005be2 <TIM_TI1_SetConfig+0x66>
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	4a23      	ldr	r2, [pc, #140]	; (8005c54 <TIM_TI1_SetConfig+0xd8>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d00b      	beq.n	8005be2 <TIM_TI1_SetConfig+0x66>
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	4a22      	ldr	r2, [pc, #136]	; (8005c58 <TIM_TI1_SetConfig+0xdc>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d007      	beq.n	8005be2 <TIM_TI1_SetConfig+0x66>
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	4a21      	ldr	r2, [pc, #132]	; (8005c5c <TIM_TI1_SetConfig+0xe0>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d003      	beq.n	8005be2 <TIM_TI1_SetConfig+0x66>
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	4a20      	ldr	r2, [pc, #128]	; (8005c60 <TIM_TI1_SetConfig+0xe4>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d101      	bne.n	8005be6 <TIM_TI1_SetConfig+0x6a>
 8005be2:	2301      	movs	r3, #1
 8005be4:	e000      	b.n	8005be8 <TIM_TI1_SetConfig+0x6c>
 8005be6:	2300      	movs	r3, #0
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d008      	beq.n	8005bfe <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	f023 0303 	bic.w	r3, r3, #3
 8005bf2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005bf4:	697a      	ldr	r2, [r7, #20]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	617b      	str	r3, [r7, #20]
 8005bfc:	e003      	b.n	8005c06 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	f043 0301 	orr.w	r3, r3, #1
 8005c04:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c0c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	011b      	lsls	r3, r3, #4
 8005c12:	b2db      	uxtb	r3, r3
 8005c14:	697a      	ldr	r2, [r7, #20]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	f023 030a 	bic.w	r3, r3, #10
 8005c20:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	f003 030a 	and.w	r3, r3, #10
 8005c28:	693a      	ldr	r2, [r7, #16]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	697a      	ldr	r2, [r7, #20]
 8005c32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	693a      	ldr	r2, [r7, #16]
 8005c38:	621a      	str	r2, [r3, #32]
}
 8005c3a:	bf00      	nop
 8005c3c:	371c      	adds	r7, #28
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr
 8005c46:	bf00      	nop
 8005c48:	40010000 	.word	0x40010000
 8005c4c:	40000400 	.word	0x40000400
 8005c50:	40000800 	.word	0x40000800
 8005c54:	40000c00 	.word	0x40000c00
 8005c58:	40010400 	.word	0x40010400
 8005c5c:	40014000 	.word	0x40014000
 8005c60:	40001800 	.word	0x40001800

08005c64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b087      	sub	sp, #28
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	60f8      	str	r0, [r7, #12]
 8005c6c:	60b9      	str	r1, [r7, #8]
 8005c6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6a1b      	ldr	r3, [r3, #32]
 8005c74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6a1b      	ldr	r3, [r3, #32]
 8005c7a:	f023 0201 	bic.w	r2, r3, #1
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	699b      	ldr	r3, [r3, #24]
 8005c86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	011b      	lsls	r3, r3, #4
 8005c94:	693a      	ldr	r2, [r7, #16]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	f023 030a 	bic.w	r3, r3, #10
 8005ca0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ca2:	697a      	ldr	r2, [r7, #20]
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	693a      	ldr	r2, [r7, #16]
 8005cae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	697a      	ldr	r2, [r7, #20]
 8005cb4:	621a      	str	r2, [r3, #32]
}
 8005cb6:	bf00      	nop
 8005cb8:	371c      	adds	r7, #28
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr

08005cc2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005cc2:	b480      	push	{r7}
 8005cc4:	b087      	sub	sp, #28
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	60f8      	str	r0, [r7, #12]
 8005cca:	60b9      	str	r1, [r7, #8]
 8005ccc:	607a      	str	r2, [r7, #4]
 8005cce:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	6a1b      	ldr	r3, [r3, #32]
 8005cd4:	f023 0210 	bic.w	r2, r3, #16
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	699b      	ldr	r3, [r3, #24]
 8005ce0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	6a1b      	ldr	r3, [r3, #32]
 8005ce6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	021b      	lsls	r3, r3, #8
 8005cf4:	697a      	ldr	r2, [r7, #20]
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	031b      	lsls	r3, r3, #12
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	697a      	ldr	r2, [r7, #20]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d14:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	011b      	lsls	r3, r3, #4
 8005d1a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005d1e:	693a      	ldr	r2, [r7, #16]
 8005d20:	4313      	orrs	r3, r2
 8005d22:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	697a      	ldr	r2, [r7, #20]
 8005d28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	693a      	ldr	r2, [r7, #16]
 8005d2e:	621a      	str	r2, [r3, #32]
}
 8005d30:	bf00      	nop
 8005d32:	371c      	adds	r7, #28
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b087      	sub	sp, #28
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	60f8      	str	r0, [r7, #12]
 8005d44:	60b9      	str	r1, [r7, #8]
 8005d46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	6a1b      	ldr	r3, [r3, #32]
 8005d4c:	f023 0210 	bic.w	r2, r3, #16
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	699b      	ldr	r3, [r3, #24]
 8005d58:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	6a1b      	ldr	r3, [r3, #32]
 8005d5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d66:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	031b      	lsls	r3, r3, #12
 8005d6c:	697a      	ldr	r2, [r7, #20]
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d78:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	011b      	lsls	r3, r3, #4
 8005d7e:	693a      	ldr	r2, [r7, #16]
 8005d80:	4313      	orrs	r3, r2
 8005d82:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	697a      	ldr	r2, [r7, #20]
 8005d88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	693a      	ldr	r2, [r7, #16]
 8005d8e:	621a      	str	r2, [r3, #32]
}
 8005d90:	bf00      	nop
 8005d92:	371c      	adds	r7, #28
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr

08005d9c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b087      	sub	sp, #28
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	607a      	str	r2, [r7, #4]
 8005da8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6a1b      	ldr	r3, [r3, #32]
 8005dae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	69db      	ldr	r3, [r3, #28]
 8005dba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	6a1b      	ldr	r3, [r3, #32]
 8005dc0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	f023 0303 	bic.w	r3, r3, #3
 8005dc8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005dca:	697a      	ldr	r2, [r7, #20]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005dd8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	011b      	lsls	r3, r3, #4
 8005dde:	b2db      	uxtb	r3, r3
 8005de0:	697a      	ldr	r2, [r7, #20]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005dec:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	021b      	lsls	r3, r3, #8
 8005df2:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005df6:	693a      	ldr	r2, [r7, #16]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	697a      	ldr	r2, [r7, #20]
 8005e00:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	693a      	ldr	r2, [r7, #16]
 8005e06:	621a      	str	r2, [r3, #32]
}
 8005e08:	bf00      	nop
 8005e0a:	371c      	adds	r7, #28
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr

08005e14 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b087      	sub	sp, #28
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	607a      	str	r2, [r7, #4]
 8005e20:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	6a1b      	ldr	r3, [r3, #32]
 8005e26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	69db      	ldr	r3, [r3, #28]
 8005e32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	6a1b      	ldr	r3, [r3, #32]
 8005e38:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e40:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	021b      	lsls	r3, r3, #8
 8005e46:	697a      	ldr	r2, [r7, #20]
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e52:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	031b      	lsls	r3, r3, #12
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	697a      	ldr	r2, [r7, #20]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005e66:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	031b      	lsls	r3, r3, #12
 8005e6c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005e70:	693a      	ldr	r2, [r7, #16]
 8005e72:	4313      	orrs	r3, r2
 8005e74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	697a      	ldr	r2, [r7, #20]
 8005e7a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	693a      	ldr	r2, [r7, #16]
 8005e80:	621a      	str	r2, [r3, #32]
}
 8005e82:	bf00      	nop
 8005e84:	371c      	adds	r7, #28
 8005e86:	46bd      	mov	sp, r7
 8005e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8c:	4770      	bx	lr

08005e8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e8e:	b480      	push	{r7}
 8005e90:	b085      	sub	sp, #20
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	6078      	str	r0, [r7, #4]
 8005e96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ea4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ea6:	683a      	ldr	r2, [r7, #0]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	f043 0307 	orr.w	r3, r3, #7
 8005eb0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	68fa      	ldr	r2, [r7, #12]
 8005eb6:	609a      	str	r2, [r3, #8]
}
 8005eb8:	bf00      	nop
 8005eba:	3714      	adds	r7, #20
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr

08005ec4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b087      	sub	sp, #28
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	60f8      	str	r0, [r7, #12]
 8005ecc:	60b9      	str	r1, [r7, #8]
 8005ece:	607a      	str	r2, [r7, #4]
 8005ed0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ede:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	021a      	lsls	r2, r3, #8
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	431a      	orrs	r2, r3
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	4313      	orrs	r3, r2
 8005eec:	697a      	ldr	r2, [r7, #20]
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	697a      	ldr	r2, [r7, #20]
 8005ef6:	609a      	str	r2, [r3, #8]
}
 8005ef8:	bf00      	nop
 8005efa:	371c      	adds	r7, #28
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr

08005f04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b087      	sub	sp, #28
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	60f8      	str	r0, [r7, #12]
 8005f0c:	60b9      	str	r1, [r7, #8]
 8005f0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	f003 031f 	and.w	r3, r3, #31
 8005f16:	2201      	movs	r2, #1
 8005f18:	fa02 f303 	lsl.w	r3, r2, r3
 8005f1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6a1a      	ldr	r2, [r3, #32]
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	43db      	mvns	r3, r3
 8005f26:	401a      	ands	r2, r3
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6a1a      	ldr	r2, [r3, #32]
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	f003 031f 	and.w	r3, r3, #31
 8005f36:	6879      	ldr	r1, [r7, #4]
 8005f38:	fa01 f303 	lsl.w	r3, r1, r3
 8005f3c:	431a      	orrs	r2, r3
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	621a      	str	r2, [r3, #32]
}
 8005f42:	bf00      	nop
 8005f44:	371c      	adds	r7, #28
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr
	...

08005f50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b085      	sub	sp, #20
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
 8005f58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d101      	bne.n	8005f68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f64:	2302      	movs	r3, #2
 8005f66:	e05a      	b.n	800601e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2202      	movs	r2, #2
 8005f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	689b      	ldr	r3, [r3, #8]
 8005f86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	68fa      	ldr	r2, [r7, #12]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a21      	ldr	r2, [pc, #132]	; (800602c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d022      	beq.n	8005ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fb4:	d01d      	beq.n	8005ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a1d      	ldr	r2, [pc, #116]	; (8006030 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d018      	beq.n	8005ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a1b      	ldr	r2, [pc, #108]	; (8006034 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d013      	beq.n	8005ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a1a      	ldr	r2, [pc, #104]	; (8006038 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d00e      	beq.n	8005ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a18      	ldr	r2, [pc, #96]	; (800603c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d009      	beq.n	8005ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a17      	ldr	r2, [pc, #92]	; (8006040 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d004      	beq.n	8005ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a15      	ldr	r2, [pc, #84]	; (8006044 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d10c      	bne.n	800600c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ff8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	68ba      	ldr	r2, [r7, #8]
 8006000:	4313      	orrs	r3, r2
 8006002:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	68ba      	ldr	r2, [r7, #8]
 800600a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2200      	movs	r2, #0
 8006018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800601c:	2300      	movs	r3, #0
}
 800601e:	4618      	mov	r0, r3
 8006020:	3714      	adds	r7, #20
 8006022:	46bd      	mov	sp, r7
 8006024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006028:	4770      	bx	lr
 800602a:	bf00      	nop
 800602c:	40010000 	.word	0x40010000
 8006030:	40000400 	.word	0x40000400
 8006034:	40000800 	.word	0x40000800
 8006038:	40000c00 	.word	0x40000c00
 800603c:	40010400 	.word	0x40010400
 8006040:	40014000 	.word	0x40014000
 8006044:	40001800 	.word	0x40001800

08006048 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006048:	b480      	push	{r7}
 800604a:	b083      	sub	sp, #12
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006050:	bf00      	nop
 8006052:	370c      	adds	r7, #12
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr

0800605c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800605c:	b480      	push	{r7}
 800605e:	b083      	sub	sp, #12
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006064:	bf00      	nop
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b082      	sub	sp, #8
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d101      	bne.n	8006082 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e03f      	b.n	8006102 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006088:	b2db      	uxtb	r3, r3
 800608a:	2b00      	cmp	r3, #0
 800608c:	d106      	bne.n	800609c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2200      	movs	r2, #0
 8006092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f7fd f81a 	bl	80030d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2224      	movs	r2, #36	; 0x24
 80060a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	68da      	ldr	r2, [r3, #12]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80060b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	f001 f82f 	bl	8007118 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	691a      	ldr	r2, [r3, #16]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80060c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	695a      	ldr	r2, [r3, #20]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80060d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	68da      	ldr	r2, [r3, #12]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80060e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2220      	movs	r2, #32
 80060f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2220      	movs	r2, #32
 80060fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006100:	2300      	movs	r3, #0
}
 8006102:	4618      	mov	r0, r3
 8006104:	3708      	adds	r7, #8
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}
	...

0800610c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b08c      	sub	sp, #48	; 0x30
 8006110:	af00      	add	r7, sp, #0
 8006112:	60f8      	str	r0, [r7, #12]
 8006114:	60b9      	str	r1, [r7, #8]
 8006116:	4613      	mov	r3, r2
 8006118:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006120:	b2db      	uxtb	r3, r3
 8006122:	2b20      	cmp	r3, #32
 8006124:	d165      	bne.n	80061f2 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d002      	beq.n	8006132 <HAL_UART_Transmit_DMA+0x26>
 800612c:	88fb      	ldrh	r3, [r7, #6]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d101      	bne.n	8006136 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	e05e      	b.n	80061f4 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800613c:	2b01      	cmp	r3, #1
 800613e:	d101      	bne.n	8006144 <HAL_UART_Transmit_DMA+0x38>
 8006140:	2302      	movs	r3, #2
 8006142:	e057      	b.n	80061f4 <HAL_UART_Transmit_DMA+0xe8>
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800614c:	68ba      	ldr	r2, [r7, #8]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	88fa      	ldrh	r2, [r7, #6]
 8006156:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	88fa      	ldrh	r2, [r7, #6]
 800615c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2200      	movs	r2, #0
 8006162:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2221      	movs	r2, #33	; 0x21
 8006168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006170:	4a22      	ldr	r2, [pc, #136]	; (80061fc <HAL_UART_Transmit_DMA+0xf0>)
 8006172:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006178:	4a21      	ldr	r2, [pc, #132]	; (8006200 <HAL_UART_Transmit_DMA+0xf4>)
 800617a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006180:	4a20      	ldr	r2, [pc, #128]	; (8006204 <HAL_UART_Transmit_DMA+0xf8>)
 8006182:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006188:	2200      	movs	r2, #0
 800618a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800618c:	f107 0308 	add.w	r3, r7, #8
 8006190:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006198:	6819      	ldr	r1, [r3, #0]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	3304      	adds	r3, #4
 80061a0:	461a      	mov	r2, r3
 80061a2:	88fb      	ldrh	r3, [r7, #6]
 80061a4:	f7fd fd4e 	bl	8003c44 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80061b0:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2200      	movs	r2, #0
 80061b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	3314      	adds	r3, #20
 80061c0:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c2:	69bb      	ldr	r3, [r7, #24]
 80061c4:	e853 3f00 	ldrex	r3, [r3]
 80061c8:	617b      	str	r3, [r7, #20]
   return(result);
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	3314      	adds	r3, #20
 80061d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80061da:	627a      	str	r2, [r7, #36]	; 0x24
 80061dc:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061de:	6a39      	ldr	r1, [r7, #32]
 80061e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061e2:	e841 2300 	strex	r3, r2, [r1]
 80061e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80061e8:	69fb      	ldr	r3, [r7, #28]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d1e5      	bne.n	80061ba <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 80061ee:	2300      	movs	r3, #0
 80061f0:	e000      	b.n	80061f4 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 80061f2:	2302      	movs	r3, #2
  }
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3730      	adds	r7, #48	; 0x30
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	080069b1 	.word	0x080069b1
 8006200:	08006a4b 	.word	0x08006a4b
 8006204:	08006bc3 	.word	0x08006bc3

08006208 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b084      	sub	sp, #16
 800620c:	af00      	add	r7, sp, #0
 800620e:	60f8      	str	r0, [r7, #12]
 8006210:	60b9      	str	r1, [r7, #8]
 8006212:	4613      	mov	r3, r2
 8006214:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800621c:	b2db      	uxtb	r3, r3
 800621e:	2b20      	cmp	r3, #32
 8006220:	d11d      	bne.n	800625e <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d002      	beq.n	800622e <HAL_UART_Receive_DMA+0x26>
 8006228:	88fb      	ldrh	r3, [r7, #6]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d101      	bne.n	8006232 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800622e:	2301      	movs	r3, #1
 8006230:	e016      	b.n	8006260 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006238:	2b01      	cmp	r3, #1
 800623a:	d101      	bne.n	8006240 <HAL_UART_Receive_DMA+0x38>
 800623c:	2302      	movs	r3, #2
 800623e:	e00f      	b.n	8006260 <HAL_UART_Receive_DMA+0x58>
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2200      	movs	r2, #0
 800624c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800624e:	88fb      	ldrh	r3, [r7, #6]
 8006250:	461a      	mov	r2, r3
 8006252:	68b9      	ldr	r1, [r7, #8]
 8006254:	68f8      	ldr	r0, [r7, #12]
 8006256:	f000 fcff 	bl	8006c58 <UART_Start_Receive_DMA>
 800625a:	4603      	mov	r3, r0
 800625c:	e000      	b.n	8006260 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800625e:	2302      	movs	r3, #2
  }
}
 8006260:	4618      	mov	r0, r3
 8006262:	3710      	adds	r7, #16
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}

08006268 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b090      	sub	sp, #64	; 0x40
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006270:	2300      	movs	r3, #0
 8006272:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	695b      	ldr	r3, [r3, #20]
 800627a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800627e:	2b80      	cmp	r3, #128	; 0x80
 8006280:	bf0c      	ite	eq
 8006282:	2301      	moveq	r3, #1
 8006284:	2300      	movne	r3, #0
 8006286:	b2db      	uxtb	r3, r3
 8006288:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006290:	b2db      	uxtb	r3, r3
 8006292:	2b21      	cmp	r3, #33	; 0x21
 8006294:	d128      	bne.n	80062e8 <HAL_UART_DMAStop+0x80>
 8006296:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006298:	2b00      	cmp	r3, #0
 800629a:	d025      	beq.n	80062e8 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	3314      	adds	r3, #20
 80062a2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062a6:	e853 3f00 	ldrex	r3, [r3]
 80062aa:	623b      	str	r3, [r7, #32]
   return(result);
 80062ac:	6a3b      	ldr	r3, [r7, #32]
 80062ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062b2:	63bb      	str	r3, [r7, #56]	; 0x38
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	3314      	adds	r3, #20
 80062ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80062bc:	633a      	str	r2, [r7, #48]	; 0x30
 80062be:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80062c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062c4:	e841 2300 	strex	r3, r2, [r1]
 80062c8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80062ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d1e5      	bne.n	800629c <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d004      	beq.n	80062e2 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062dc:	4618      	mov	r0, r3
 80062de:	f7fd fd09 	bl	8003cf4 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f000 fd56 	bl	8006d94 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	695b      	ldr	r3, [r3, #20]
 80062ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062f2:	2b40      	cmp	r3, #64	; 0x40
 80062f4:	bf0c      	ite	eq
 80062f6:	2301      	moveq	r3, #1
 80062f8:	2300      	movne	r3, #0
 80062fa:	b2db      	uxtb	r3, r3
 80062fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006304:	b2db      	uxtb	r3, r3
 8006306:	2b22      	cmp	r3, #34	; 0x22
 8006308:	d128      	bne.n	800635c <HAL_UART_DMAStop+0xf4>
 800630a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800630c:	2b00      	cmp	r3, #0
 800630e:	d025      	beq.n	800635c <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	3314      	adds	r3, #20
 8006316:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	e853 3f00 	ldrex	r3, [r3]
 800631e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006326:	637b      	str	r3, [r7, #52]	; 0x34
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	3314      	adds	r3, #20
 800632e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006330:	61fa      	str	r2, [r7, #28]
 8006332:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006334:	69b9      	ldr	r1, [r7, #24]
 8006336:	69fa      	ldr	r2, [r7, #28]
 8006338:	e841 2300 	strex	r3, r2, [r1]
 800633c:	617b      	str	r3, [r7, #20]
   return(result);
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d1e5      	bne.n	8006310 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006348:	2b00      	cmp	r3, #0
 800634a:	d004      	beq.n	8006356 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006350:	4618      	mov	r0, r3
 8006352:	f7fd fccf 	bl	8003cf4 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f000 fd44 	bl	8006de4 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800635c:	2300      	movs	r3, #0
}
 800635e:	4618      	mov	r0, r3
 8006360:	3740      	adds	r7, #64	; 0x40
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}

08006366 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006366:	b580      	push	{r7, lr}
 8006368:	b08c      	sub	sp, #48	; 0x30
 800636a:	af00      	add	r7, sp, #0
 800636c:	60f8      	str	r0, [r7, #12]
 800636e:	60b9      	str	r1, [r7, #8]
 8006370:	4613      	mov	r3, r2
 8006372:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800637a:	b2db      	uxtb	r3, r3
 800637c:	2b20      	cmp	r3, #32
 800637e:	d152      	bne.n	8006426 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d002      	beq.n	800638c <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8006386:	88fb      	ldrh	r3, [r7, #6]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d101      	bne.n	8006390 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800638c:	2301      	movs	r3, #1
 800638e:	e04b      	b.n	8006428 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006396:	2b01      	cmp	r3, #1
 8006398:	d101      	bne.n	800639e <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 800639a:	2302      	movs	r3, #2
 800639c:	e044      	b.n	8006428 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2201      	movs	r2, #1
 80063aa:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80063ac:	88fb      	ldrh	r3, [r7, #6]
 80063ae:	461a      	mov	r2, r3
 80063b0:	68b9      	ldr	r1, [r7, #8]
 80063b2:	68f8      	ldr	r0, [r7, #12]
 80063b4:	f000 fc50 	bl	8006c58 <UART_Start_Receive_DMA>
 80063b8:	4603      	mov	r3, r0
 80063ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80063be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d12c      	bne.n	8006420 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ca:	2b01      	cmp	r3, #1
 80063cc:	d125      	bne.n	800641a <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80063ce:	2300      	movs	r3, #0
 80063d0:	613b      	str	r3, [r7, #16]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	613b      	str	r3, [r7, #16]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	613b      	str	r3, [r7, #16]
 80063e2:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	330c      	adds	r3, #12
 80063ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ec:	69bb      	ldr	r3, [r7, #24]
 80063ee:	e853 3f00 	ldrex	r3, [r3]
 80063f2:	617b      	str	r3, [r7, #20]
   return(result);
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	f043 0310 	orr.w	r3, r3, #16
 80063fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	330c      	adds	r3, #12
 8006402:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006404:	627a      	str	r2, [r7, #36]	; 0x24
 8006406:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006408:	6a39      	ldr	r1, [r7, #32]
 800640a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800640c:	e841 2300 	strex	r3, r2, [r1]
 8006410:	61fb      	str	r3, [r7, #28]
   return(result);
 8006412:	69fb      	ldr	r3, [r7, #28]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d1e5      	bne.n	80063e4 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8006418:	e002      	b.n	8006420 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8006420:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006424:	e000      	b.n	8006428 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8006426:	2302      	movs	r3, #2
  }
}
 8006428:	4618      	mov	r0, r3
 800642a:	3730      	adds	r7, #48	; 0x30
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}

08006430 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b0ba      	sub	sp, #232	; 0xe8
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	68db      	ldr	r3, [r3, #12]
 8006448:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	695b      	ldr	r3, [r3, #20]
 8006452:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006456:	2300      	movs	r3, #0
 8006458:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800645c:	2300      	movs	r3, #0
 800645e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006466:	f003 030f 	and.w	r3, r3, #15
 800646a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800646e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006472:	2b00      	cmp	r3, #0
 8006474:	d10f      	bne.n	8006496 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800647a:	f003 0320 	and.w	r3, r3, #32
 800647e:	2b00      	cmp	r3, #0
 8006480:	d009      	beq.n	8006496 <HAL_UART_IRQHandler+0x66>
 8006482:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006486:	f003 0320 	and.w	r3, r3, #32
 800648a:	2b00      	cmp	r3, #0
 800648c:	d003      	beq.n	8006496 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 fd87 	bl	8006fa2 <UART_Receive_IT>
      return;
 8006494:	e256      	b.n	8006944 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006496:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800649a:	2b00      	cmp	r3, #0
 800649c:	f000 80de 	beq.w	800665c <HAL_UART_IRQHandler+0x22c>
 80064a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064a4:	f003 0301 	and.w	r3, r3, #1
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d106      	bne.n	80064ba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80064ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064b0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	f000 80d1 	beq.w	800665c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80064ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064be:	f003 0301 	and.w	r3, r3, #1
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d00b      	beq.n	80064de <HAL_UART_IRQHandler+0xae>
 80064c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d005      	beq.n	80064de <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d6:	f043 0201 	orr.w	r2, r3, #1
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80064de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064e2:	f003 0304 	and.w	r3, r3, #4
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d00b      	beq.n	8006502 <HAL_UART_IRQHandler+0xd2>
 80064ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064ee:	f003 0301 	and.w	r3, r3, #1
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d005      	beq.n	8006502 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064fa:	f043 0202 	orr.w	r2, r3, #2
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006502:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006506:	f003 0302 	and.w	r3, r3, #2
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00b      	beq.n	8006526 <HAL_UART_IRQHandler+0xf6>
 800650e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006512:	f003 0301 	and.w	r3, r3, #1
 8006516:	2b00      	cmp	r3, #0
 8006518:	d005      	beq.n	8006526 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800651e:	f043 0204 	orr.w	r2, r3, #4
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006526:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800652a:	f003 0308 	and.w	r3, r3, #8
 800652e:	2b00      	cmp	r3, #0
 8006530:	d011      	beq.n	8006556 <HAL_UART_IRQHandler+0x126>
 8006532:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006536:	f003 0320 	and.w	r3, r3, #32
 800653a:	2b00      	cmp	r3, #0
 800653c:	d105      	bne.n	800654a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800653e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006542:	f003 0301 	and.w	r3, r3, #1
 8006546:	2b00      	cmp	r3, #0
 8006548:	d005      	beq.n	8006556 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800654e:	f043 0208 	orr.w	r2, r3, #8
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800655a:	2b00      	cmp	r3, #0
 800655c:	f000 81ed 	beq.w	800693a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006560:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006564:	f003 0320 	and.w	r3, r3, #32
 8006568:	2b00      	cmp	r3, #0
 800656a:	d008      	beq.n	800657e <HAL_UART_IRQHandler+0x14e>
 800656c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006570:	f003 0320 	and.w	r3, r3, #32
 8006574:	2b00      	cmp	r3, #0
 8006576:	d002      	beq.n	800657e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006578:	6878      	ldr	r0, [r7, #4]
 800657a:	f000 fd12 	bl	8006fa2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	695b      	ldr	r3, [r3, #20]
 8006584:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006588:	2b40      	cmp	r3, #64	; 0x40
 800658a:	bf0c      	ite	eq
 800658c:	2301      	moveq	r3, #1
 800658e:	2300      	movne	r3, #0
 8006590:	b2db      	uxtb	r3, r3
 8006592:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800659a:	f003 0308 	and.w	r3, r3, #8
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d103      	bne.n	80065aa <HAL_UART_IRQHandler+0x17a>
 80065a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d04f      	beq.n	800664a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f000 fc1a 	bl	8006de4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	695b      	ldr	r3, [r3, #20]
 80065b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065ba:	2b40      	cmp	r3, #64	; 0x40
 80065bc:	d141      	bne.n	8006642 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	3314      	adds	r3, #20
 80065c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80065cc:	e853 3f00 	ldrex	r3, [r3]
 80065d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80065d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80065d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	3314      	adds	r3, #20
 80065e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80065ea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80065ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80065f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80065fa:	e841 2300 	strex	r3, r2, [r1]
 80065fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006602:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006606:	2b00      	cmp	r3, #0
 8006608:	d1d9      	bne.n	80065be <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800660e:	2b00      	cmp	r3, #0
 8006610:	d013      	beq.n	800663a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006616:	4a7d      	ldr	r2, [pc, #500]	; (800680c <HAL_UART_IRQHandler+0x3dc>)
 8006618:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800661e:	4618      	mov	r0, r3
 8006620:	f7fd fbd8 	bl	8003dd4 <HAL_DMA_Abort_IT>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d016      	beq.n	8006658 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800662e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006634:	4610      	mov	r0, r2
 8006636:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006638:	e00e      	b.n	8006658 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f000 f9ae 	bl	800699c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006640:	e00a      	b.n	8006658 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f000 f9aa 	bl	800699c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006648:	e006      	b.n	8006658 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f000 f9a6 	bl	800699c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006656:	e170      	b.n	800693a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006658:	bf00      	nop
    return;
 800665a:	e16e      	b.n	800693a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006660:	2b01      	cmp	r3, #1
 8006662:	f040 814a 	bne.w	80068fa <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006666:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800666a:	f003 0310 	and.w	r3, r3, #16
 800666e:	2b00      	cmp	r3, #0
 8006670:	f000 8143 	beq.w	80068fa <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006674:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006678:	f003 0310 	and.w	r3, r3, #16
 800667c:	2b00      	cmp	r3, #0
 800667e:	f000 813c 	beq.w	80068fa <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006682:	2300      	movs	r3, #0
 8006684:	60bb      	str	r3, [r7, #8]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	60bb      	str	r3, [r7, #8]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	60bb      	str	r3, [r7, #8]
 8006696:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	695b      	ldr	r3, [r3, #20]
 800669e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066a2:	2b40      	cmp	r3, #64	; 0x40
 80066a4:	f040 80b4 	bne.w	8006810 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80066b4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	f000 8140 	beq.w	800693e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80066c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80066c6:	429a      	cmp	r2, r3
 80066c8:	f080 8139 	bcs.w	800693e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80066d2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066d8:	69db      	ldr	r3, [r3, #28]
 80066da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066de:	f000 8088 	beq.w	80067f2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	330c      	adds	r3, #12
 80066e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80066f0:	e853 3f00 	ldrex	r3, [r3]
 80066f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80066f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80066fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006700:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	330c      	adds	r3, #12
 800670a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800670e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006712:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006716:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800671a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800671e:	e841 2300 	strex	r3, r2, [r1]
 8006722:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006726:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800672a:	2b00      	cmp	r3, #0
 800672c:	d1d9      	bne.n	80066e2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	3314      	adds	r3, #20
 8006734:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006736:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006738:	e853 3f00 	ldrex	r3, [r3]
 800673c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800673e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006740:	f023 0301 	bic.w	r3, r3, #1
 8006744:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	3314      	adds	r3, #20
 800674e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006752:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006756:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006758:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800675a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800675e:	e841 2300 	strex	r3, r2, [r1]
 8006762:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006764:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006766:	2b00      	cmp	r3, #0
 8006768:	d1e1      	bne.n	800672e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	3314      	adds	r3, #20
 8006770:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006772:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006774:	e853 3f00 	ldrex	r3, [r3]
 8006778:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800677a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800677c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006780:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	3314      	adds	r3, #20
 800678a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800678e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006790:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006792:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006794:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006796:	e841 2300 	strex	r3, r2, [r1]
 800679a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800679c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d1e3      	bne.n	800676a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2220      	movs	r2, #32
 80067a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2200      	movs	r2, #0
 80067ae:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	330c      	adds	r3, #12
 80067b6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067ba:	e853 3f00 	ldrex	r3, [r3]
 80067be:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80067c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80067c2:	f023 0310 	bic.w	r3, r3, #16
 80067c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	330c      	adds	r3, #12
 80067d0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80067d4:	65ba      	str	r2, [r7, #88]	; 0x58
 80067d6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80067da:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80067dc:	e841 2300 	strex	r3, r2, [r1]
 80067e0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80067e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d1e3      	bne.n	80067b0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ec:	4618      	mov	r0, r3
 80067ee:	f7fd fa81 	bl	8003cf4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067fa:	b29b      	uxth	r3, r3
 80067fc:	1ad3      	subs	r3, r2, r3
 80067fe:	b29b      	uxth	r3, r3
 8006800:	4619      	mov	r1, r3
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f7fb fca8 	bl	8002158 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006808:	e099      	b.n	800693e <HAL_UART_IRQHandler+0x50e>
 800680a:	bf00      	nop
 800680c:	08006eab 	.word	0x08006eab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006818:	b29b      	uxth	r3, r3
 800681a:	1ad3      	subs	r3, r2, r3
 800681c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006824:	b29b      	uxth	r3, r3
 8006826:	2b00      	cmp	r3, #0
 8006828:	f000 808b 	beq.w	8006942 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800682c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006830:	2b00      	cmp	r3, #0
 8006832:	f000 8086 	beq.w	8006942 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	330c      	adds	r3, #12
 800683c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800683e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006840:	e853 3f00 	ldrex	r3, [r3]
 8006844:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006848:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800684c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	330c      	adds	r3, #12
 8006856:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800685a:	647a      	str	r2, [r7, #68]	; 0x44
 800685c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800685e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006860:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006862:	e841 2300 	strex	r3, r2, [r1]
 8006866:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006868:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800686a:	2b00      	cmp	r3, #0
 800686c:	d1e3      	bne.n	8006836 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	3314      	adds	r3, #20
 8006874:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006878:	e853 3f00 	ldrex	r3, [r3]
 800687c:	623b      	str	r3, [r7, #32]
   return(result);
 800687e:	6a3b      	ldr	r3, [r7, #32]
 8006880:	f023 0301 	bic.w	r3, r3, #1
 8006884:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	3314      	adds	r3, #20
 800688e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006892:	633a      	str	r2, [r7, #48]	; 0x30
 8006894:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006896:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006898:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800689a:	e841 2300 	strex	r3, r2, [r1]
 800689e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80068a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1e3      	bne.n	800686e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2220      	movs	r2, #32
 80068aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2200      	movs	r2, #0
 80068b2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	330c      	adds	r3, #12
 80068ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	e853 3f00 	ldrex	r3, [r3]
 80068c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f023 0310 	bic.w	r3, r3, #16
 80068ca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	330c      	adds	r3, #12
 80068d4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80068d8:	61fa      	str	r2, [r7, #28]
 80068da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068dc:	69b9      	ldr	r1, [r7, #24]
 80068de:	69fa      	ldr	r2, [r7, #28]
 80068e0:	e841 2300 	strex	r3, r2, [r1]
 80068e4:	617b      	str	r3, [r7, #20]
   return(result);
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d1e3      	bne.n	80068b4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80068ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80068f0:	4619      	mov	r1, r3
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f7fb fc30 	bl	8002158 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80068f8:	e023      	b.n	8006942 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80068fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006902:	2b00      	cmp	r3, #0
 8006904:	d009      	beq.n	800691a <HAL_UART_IRQHandler+0x4ea>
 8006906:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800690a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800690e:	2b00      	cmp	r3, #0
 8006910:	d003      	beq.n	800691a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f000 fadd 	bl	8006ed2 <UART_Transmit_IT>
    return;
 8006918:	e014      	b.n	8006944 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800691a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800691e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006922:	2b00      	cmp	r3, #0
 8006924:	d00e      	beq.n	8006944 <HAL_UART_IRQHandler+0x514>
 8006926:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800692a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800692e:	2b00      	cmp	r3, #0
 8006930:	d008      	beq.n	8006944 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f000 fb1d 	bl	8006f72 <UART_EndTransmit_IT>
    return;
 8006938:	e004      	b.n	8006944 <HAL_UART_IRQHandler+0x514>
    return;
 800693a:	bf00      	nop
 800693c:	e002      	b.n	8006944 <HAL_UART_IRQHandler+0x514>
      return;
 800693e:	bf00      	nop
 8006940:	e000      	b.n	8006944 <HAL_UART_IRQHandler+0x514>
      return;
 8006942:	bf00      	nop
  }
}
 8006944:	37e8      	adds	r7, #232	; 0xe8
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}
 800694a:	bf00      	nop

0800694c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800694c:	b480      	push	{r7}
 800694e:	b083      	sub	sp, #12
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006954:	bf00      	nop
 8006956:	370c      	adds	r7, #12
 8006958:	46bd      	mov	sp, r7
 800695a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695e:	4770      	bx	lr

08006960 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006960:	b480      	push	{r7}
 8006962:	b083      	sub	sp, #12
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006968:	bf00      	nop
 800696a:	370c      	adds	r7, #12
 800696c:	46bd      	mov	sp, r7
 800696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006972:	4770      	bx	lr

08006974 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006974:	b480      	push	{r7}
 8006976:	b083      	sub	sp, #12
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800697c:	bf00      	nop
 800697e:	370c      	adds	r7, #12
 8006980:	46bd      	mov	sp, r7
 8006982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006986:	4770      	bx	lr

08006988 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006988:	b480      	push	{r7}
 800698a:	b083      	sub	sp, #12
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006990:	bf00      	nop
 8006992:	370c      	adds	r7, #12
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr

0800699c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800699c:	b480      	push	{r7}
 800699e:	b083      	sub	sp, #12
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80069a4:	bf00      	nop
 80069a6:	370c      	adds	r7, #12
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b090      	sub	sp, #64	; 0x40
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d137      	bne.n	8006a3c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80069cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069ce:	2200      	movs	r2, #0
 80069d0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80069d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	3314      	adds	r3, #20
 80069d8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069dc:	e853 3f00 	ldrex	r3, [r3]
 80069e0:	623b      	str	r3, [r7, #32]
   return(result);
 80069e2:	6a3b      	ldr	r3, [r7, #32]
 80069e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80069ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	3314      	adds	r3, #20
 80069f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80069f2:	633a      	str	r2, [r7, #48]	; 0x30
 80069f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80069f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069fa:	e841 2300 	strex	r3, r2, [r1]
 80069fe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d1e5      	bne.n	80069d2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006a06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	330c      	adds	r3, #12
 8006a0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	e853 3f00 	ldrex	r3, [r3]
 8006a14:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a1c:	637b      	str	r3, [r7, #52]	; 0x34
 8006a1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	330c      	adds	r3, #12
 8006a24:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a26:	61fa      	str	r2, [r7, #28]
 8006a28:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a2a:	69b9      	ldr	r1, [r7, #24]
 8006a2c:	69fa      	ldr	r2, [r7, #28]
 8006a2e:	e841 2300 	strex	r3, r2, [r1]
 8006a32:	617b      	str	r3, [r7, #20]
   return(result);
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d1e5      	bne.n	8006a06 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006a3a:	e002      	b.n	8006a42 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006a3c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8006a3e:	f7ff ff85 	bl	800694c <HAL_UART_TxCpltCallback>
}
 8006a42:	bf00      	nop
 8006a44:	3740      	adds	r7, #64	; 0x40
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}

08006a4a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006a4a:	b580      	push	{r7, lr}
 8006a4c:	b084      	sub	sp, #16
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a56:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006a58:	68f8      	ldr	r0, [r7, #12]
 8006a5a:	f7ff ff81 	bl	8006960 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a5e:	bf00      	nop
 8006a60:	3710      	adds	r7, #16
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}

08006a66 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006a66:	b580      	push	{r7, lr}
 8006a68:	b09c      	sub	sp, #112	; 0x70
 8006a6a:	af00      	add	r7, sp, #0
 8006a6c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a72:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d172      	bne.n	8006b68 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006a82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a84:	2200      	movs	r2, #0
 8006a86:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	330c      	adds	r3, #12
 8006a8e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a92:	e853 3f00 	ldrex	r3, [r3]
 8006a96:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006a98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a9a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a9e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006aa0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	330c      	adds	r3, #12
 8006aa6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006aa8:	65ba      	str	r2, [r7, #88]	; 0x58
 8006aaa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aac:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006aae:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006ab0:	e841 2300 	strex	r3, r2, [r1]
 8006ab4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006ab6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d1e5      	bne.n	8006a88 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006abc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	3314      	adds	r3, #20
 8006ac2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ac6:	e853 3f00 	ldrex	r3, [r3]
 8006aca:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006acc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ace:	f023 0301 	bic.w	r3, r3, #1
 8006ad2:	667b      	str	r3, [r7, #100]	; 0x64
 8006ad4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	3314      	adds	r3, #20
 8006ada:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006adc:	647a      	str	r2, [r7, #68]	; 0x44
 8006ade:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006ae2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006ae4:	e841 2300 	strex	r3, r2, [r1]
 8006ae8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006aea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d1e5      	bne.n	8006abc <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006af0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	3314      	adds	r3, #20
 8006af6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006afa:	e853 3f00 	ldrex	r3, [r3]
 8006afe:	623b      	str	r3, [r7, #32]
   return(result);
 8006b00:	6a3b      	ldr	r3, [r7, #32]
 8006b02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b06:	663b      	str	r3, [r7, #96]	; 0x60
 8006b08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	3314      	adds	r3, #20
 8006b0e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006b10:	633a      	str	r2, [r7, #48]	; 0x30
 8006b12:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b14:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006b16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b18:	e841 2300 	strex	r3, r2, [r1]
 8006b1c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d1e5      	bne.n	8006af0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006b24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b26:	2220      	movs	r2, #32
 8006b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d119      	bne.n	8006b68 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	330c      	adds	r3, #12
 8006b3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3c:	693b      	ldr	r3, [r7, #16]
 8006b3e:	e853 3f00 	ldrex	r3, [r3]
 8006b42:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f023 0310 	bic.w	r3, r3, #16
 8006b4a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006b4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	330c      	adds	r3, #12
 8006b52:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006b54:	61fa      	str	r2, [r7, #28]
 8006b56:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b58:	69b9      	ldr	r1, [r7, #24]
 8006b5a:	69fa      	ldr	r2, [r7, #28]
 8006b5c:	e841 2300 	strex	r3, r2, [r1]
 8006b60:	617b      	str	r3, [r7, #20]
   return(result);
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d1e5      	bne.n	8006b34 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d106      	bne.n	8006b7e <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b72:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006b74:	4619      	mov	r1, r3
 8006b76:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006b78:	f7fb faee 	bl	8002158 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006b7c:	e002      	b.n	8006b84 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8006b7e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006b80:	f7ff fef8 	bl	8006974 <HAL_UART_RxCpltCallback>
}
 8006b84:	bf00      	nop
 8006b86:	3770      	adds	r7, #112	; 0x70
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}

08006b8c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b084      	sub	sp, #16
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b98:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	d108      	bne.n	8006bb4 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006ba6:	085b      	lsrs	r3, r3, #1
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	4619      	mov	r1, r3
 8006bac:	68f8      	ldr	r0, [r7, #12]
 8006bae:	f7fb fad3 	bl	8002158 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006bb2:	e002      	b.n	8006bba <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8006bb4:	68f8      	ldr	r0, [r7, #12]
 8006bb6:	f7ff fee7 	bl	8006988 <HAL_UART_RxHalfCpltCallback>
}
 8006bba:	bf00      	nop
 8006bbc:	3710      	adds	r7, #16
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}

08006bc2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006bc2:	b580      	push	{r7, lr}
 8006bc4:	b084      	sub	sp, #16
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bd2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	695b      	ldr	r3, [r3, #20]
 8006bda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bde:	2b80      	cmp	r3, #128	; 0x80
 8006be0:	bf0c      	ite	eq
 8006be2:	2301      	moveq	r3, #1
 8006be4:	2300      	movne	r3, #0
 8006be6:	b2db      	uxtb	r3, r3
 8006be8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bf0:	b2db      	uxtb	r3, r3
 8006bf2:	2b21      	cmp	r3, #33	; 0x21
 8006bf4:	d108      	bne.n	8006c08 <UART_DMAError+0x46>
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d005      	beq.n	8006c08 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006c02:	68b8      	ldr	r0, [r7, #8]
 8006c04:	f000 f8c6 	bl	8006d94 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	695b      	ldr	r3, [r3, #20]
 8006c0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c12:	2b40      	cmp	r3, #64	; 0x40
 8006c14:	bf0c      	ite	eq
 8006c16:	2301      	moveq	r3, #1
 8006c18:	2300      	movne	r3, #0
 8006c1a:	b2db      	uxtb	r3, r3
 8006c1c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c24:	b2db      	uxtb	r3, r3
 8006c26:	2b22      	cmp	r3, #34	; 0x22
 8006c28:	d108      	bne.n	8006c3c <UART_DMAError+0x7a>
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d005      	beq.n	8006c3c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	2200      	movs	r2, #0
 8006c34:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006c36:	68b8      	ldr	r0, [r7, #8]
 8006c38:	f000 f8d4 	bl	8006de4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c40:	f043 0210 	orr.w	r2, r3, #16
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c48:	68b8      	ldr	r0, [r7, #8]
 8006c4a:	f7ff fea7 	bl	800699c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c4e:	bf00      	nop
 8006c50:	3710      	adds	r7, #16
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
	...

08006c58 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b098      	sub	sp, #96	; 0x60
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	4613      	mov	r3, r2
 8006c64:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006c66:	68ba      	ldr	r2, [r7, #8]
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	88fa      	ldrh	r2, [r7, #6]
 8006c70:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2200      	movs	r2, #0
 8006c76:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2222      	movs	r2, #34	; 0x22
 8006c7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c84:	4a40      	ldr	r2, [pc, #256]	; (8006d88 <UART_Start_Receive_DMA+0x130>)
 8006c86:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c8c:	4a3f      	ldr	r2, [pc, #252]	; (8006d8c <UART_Start_Receive_DMA+0x134>)
 8006c8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c94:	4a3e      	ldr	r2, [pc, #248]	; (8006d90 <UART_Start_Receive_DMA+0x138>)
 8006c96:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006ca0:	f107 0308 	add.w	r3, r7, #8
 8006ca4:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	3304      	adds	r3, #4
 8006cb0:	4619      	mov	r1, r3
 8006cb2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006cb4:	681a      	ldr	r2, [r3, #0]
 8006cb6:	88fb      	ldrh	r3, [r7, #6]
 8006cb8:	f7fc ffc4 	bl	8003c44 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	613b      	str	r3, [r7, #16]
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	613b      	str	r3, [r7, #16]
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	613b      	str	r3, [r7, #16]
 8006cd0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	691b      	ldr	r3, [r3, #16]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d019      	beq.n	8006d16 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	330c      	adds	r3, #12
 8006ce8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cec:	e853 3f00 	ldrex	r3, [r3]
 8006cf0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006cf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006cf8:	65bb      	str	r3, [r7, #88]	; 0x58
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	330c      	adds	r3, #12
 8006d00:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006d02:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006d04:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d06:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006d08:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006d0a:	e841 2300 	strex	r3, r2, [r1]
 8006d0e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006d10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d1e5      	bne.n	8006ce2 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	3314      	adds	r3, #20
 8006d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d20:	e853 3f00 	ldrex	r3, [r3]
 8006d24:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d28:	f043 0301 	orr.w	r3, r3, #1
 8006d2c:	657b      	str	r3, [r7, #84]	; 0x54
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	3314      	adds	r3, #20
 8006d34:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006d36:	63ba      	str	r2, [r7, #56]	; 0x38
 8006d38:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d3a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006d3c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006d3e:	e841 2300 	strex	r3, r2, [r1]
 8006d42:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d1e5      	bne.n	8006d16 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	3314      	adds	r3, #20
 8006d50:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d52:	69bb      	ldr	r3, [r7, #24]
 8006d54:	e853 3f00 	ldrex	r3, [r3]
 8006d58:	617b      	str	r3, [r7, #20]
   return(result);
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d60:	653b      	str	r3, [r7, #80]	; 0x50
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	3314      	adds	r3, #20
 8006d68:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006d6a:	627a      	str	r2, [r7, #36]	; 0x24
 8006d6c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d6e:	6a39      	ldr	r1, [r7, #32]
 8006d70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d72:	e841 2300 	strex	r3, r2, [r1]
 8006d76:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d78:	69fb      	ldr	r3, [r7, #28]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d1e5      	bne.n	8006d4a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8006d7e:	2300      	movs	r3, #0
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3760      	adds	r7, #96	; 0x60
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}
 8006d88:	08006a67 	.word	0x08006a67
 8006d8c:	08006b8d 	.word	0x08006b8d
 8006d90:	08006bc3 	.word	0x08006bc3

08006d94 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b089      	sub	sp, #36	; 0x24
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	330c      	adds	r3, #12
 8006da2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	e853 3f00 	ldrex	r3, [r3]
 8006daa:	60bb      	str	r3, [r7, #8]
   return(result);
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006db2:	61fb      	str	r3, [r7, #28]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	330c      	adds	r3, #12
 8006dba:	69fa      	ldr	r2, [r7, #28]
 8006dbc:	61ba      	str	r2, [r7, #24]
 8006dbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dc0:	6979      	ldr	r1, [r7, #20]
 8006dc2:	69ba      	ldr	r2, [r7, #24]
 8006dc4:	e841 2300 	strex	r3, r2, [r1]
 8006dc8:	613b      	str	r3, [r7, #16]
   return(result);
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d1e5      	bne.n	8006d9c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2220      	movs	r2, #32
 8006dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006dd8:	bf00      	nop
 8006dda:	3724      	adds	r7, #36	; 0x24
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de2:	4770      	bx	lr

08006de4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b095      	sub	sp, #84	; 0x54
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	330c      	adds	r3, #12
 8006df2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006df6:	e853 3f00 	ldrex	r3, [r3]
 8006dfa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dfe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	330c      	adds	r3, #12
 8006e0a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006e0c:	643a      	str	r2, [r7, #64]	; 0x40
 8006e0e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e10:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006e12:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006e14:	e841 2300 	strex	r3, r2, [r1]
 8006e18:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006e1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d1e5      	bne.n	8006dec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	3314      	adds	r3, #20
 8006e26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e28:	6a3b      	ldr	r3, [r7, #32]
 8006e2a:	e853 3f00 	ldrex	r3, [r3]
 8006e2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e30:	69fb      	ldr	r3, [r7, #28]
 8006e32:	f023 0301 	bic.w	r3, r3, #1
 8006e36:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	3314      	adds	r3, #20
 8006e3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e40:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006e42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e48:	e841 2300 	strex	r3, r2, [r1]
 8006e4c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d1e5      	bne.n	8006e20 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	d119      	bne.n	8006e90 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	330c      	adds	r3, #12
 8006e62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	e853 3f00 	ldrex	r3, [r3]
 8006e6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	f023 0310 	bic.w	r3, r3, #16
 8006e72:	647b      	str	r3, [r7, #68]	; 0x44
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	330c      	adds	r3, #12
 8006e7a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e7c:	61ba      	str	r2, [r7, #24]
 8006e7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e80:	6979      	ldr	r1, [r7, #20]
 8006e82:	69ba      	ldr	r2, [r7, #24]
 8006e84:	e841 2300 	strex	r3, r2, [r1]
 8006e88:	613b      	str	r3, [r7, #16]
   return(result);
 8006e8a:	693b      	ldr	r3, [r7, #16]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d1e5      	bne.n	8006e5c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2220      	movs	r2, #32
 8006e94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006e9e:	bf00      	nop
 8006ea0:	3754      	adds	r7, #84	; 0x54
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr

08006eaa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006eaa:	b580      	push	{r7, lr}
 8006eac:	b084      	sub	sp, #16
 8006eae:	af00      	add	r7, sp, #0
 8006eb0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eb6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006ec4:	68f8      	ldr	r0, [r7, #12]
 8006ec6:	f7ff fd69 	bl	800699c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006eca:	bf00      	nop
 8006ecc:	3710      	adds	r7, #16
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}

08006ed2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006ed2:	b480      	push	{r7}
 8006ed4:	b085      	sub	sp, #20
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	2b21      	cmp	r3, #33	; 0x21
 8006ee4:	d13e      	bne.n	8006f64 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	689b      	ldr	r3, [r3, #8]
 8006eea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006eee:	d114      	bne.n	8006f1a <UART_Transmit_IT+0x48>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	691b      	ldr	r3, [r3, #16]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d110      	bne.n	8006f1a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6a1b      	ldr	r3, [r3, #32]
 8006efc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	881b      	ldrh	r3, [r3, #0]
 8006f02:	461a      	mov	r2, r3
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f0c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6a1b      	ldr	r3, [r3, #32]
 8006f12:	1c9a      	adds	r2, r3, #2
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	621a      	str	r2, [r3, #32]
 8006f18:	e008      	b.n	8006f2c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6a1b      	ldr	r3, [r3, #32]
 8006f1e:	1c59      	adds	r1, r3, #1
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	6211      	str	r1, [r2, #32]
 8006f24:	781a      	ldrb	r2, [r3, #0]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	3b01      	subs	r3, #1
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	4619      	mov	r1, r3
 8006f3a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d10f      	bne.n	8006f60 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	68da      	ldr	r2, [r3, #12]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006f4e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	68da      	ldr	r2, [r3, #12]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f5e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006f60:	2300      	movs	r3, #0
 8006f62:	e000      	b.n	8006f66 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006f64:	2302      	movs	r3, #2
  }
}
 8006f66:	4618      	mov	r0, r3
 8006f68:	3714      	adds	r7, #20
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f70:	4770      	bx	lr

08006f72 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f72:	b580      	push	{r7, lr}
 8006f74:	b082      	sub	sp, #8
 8006f76:	af00      	add	r7, sp, #0
 8006f78:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	68da      	ldr	r2, [r3, #12]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f88:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2220      	movs	r2, #32
 8006f8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f7ff fcda 	bl	800694c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006f98:	2300      	movs	r3, #0
}
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	3708      	adds	r7, #8
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}

08006fa2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006fa2:	b580      	push	{r7, lr}
 8006fa4:	b08c      	sub	sp, #48	; 0x30
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006fb0:	b2db      	uxtb	r3, r3
 8006fb2:	2b22      	cmp	r3, #34	; 0x22
 8006fb4:	f040 80ab 	bne.w	800710e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fc0:	d117      	bne.n	8006ff2 <UART_Receive_IT+0x50>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	691b      	ldr	r3, [r3, #16]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d113      	bne.n	8006ff2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fd2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	b29b      	uxth	r3, r3
 8006fdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fe0:	b29a      	uxth	r2, r3
 8006fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fe4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fea:	1c9a      	adds	r2, r3, #2
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	629a      	str	r2, [r3, #40]	; 0x28
 8006ff0:	e026      	b.n	8007040 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	689b      	ldr	r3, [r3, #8]
 8007000:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007004:	d007      	beq.n	8007016 <UART_Receive_IT+0x74>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d10a      	bne.n	8007024 <UART_Receive_IT+0x82>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	691b      	ldr	r3, [r3, #16]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d106      	bne.n	8007024 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	b2da      	uxtb	r2, r3
 800701e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007020:	701a      	strb	r2, [r3, #0]
 8007022:	e008      	b.n	8007036 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	b2db      	uxtb	r3, r3
 800702c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007030:	b2da      	uxtb	r2, r3
 8007032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007034:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800703a:	1c5a      	adds	r2, r3, #1
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007044:	b29b      	uxth	r3, r3
 8007046:	3b01      	subs	r3, #1
 8007048:	b29b      	uxth	r3, r3
 800704a:	687a      	ldr	r2, [r7, #4]
 800704c:	4619      	mov	r1, r3
 800704e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007050:	2b00      	cmp	r3, #0
 8007052:	d15a      	bne.n	800710a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	68da      	ldr	r2, [r3, #12]
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f022 0220 	bic.w	r2, r2, #32
 8007062:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	68da      	ldr	r2, [r3, #12]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007072:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	695a      	ldr	r2, [r3, #20]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f022 0201 	bic.w	r2, r2, #1
 8007082:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2220      	movs	r2, #32
 8007088:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007090:	2b01      	cmp	r3, #1
 8007092:	d135      	bne.n	8007100 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	330c      	adds	r3, #12
 80070a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	e853 3f00 	ldrex	r3, [r3]
 80070a8:	613b      	str	r3, [r7, #16]
   return(result);
 80070aa:	693b      	ldr	r3, [r7, #16]
 80070ac:	f023 0310 	bic.w	r3, r3, #16
 80070b0:	627b      	str	r3, [r7, #36]	; 0x24
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	330c      	adds	r3, #12
 80070b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070ba:	623a      	str	r2, [r7, #32]
 80070bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070be:	69f9      	ldr	r1, [r7, #28]
 80070c0:	6a3a      	ldr	r2, [r7, #32]
 80070c2:	e841 2300 	strex	r3, r2, [r1]
 80070c6:	61bb      	str	r3, [r7, #24]
   return(result);
 80070c8:	69bb      	ldr	r3, [r7, #24]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d1e5      	bne.n	800709a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f003 0310 	and.w	r3, r3, #16
 80070d8:	2b10      	cmp	r3, #16
 80070da:	d10a      	bne.n	80070f2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80070dc:	2300      	movs	r3, #0
 80070de:	60fb      	str	r3, [r7, #12]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	60fb      	str	r3, [r7, #12]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	685b      	ldr	r3, [r3, #4]
 80070ee:	60fb      	str	r3, [r7, #12]
 80070f0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80070f6:	4619      	mov	r1, r3
 80070f8:	6878      	ldr	r0, [r7, #4]
 80070fa:	f7fb f82d 	bl	8002158 <HAL_UARTEx_RxEventCallback>
 80070fe:	e002      	b.n	8007106 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f7ff fc37 	bl	8006974 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007106:	2300      	movs	r3, #0
 8007108:	e002      	b.n	8007110 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800710a:	2300      	movs	r3, #0
 800710c:	e000      	b.n	8007110 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800710e:	2302      	movs	r3, #2
  }
}
 8007110:	4618      	mov	r0, r3
 8007112:	3730      	adds	r7, #48	; 0x30
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}

08007118 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007118:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800711c:	b0c0      	sub	sp, #256	; 0x100
 800711e:	af00      	add	r7, sp, #0
 8007120:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	691b      	ldr	r3, [r3, #16]
 800712c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007134:	68d9      	ldr	r1, [r3, #12]
 8007136:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	ea40 0301 	orr.w	r3, r0, r1
 8007140:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007146:	689a      	ldr	r2, [r3, #8]
 8007148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800714c:	691b      	ldr	r3, [r3, #16]
 800714e:	431a      	orrs	r2, r3
 8007150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007154:	695b      	ldr	r3, [r3, #20]
 8007156:	431a      	orrs	r2, r3
 8007158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800715c:	69db      	ldr	r3, [r3, #28]
 800715e:	4313      	orrs	r3, r2
 8007160:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	68db      	ldr	r3, [r3, #12]
 800716c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007170:	f021 010c 	bic.w	r1, r1, #12
 8007174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007178:	681a      	ldr	r2, [r3, #0]
 800717a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800717e:	430b      	orrs	r3, r1
 8007180:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	695b      	ldr	r3, [r3, #20]
 800718a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800718e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007192:	6999      	ldr	r1, [r3, #24]
 8007194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	ea40 0301 	orr.w	r3, r0, r1
 800719e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80071a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	4b8f      	ldr	r3, [pc, #572]	; (80073e4 <UART_SetConfig+0x2cc>)
 80071a8:	429a      	cmp	r2, r3
 80071aa:	d005      	beq.n	80071b8 <UART_SetConfig+0xa0>
 80071ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071b0:	681a      	ldr	r2, [r3, #0]
 80071b2:	4b8d      	ldr	r3, [pc, #564]	; (80073e8 <UART_SetConfig+0x2d0>)
 80071b4:	429a      	cmp	r2, r3
 80071b6:	d104      	bne.n	80071c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80071b8:	f7fd feea 	bl	8004f90 <HAL_RCC_GetPCLK2Freq>
 80071bc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80071c0:	e003      	b.n	80071ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80071c2:	f7fd fed1 	bl	8004f68 <HAL_RCC_GetPCLK1Freq>
 80071c6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071ce:	69db      	ldr	r3, [r3, #28]
 80071d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071d4:	f040 810c 	bne.w	80073f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80071d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80071dc:	2200      	movs	r2, #0
 80071de:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80071e2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80071e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80071ea:	4622      	mov	r2, r4
 80071ec:	462b      	mov	r3, r5
 80071ee:	1891      	adds	r1, r2, r2
 80071f0:	65b9      	str	r1, [r7, #88]	; 0x58
 80071f2:	415b      	adcs	r3, r3
 80071f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80071f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80071fa:	4621      	mov	r1, r4
 80071fc:	eb12 0801 	adds.w	r8, r2, r1
 8007200:	4629      	mov	r1, r5
 8007202:	eb43 0901 	adc.w	r9, r3, r1
 8007206:	f04f 0200 	mov.w	r2, #0
 800720a:	f04f 0300 	mov.w	r3, #0
 800720e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007212:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007216:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800721a:	4690      	mov	r8, r2
 800721c:	4699      	mov	r9, r3
 800721e:	4623      	mov	r3, r4
 8007220:	eb18 0303 	adds.w	r3, r8, r3
 8007224:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007228:	462b      	mov	r3, r5
 800722a:	eb49 0303 	adc.w	r3, r9, r3
 800722e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007232:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	2200      	movs	r2, #0
 800723a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800723e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007242:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007246:	460b      	mov	r3, r1
 8007248:	18db      	adds	r3, r3, r3
 800724a:	653b      	str	r3, [r7, #80]	; 0x50
 800724c:	4613      	mov	r3, r2
 800724e:	eb42 0303 	adc.w	r3, r2, r3
 8007252:	657b      	str	r3, [r7, #84]	; 0x54
 8007254:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007258:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800725c:	f7f9 fd14 	bl	8000c88 <__aeabi_uldivmod>
 8007260:	4602      	mov	r2, r0
 8007262:	460b      	mov	r3, r1
 8007264:	4b61      	ldr	r3, [pc, #388]	; (80073ec <UART_SetConfig+0x2d4>)
 8007266:	fba3 2302 	umull	r2, r3, r3, r2
 800726a:	095b      	lsrs	r3, r3, #5
 800726c:	011c      	lsls	r4, r3, #4
 800726e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007272:	2200      	movs	r2, #0
 8007274:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007278:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800727c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007280:	4642      	mov	r2, r8
 8007282:	464b      	mov	r3, r9
 8007284:	1891      	adds	r1, r2, r2
 8007286:	64b9      	str	r1, [r7, #72]	; 0x48
 8007288:	415b      	adcs	r3, r3
 800728a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800728c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007290:	4641      	mov	r1, r8
 8007292:	eb12 0a01 	adds.w	sl, r2, r1
 8007296:	4649      	mov	r1, r9
 8007298:	eb43 0b01 	adc.w	fp, r3, r1
 800729c:	f04f 0200 	mov.w	r2, #0
 80072a0:	f04f 0300 	mov.w	r3, #0
 80072a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80072a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80072ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80072b0:	4692      	mov	sl, r2
 80072b2:	469b      	mov	fp, r3
 80072b4:	4643      	mov	r3, r8
 80072b6:	eb1a 0303 	adds.w	r3, sl, r3
 80072ba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80072be:	464b      	mov	r3, r9
 80072c0:	eb4b 0303 	adc.w	r3, fp, r3
 80072c4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80072c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072cc:	685b      	ldr	r3, [r3, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80072d4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80072d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80072dc:	460b      	mov	r3, r1
 80072de:	18db      	adds	r3, r3, r3
 80072e0:	643b      	str	r3, [r7, #64]	; 0x40
 80072e2:	4613      	mov	r3, r2
 80072e4:	eb42 0303 	adc.w	r3, r2, r3
 80072e8:	647b      	str	r3, [r7, #68]	; 0x44
 80072ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80072ee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80072f2:	f7f9 fcc9 	bl	8000c88 <__aeabi_uldivmod>
 80072f6:	4602      	mov	r2, r0
 80072f8:	460b      	mov	r3, r1
 80072fa:	4611      	mov	r1, r2
 80072fc:	4b3b      	ldr	r3, [pc, #236]	; (80073ec <UART_SetConfig+0x2d4>)
 80072fe:	fba3 2301 	umull	r2, r3, r3, r1
 8007302:	095b      	lsrs	r3, r3, #5
 8007304:	2264      	movs	r2, #100	; 0x64
 8007306:	fb02 f303 	mul.w	r3, r2, r3
 800730a:	1acb      	subs	r3, r1, r3
 800730c:	00db      	lsls	r3, r3, #3
 800730e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007312:	4b36      	ldr	r3, [pc, #216]	; (80073ec <UART_SetConfig+0x2d4>)
 8007314:	fba3 2302 	umull	r2, r3, r3, r2
 8007318:	095b      	lsrs	r3, r3, #5
 800731a:	005b      	lsls	r3, r3, #1
 800731c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007320:	441c      	add	r4, r3
 8007322:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007326:	2200      	movs	r2, #0
 8007328:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800732c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007330:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007334:	4642      	mov	r2, r8
 8007336:	464b      	mov	r3, r9
 8007338:	1891      	adds	r1, r2, r2
 800733a:	63b9      	str	r1, [r7, #56]	; 0x38
 800733c:	415b      	adcs	r3, r3
 800733e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007340:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007344:	4641      	mov	r1, r8
 8007346:	1851      	adds	r1, r2, r1
 8007348:	6339      	str	r1, [r7, #48]	; 0x30
 800734a:	4649      	mov	r1, r9
 800734c:	414b      	adcs	r3, r1
 800734e:	637b      	str	r3, [r7, #52]	; 0x34
 8007350:	f04f 0200 	mov.w	r2, #0
 8007354:	f04f 0300 	mov.w	r3, #0
 8007358:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800735c:	4659      	mov	r1, fp
 800735e:	00cb      	lsls	r3, r1, #3
 8007360:	4651      	mov	r1, sl
 8007362:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007366:	4651      	mov	r1, sl
 8007368:	00ca      	lsls	r2, r1, #3
 800736a:	4610      	mov	r0, r2
 800736c:	4619      	mov	r1, r3
 800736e:	4603      	mov	r3, r0
 8007370:	4642      	mov	r2, r8
 8007372:	189b      	adds	r3, r3, r2
 8007374:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007378:	464b      	mov	r3, r9
 800737a:	460a      	mov	r2, r1
 800737c:	eb42 0303 	adc.w	r3, r2, r3
 8007380:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007390:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007394:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007398:	460b      	mov	r3, r1
 800739a:	18db      	adds	r3, r3, r3
 800739c:	62bb      	str	r3, [r7, #40]	; 0x28
 800739e:	4613      	mov	r3, r2
 80073a0:	eb42 0303 	adc.w	r3, r2, r3
 80073a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80073a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80073aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80073ae:	f7f9 fc6b 	bl	8000c88 <__aeabi_uldivmod>
 80073b2:	4602      	mov	r2, r0
 80073b4:	460b      	mov	r3, r1
 80073b6:	4b0d      	ldr	r3, [pc, #52]	; (80073ec <UART_SetConfig+0x2d4>)
 80073b8:	fba3 1302 	umull	r1, r3, r3, r2
 80073bc:	095b      	lsrs	r3, r3, #5
 80073be:	2164      	movs	r1, #100	; 0x64
 80073c0:	fb01 f303 	mul.w	r3, r1, r3
 80073c4:	1ad3      	subs	r3, r2, r3
 80073c6:	00db      	lsls	r3, r3, #3
 80073c8:	3332      	adds	r3, #50	; 0x32
 80073ca:	4a08      	ldr	r2, [pc, #32]	; (80073ec <UART_SetConfig+0x2d4>)
 80073cc:	fba2 2303 	umull	r2, r3, r2, r3
 80073d0:	095b      	lsrs	r3, r3, #5
 80073d2:	f003 0207 	and.w	r2, r3, #7
 80073d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4422      	add	r2, r4
 80073de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80073e0:	e105      	b.n	80075ee <UART_SetConfig+0x4d6>
 80073e2:	bf00      	nop
 80073e4:	40011000 	.word	0x40011000
 80073e8:	40011400 	.word	0x40011400
 80073ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80073f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80073f4:	2200      	movs	r2, #0
 80073f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80073fa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80073fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007402:	4642      	mov	r2, r8
 8007404:	464b      	mov	r3, r9
 8007406:	1891      	adds	r1, r2, r2
 8007408:	6239      	str	r1, [r7, #32]
 800740a:	415b      	adcs	r3, r3
 800740c:	627b      	str	r3, [r7, #36]	; 0x24
 800740e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007412:	4641      	mov	r1, r8
 8007414:	1854      	adds	r4, r2, r1
 8007416:	4649      	mov	r1, r9
 8007418:	eb43 0501 	adc.w	r5, r3, r1
 800741c:	f04f 0200 	mov.w	r2, #0
 8007420:	f04f 0300 	mov.w	r3, #0
 8007424:	00eb      	lsls	r3, r5, #3
 8007426:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800742a:	00e2      	lsls	r2, r4, #3
 800742c:	4614      	mov	r4, r2
 800742e:	461d      	mov	r5, r3
 8007430:	4643      	mov	r3, r8
 8007432:	18e3      	adds	r3, r4, r3
 8007434:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007438:	464b      	mov	r3, r9
 800743a:	eb45 0303 	adc.w	r3, r5, r3
 800743e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	2200      	movs	r2, #0
 800744a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800744e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007452:	f04f 0200 	mov.w	r2, #0
 8007456:	f04f 0300 	mov.w	r3, #0
 800745a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800745e:	4629      	mov	r1, r5
 8007460:	008b      	lsls	r3, r1, #2
 8007462:	4621      	mov	r1, r4
 8007464:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007468:	4621      	mov	r1, r4
 800746a:	008a      	lsls	r2, r1, #2
 800746c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007470:	f7f9 fc0a 	bl	8000c88 <__aeabi_uldivmod>
 8007474:	4602      	mov	r2, r0
 8007476:	460b      	mov	r3, r1
 8007478:	4b60      	ldr	r3, [pc, #384]	; (80075fc <UART_SetConfig+0x4e4>)
 800747a:	fba3 2302 	umull	r2, r3, r3, r2
 800747e:	095b      	lsrs	r3, r3, #5
 8007480:	011c      	lsls	r4, r3, #4
 8007482:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007486:	2200      	movs	r2, #0
 8007488:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800748c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007490:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007494:	4642      	mov	r2, r8
 8007496:	464b      	mov	r3, r9
 8007498:	1891      	adds	r1, r2, r2
 800749a:	61b9      	str	r1, [r7, #24]
 800749c:	415b      	adcs	r3, r3
 800749e:	61fb      	str	r3, [r7, #28]
 80074a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074a4:	4641      	mov	r1, r8
 80074a6:	1851      	adds	r1, r2, r1
 80074a8:	6139      	str	r1, [r7, #16]
 80074aa:	4649      	mov	r1, r9
 80074ac:	414b      	adcs	r3, r1
 80074ae:	617b      	str	r3, [r7, #20]
 80074b0:	f04f 0200 	mov.w	r2, #0
 80074b4:	f04f 0300 	mov.w	r3, #0
 80074b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80074bc:	4659      	mov	r1, fp
 80074be:	00cb      	lsls	r3, r1, #3
 80074c0:	4651      	mov	r1, sl
 80074c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80074c6:	4651      	mov	r1, sl
 80074c8:	00ca      	lsls	r2, r1, #3
 80074ca:	4610      	mov	r0, r2
 80074cc:	4619      	mov	r1, r3
 80074ce:	4603      	mov	r3, r0
 80074d0:	4642      	mov	r2, r8
 80074d2:	189b      	adds	r3, r3, r2
 80074d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80074d8:	464b      	mov	r3, r9
 80074da:	460a      	mov	r2, r1
 80074dc:	eb42 0303 	adc.w	r3, r2, r3
 80074e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80074e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074e8:	685b      	ldr	r3, [r3, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	67bb      	str	r3, [r7, #120]	; 0x78
 80074ee:	67fa      	str	r2, [r7, #124]	; 0x7c
 80074f0:	f04f 0200 	mov.w	r2, #0
 80074f4:	f04f 0300 	mov.w	r3, #0
 80074f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80074fc:	4649      	mov	r1, r9
 80074fe:	008b      	lsls	r3, r1, #2
 8007500:	4641      	mov	r1, r8
 8007502:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007506:	4641      	mov	r1, r8
 8007508:	008a      	lsls	r2, r1, #2
 800750a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800750e:	f7f9 fbbb 	bl	8000c88 <__aeabi_uldivmod>
 8007512:	4602      	mov	r2, r0
 8007514:	460b      	mov	r3, r1
 8007516:	4b39      	ldr	r3, [pc, #228]	; (80075fc <UART_SetConfig+0x4e4>)
 8007518:	fba3 1302 	umull	r1, r3, r3, r2
 800751c:	095b      	lsrs	r3, r3, #5
 800751e:	2164      	movs	r1, #100	; 0x64
 8007520:	fb01 f303 	mul.w	r3, r1, r3
 8007524:	1ad3      	subs	r3, r2, r3
 8007526:	011b      	lsls	r3, r3, #4
 8007528:	3332      	adds	r3, #50	; 0x32
 800752a:	4a34      	ldr	r2, [pc, #208]	; (80075fc <UART_SetConfig+0x4e4>)
 800752c:	fba2 2303 	umull	r2, r3, r2, r3
 8007530:	095b      	lsrs	r3, r3, #5
 8007532:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007536:	441c      	add	r4, r3
 8007538:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800753c:	2200      	movs	r2, #0
 800753e:	673b      	str	r3, [r7, #112]	; 0x70
 8007540:	677a      	str	r2, [r7, #116]	; 0x74
 8007542:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007546:	4642      	mov	r2, r8
 8007548:	464b      	mov	r3, r9
 800754a:	1891      	adds	r1, r2, r2
 800754c:	60b9      	str	r1, [r7, #8]
 800754e:	415b      	adcs	r3, r3
 8007550:	60fb      	str	r3, [r7, #12]
 8007552:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007556:	4641      	mov	r1, r8
 8007558:	1851      	adds	r1, r2, r1
 800755a:	6039      	str	r1, [r7, #0]
 800755c:	4649      	mov	r1, r9
 800755e:	414b      	adcs	r3, r1
 8007560:	607b      	str	r3, [r7, #4]
 8007562:	f04f 0200 	mov.w	r2, #0
 8007566:	f04f 0300 	mov.w	r3, #0
 800756a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800756e:	4659      	mov	r1, fp
 8007570:	00cb      	lsls	r3, r1, #3
 8007572:	4651      	mov	r1, sl
 8007574:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007578:	4651      	mov	r1, sl
 800757a:	00ca      	lsls	r2, r1, #3
 800757c:	4610      	mov	r0, r2
 800757e:	4619      	mov	r1, r3
 8007580:	4603      	mov	r3, r0
 8007582:	4642      	mov	r2, r8
 8007584:	189b      	adds	r3, r3, r2
 8007586:	66bb      	str	r3, [r7, #104]	; 0x68
 8007588:	464b      	mov	r3, r9
 800758a:	460a      	mov	r2, r1
 800758c:	eb42 0303 	adc.w	r3, r2, r3
 8007590:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	663b      	str	r3, [r7, #96]	; 0x60
 800759c:	667a      	str	r2, [r7, #100]	; 0x64
 800759e:	f04f 0200 	mov.w	r2, #0
 80075a2:	f04f 0300 	mov.w	r3, #0
 80075a6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80075aa:	4649      	mov	r1, r9
 80075ac:	008b      	lsls	r3, r1, #2
 80075ae:	4641      	mov	r1, r8
 80075b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80075b4:	4641      	mov	r1, r8
 80075b6:	008a      	lsls	r2, r1, #2
 80075b8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80075bc:	f7f9 fb64 	bl	8000c88 <__aeabi_uldivmod>
 80075c0:	4602      	mov	r2, r0
 80075c2:	460b      	mov	r3, r1
 80075c4:	4b0d      	ldr	r3, [pc, #52]	; (80075fc <UART_SetConfig+0x4e4>)
 80075c6:	fba3 1302 	umull	r1, r3, r3, r2
 80075ca:	095b      	lsrs	r3, r3, #5
 80075cc:	2164      	movs	r1, #100	; 0x64
 80075ce:	fb01 f303 	mul.w	r3, r1, r3
 80075d2:	1ad3      	subs	r3, r2, r3
 80075d4:	011b      	lsls	r3, r3, #4
 80075d6:	3332      	adds	r3, #50	; 0x32
 80075d8:	4a08      	ldr	r2, [pc, #32]	; (80075fc <UART_SetConfig+0x4e4>)
 80075da:	fba2 2303 	umull	r2, r3, r2, r3
 80075de:	095b      	lsrs	r3, r3, #5
 80075e0:	f003 020f 	and.w	r2, r3, #15
 80075e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4422      	add	r2, r4
 80075ec:	609a      	str	r2, [r3, #8]
}
 80075ee:	bf00      	nop
 80075f0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80075f4:	46bd      	mov	sp, r7
 80075f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80075fa:	bf00      	nop
 80075fc:	51eb851f 	.word	0x51eb851f

08007600 <__NVIC_SetPriority>:
{
 8007600:	b480      	push	{r7}
 8007602:	b083      	sub	sp, #12
 8007604:	af00      	add	r7, sp, #0
 8007606:	4603      	mov	r3, r0
 8007608:	6039      	str	r1, [r7, #0]
 800760a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800760c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007610:	2b00      	cmp	r3, #0
 8007612:	db0a      	blt.n	800762a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	b2da      	uxtb	r2, r3
 8007618:	490c      	ldr	r1, [pc, #48]	; (800764c <__NVIC_SetPriority+0x4c>)
 800761a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800761e:	0112      	lsls	r2, r2, #4
 8007620:	b2d2      	uxtb	r2, r2
 8007622:	440b      	add	r3, r1
 8007624:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007628:	e00a      	b.n	8007640 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	b2da      	uxtb	r2, r3
 800762e:	4908      	ldr	r1, [pc, #32]	; (8007650 <__NVIC_SetPriority+0x50>)
 8007630:	79fb      	ldrb	r3, [r7, #7]
 8007632:	f003 030f 	and.w	r3, r3, #15
 8007636:	3b04      	subs	r3, #4
 8007638:	0112      	lsls	r2, r2, #4
 800763a:	b2d2      	uxtb	r2, r2
 800763c:	440b      	add	r3, r1
 800763e:	761a      	strb	r2, [r3, #24]
}
 8007640:	bf00      	nop
 8007642:	370c      	adds	r7, #12
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr
 800764c:	e000e100 	.word	0xe000e100
 8007650:	e000ed00 	.word	0xe000ed00

08007654 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007654:	b580      	push	{r7, lr}
 8007656:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007658:	4b05      	ldr	r3, [pc, #20]	; (8007670 <SysTick_Handler+0x1c>)
 800765a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800765c:	f001 fcfe 	bl	800905c <xTaskGetSchedulerState>
 8007660:	4603      	mov	r3, r0
 8007662:	2b01      	cmp	r3, #1
 8007664:	d001      	beq.n	800766a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007666:	f002 fae7 	bl	8009c38 <xPortSysTickHandler>
  }
}
 800766a:	bf00      	nop
 800766c:	bd80      	pop	{r7, pc}
 800766e:	bf00      	nop
 8007670:	e000e010 	.word	0xe000e010

08007674 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007674:	b580      	push	{r7, lr}
 8007676:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007678:	2100      	movs	r1, #0
 800767a:	f06f 0004 	mvn.w	r0, #4
 800767e:	f7ff ffbf 	bl	8007600 <__NVIC_SetPriority>
#endif
}
 8007682:	bf00      	nop
 8007684:	bd80      	pop	{r7, pc}
	...

08007688 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007688:	b480      	push	{r7}
 800768a:	b083      	sub	sp, #12
 800768c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800768e:	f3ef 8305 	mrs	r3, IPSR
 8007692:	603b      	str	r3, [r7, #0]
  return(result);
 8007694:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007696:	2b00      	cmp	r3, #0
 8007698:	d003      	beq.n	80076a2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800769a:	f06f 0305 	mvn.w	r3, #5
 800769e:	607b      	str	r3, [r7, #4]
 80076a0:	e00c      	b.n	80076bc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80076a2:	4b0a      	ldr	r3, [pc, #40]	; (80076cc <osKernelInitialize+0x44>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d105      	bne.n	80076b6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80076aa:	4b08      	ldr	r3, [pc, #32]	; (80076cc <osKernelInitialize+0x44>)
 80076ac:	2201      	movs	r2, #1
 80076ae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80076b0:	2300      	movs	r3, #0
 80076b2:	607b      	str	r3, [r7, #4]
 80076b4:	e002      	b.n	80076bc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80076b6:	f04f 33ff 	mov.w	r3, #4294967295
 80076ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80076bc:	687b      	ldr	r3, [r7, #4]
}
 80076be:	4618      	mov	r0, r3
 80076c0:	370c      	adds	r7, #12
 80076c2:	46bd      	mov	sp, r7
 80076c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c8:	4770      	bx	lr
 80076ca:	bf00      	nop
 80076cc:	20000bb8 	.word	0x20000bb8

080076d0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b082      	sub	sp, #8
 80076d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80076d6:	f3ef 8305 	mrs	r3, IPSR
 80076da:	603b      	str	r3, [r7, #0]
  return(result);
 80076dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d003      	beq.n	80076ea <osKernelStart+0x1a>
    stat = osErrorISR;
 80076e2:	f06f 0305 	mvn.w	r3, #5
 80076e6:	607b      	str	r3, [r7, #4]
 80076e8:	e010      	b.n	800770c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80076ea:	4b0b      	ldr	r3, [pc, #44]	; (8007718 <osKernelStart+0x48>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d109      	bne.n	8007706 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80076f2:	f7ff ffbf 	bl	8007674 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80076f6:	4b08      	ldr	r3, [pc, #32]	; (8007718 <osKernelStart+0x48>)
 80076f8:	2202      	movs	r2, #2
 80076fa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80076fc:	f001 f866 	bl	80087cc <vTaskStartScheduler>
      stat = osOK;
 8007700:	2300      	movs	r3, #0
 8007702:	607b      	str	r3, [r7, #4]
 8007704:	e002      	b.n	800770c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007706:	f04f 33ff 	mov.w	r3, #4294967295
 800770a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800770c:	687b      	ldr	r3, [r7, #4]
}
 800770e:	4618      	mov	r0, r3
 8007710:	3708      	adds	r7, #8
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
 8007716:	bf00      	nop
 8007718:	20000bb8 	.word	0x20000bb8

0800771c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800771c:	b580      	push	{r7, lr}
 800771e:	b08e      	sub	sp, #56	; 0x38
 8007720:	af04      	add	r7, sp, #16
 8007722:	60f8      	str	r0, [r7, #12]
 8007724:	60b9      	str	r1, [r7, #8]
 8007726:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007728:	2300      	movs	r3, #0
 800772a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800772c:	f3ef 8305 	mrs	r3, IPSR
 8007730:	617b      	str	r3, [r7, #20]
  return(result);
 8007732:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007734:	2b00      	cmp	r3, #0
 8007736:	d17e      	bne.n	8007836 <osThreadNew+0x11a>
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d07b      	beq.n	8007836 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800773e:	2380      	movs	r3, #128	; 0x80
 8007740:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007742:	2318      	movs	r3, #24
 8007744:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007746:	2300      	movs	r3, #0
 8007748:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800774a:	f04f 33ff 	mov.w	r3, #4294967295
 800774e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d045      	beq.n	80077e2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d002      	beq.n	8007764 <osThreadNew+0x48>
        name = attr->name;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	699b      	ldr	r3, [r3, #24]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d002      	beq.n	8007772 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	699b      	ldr	r3, [r3, #24]
 8007770:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007772:	69fb      	ldr	r3, [r7, #28]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d008      	beq.n	800778a <osThreadNew+0x6e>
 8007778:	69fb      	ldr	r3, [r7, #28]
 800777a:	2b38      	cmp	r3, #56	; 0x38
 800777c:	d805      	bhi.n	800778a <osThreadNew+0x6e>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	f003 0301 	and.w	r3, r3, #1
 8007786:	2b00      	cmp	r3, #0
 8007788:	d001      	beq.n	800778e <osThreadNew+0x72>
        return (NULL);
 800778a:	2300      	movs	r3, #0
 800778c:	e054      	b.n	8007838 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	695b      	ldr	r3, [r3, #20]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d003      	beq.n	800779e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	695b      	ldr	r3, [r3, #20]
 800779a:	089b      	lsrs	r3, r3, #2
 800779c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d00e      	beq.n	80077c4 <osThreadNew+0xa8>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	68db      	ldr	r3, [r3, #12]
 80077aa:	2b5b      	cmp	r3, #91	; 0x5b
 80077ac:	d90a      	bls.n	80077c4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d006      	beq.n	80077c4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	695b      	ldr	r3, [r3, #20]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d002      	beq.n	80077c4 <osThreadNew+0xa8>
        mem = 1;
 80077be:	2301      	movs	r3, #1
 80077c0:	61bb      	str	r3, [r7, #24]
 80077c2:	e010      	b.n	80077e6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	689b      	ldr	r3, [r3, #8]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d10c      	bne.n	80077e6 <osThreadNew+0xca>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	68db      	ldr	r3, [r3, #12]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d108      	bne.n	80077e6 <osThreadNew+0xca>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	691b      	ldr	r3, [r3, #16]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d104      	bne.n	80077e6 <osThreadNew+0xca>
          mem = 0;
 80077dc:	2300      	movs	r3, #0
 80077de:	61bb      	str	r3, [r7, #24]
 80077e0:	e001      	b.n	80077e6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80077e2:	2300      	movs	r3, #0
 80077e4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80077e6:	69bb      	ldr	r3, [r7, #24]
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d110      	bne.n	800780e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80077f0:	687a      	ldr	r2, [r7, #4]
 80077f2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80077f4:	9202      	str	r2, [sp, #8]
 80077f6:	9301      	str	r3, [sp, #4]
 80077f8:	69fb      	ldr	r3, [r7, #28]
 80077fa:	9300      	str	r3, [sp, #0]
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	6a3a      	ldr	r2, [r7, #32]
 8007800:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007802:	68f8      	ldr	r0, [r7, #12]
 8007804:	f000 fe0c 	bl	8008420 <xTaskCreateStatic>
 8007808:	4603      	mov	r3, r0
 800780a:	613b      	str	r3, [r7, #16]
 800780c:	e013      	b.n	8007836 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800780e:	69bb      	ldr	r3, [r7, #24]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d110      	bne.n	8007836 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007814:	6a3b      	ldr	r3, [r7, #32]
 8007816:	b29a      	uxth	r2, r3
 8007818:	f107 0310 	add.w	r3, r7, #16
 800781c:	9301      	str	r3, [sp, #4]
 800781e:	69fb      	ldr	r3, [r7, #28]
 8007820:	9300      	str	r3, [sp, #0]
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007826:	68f8      	ldr	r0, [r7, #12]
 8007828:	f000 fe57 	bl	80084da <xTaskCreate>
 800782c:	4603      	mov	r3, r0
 800782e:	2b01      	cmp	r3, #1
 8007830:	d001      	beq.n	8007836 <osThreadNew+0x11a>
            hTask = NULL;
 8007832:	2300      	movs	r3, #0
 8007834:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007836:	693b      	ldr	r3, [r7, #16]
}
 8007838:	4618      	mov	r0, r3
 800783a:	3728      	adds	r7, #40	; 0x28
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}

08007840 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007840:	b580      	push	{r7, lr}
 8007842:	b084      	sub	sp, #16
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007848:	f3ef 8305 	mrs	r3, IPSR
 800784c:	60bb      	str	r3, [r7, #8]
  return(result);
 800784e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007850:	2b00      	cmp	r3, #0
 8007852:	d003      	beq.n	800785c <osDelay+0x1c>
    stat = osErrorISR;
 8007854:	f06f 0305 	mvn.w	r3, #5
 8007858:	60fb      	str	r3, [r7, #12]
 800785a:	e007      	b.n	800786c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800785c:	2300      	movs	r3, #0
 800785e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d002      	beq.n	800786c <osDelay+0x2c>
      vTaskDelay(ticks);
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f000 ff7c 	bl	8008764 <vTaskDelay>
    }
  }

  return (stat);
 800786c:	68fb      	ldr	r3, [r7, #12]
}
 800786e:	4618      	mov	r0, r3
 8007870:	3710      	adds	r7, #16
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
	...

08007878 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007878:	b480      	push	{r7}
 800787a:	b085      	sub	sp, #20
 800787c:	af00      	add	r7, sp, #0
 800787e:	60f8      	str	r0, [r7, #12]
 8007880:	60b9      	str	r1, [r7, #8]
 8007882:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	4a07      	ldr	r2, [pc, #28]	; (80078a4 <vApplicationGetIdleTaskMemory+0x2c>)
 8007888:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	4a06      	ldr	r2, [pc, #24]	; (80078a8 <vApplicationGetIdleTaskMemory+0x30>)
 800788e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2280      	movs	r2, #128	; 0x80
 8007894:	601a      	str	r2, [r3, #0]
}
 8007896:	bf00      	nop
 8007898:	3714      	adds	r7, #20
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr
 80078a2:	bf00      	nop
 80078a4:	20000bbc 	.word	0x20000bbc
 80078a8:	20000c18 	.word	0x20000c18

080078ac <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80078ac:	b480      	push	{r7}
 80078ae:	b085      	sub	sp, #20
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	60f8      	str	r0, [r7, #12]
 80078b4:	60b9      	str	r1, [r7, #8]
 80078b6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	4a07      	ldr	r2, [pc, #28]	; (80078d8 <vApplicationGetTimerTaskMemory+0x2c>)
 80078bc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	4a06      	ldr	r2, [pc, #24]	; (80078dc <vApplicationGetTimerTaskMemory+0x30>)
 80078c2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80078ca:	601a      	str	r2, [r3, #0]
}
 80078cc:	bf00      	nop
 80078ce:	3714      	adds	r7, #20
 80078d0:	46bd      	mov	sp, r7
 80078d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d6:	4770      	bx	lr
 80078d8:	20000e18 	.word	0x20000e18
 80078dc:	20000e74 	.word	0x20000e74

080078e0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80078e0:	b480      	push	{r7}
 80078e2:	b083      	sub	sp, #12
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	f103 0208 	add.w	r2, r3, #8
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f04f 32ff 	mov.w	r2, #4294967295
 80078f8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f103 0208 	add.w	r2, r3, #8
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f103 0208 	add.w	r2, r3, #8
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2200      	movs	r2, #0
 8007912:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007914:	bf00      	nop
 8007916:	370c      	adds	r7, #12
 8007918:	46bd      	mov	sp, r7
 800791a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791e:	4770      	bx	lr

08007920 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007920:	b480      	push	{r7}
 8007922:	b083      	sub	sp, #12
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2200      	movs	r2, #0
 800792c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800792e:	bf00      	nop
 8007930:	370c      	adds	r7, #12
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr

0800793a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800793a:	b480      	push	{r7}
 800793c:	b085      	sub	sp, #20
 800793e:	af00      	add	r7, sp, #0
 8007940:	6078      	str	r0, [r7, #4]
 8007942:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	68fa      	ldr	r2, [r7, #12]
 800794e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	689a      	ldr	r2, [r3, #8]
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	689b      	ldr	r3, [r3, #8]
 800795c:	683a      	ldr	r2, [r7, #0]
 800795e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	683a      	ldr	r2, [r7, #0]
 8007964:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	687a      	ldr	r2, [r7, #4]
 800796a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	1c5a      	adds	r2, r3, #1
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	601a      	str	r2, [r3, #0]
}
 8007976:	bf00      	nop
 8007978:	3714      	adds	r7, #20
 800797a:	46bd      	mov	sp, r7
 800797c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007980:	4770      	bx	lr

08007982 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007982:	b480      	push	{r7}
 8007984:	b085      	sub	sp, #20
 8007986:	af00      	add	r7, sp, #0
 8007988:	6078      	str	r0, [r7, #4]
 800798a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007998:	d103      	bne.n	80079a2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	691b      	ldr	r3, [r3, #16]
 800799e:	60fb      	str	r3, [r7, #12]
 80079a0:	e00c      	b.n	80079bc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	3308      	adds	r3, #8
 80079a6:	60fb      	str	r3, [r7, #12]
 80079a8:	e002      	b.n	80079b0 <vListInsert+0x2e>
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	60fb      	str	r3, [r7, #12]
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	685b      	ldr	r3, [r3, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	68ba      	ldr	r2, [r7, #8]
 80079b8:	429a      	cmp	r2, r3
 80079ba:	d2f6      	bcs.n	80079aa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	685a      	ldr	r2, [r3, #4]
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	683a      	ldr	r2, [r7, #0]
 80079ca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	68fa      	ldr	r2, [r7, #12]
 80079d0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	683a      	ldr	r2, [r7, #0]
 80079d6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	687a      	ldr	r2, [r7, #4]
 80079dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	1c5a      	adds	r2, r3, #1
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	601a      	str	r2, [r3, #0]
}
 80079e8:	bf00      	nop
 80079ea:	3714      	adds	r7, #20
 80079ec:	46bd      	mov	sp, r7
 80079ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f2:	4770      	bx	lr

080079f4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80079f4:	b480      	push	{r7}
 80079f6:	b085      	sub	sp, #20
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	691b      	ldr	r3, [r3, #16]
 8007a00:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	687a      	ldr	r2, [r7, #4]
 8007a08:	6892      	ldr	r2, [r2, #8]
 8007a0a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	689b      	ldr	r3, [r3, #8]
 8007a10:	687a      	ldr	r2, [r7, #4]
 8007a12:	6852      	ldr	r2, [r2, #4]
 8007a14:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	685b      	ldr	r3, [r3, #4]
 8007a1a:	687a      	ldr	r2, [r7, #4]
 8007a1c:	429a      	cmp	r2, r3
 8007a1e:	d103      	bne.n	8007a28 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	689a      	ldr	r2, [r3, #8]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	1e5a      	subs	r2, r3, #1
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
}
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	3714      	adds	r7, #20
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
 8007a50:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d10a      	bne.n	8007a72 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a60:	f383 8811 	msr	BASEPRI, r3
 8007a64:	f3bf 8f6f 	isb	sy
 8007a68:	f3bf 8f4f 	dsb	sy
 8007a6c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007a6e:	bf00      	nop
 8007a70:	e7fe      	b.n	8007a70 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007a72:	f002 f84f 	bl	8009b14 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681a      	ldr	r2, [r3, #0]
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a7e:	68f9      	ldr	r1, [r7, #12]
 8007a80:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007a82:	fb01 f303 	mul.w	r3, r1, r3
 8007a86:	441a      	add	r2, r3
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	681a      	ldr	r2, [r3, #0]
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681a      	ldr	r2, [r3, #0]
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007aa2:	3b01      	subs	r3, #1
 8007aa4:	68f9      	ldr	r1, [r7, #12]
 8007aa6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007aa8:	fb01 f303 	mul.w	r3, r1, r3
 8007aac:	441a      	add	r2, r3
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	22ff      	movs	r2, #255	; 0xff
 8007ab6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	22ff      	movs	r2, #255	; 0xff
 8007abe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d114      	bne.n	8007af2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	691b      	ldr	r3, [r3, #16]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d01a      	beq.n	8007b06 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	3310      	adds	r3, #16
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	f001 f903 	bl	8008ce0 <xTaskRemoveFromEventList>
 8007ada:	4603      	mov	r3, r0
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d012      	beq.n	8007b06 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007ae0:	4b0c      	ldr	r3, [pc, #48]	; (8007b14 <xQueueGenericReset+0xcc>)
 8007ae2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ae6:	601a      	str	r2, [r3, #0]
 8007ae8:	f3bf 8f4f 	dsb	sy
 8007aec:	f3bf 8f6f 	isb	sy
 8007af0:	e009      	b.n	8007b06 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	3310      	adds	r3, #16
 8007af6:	4618      	mov	r0, r3
 8007af8:	f7ff fef2 	bl	80078e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	3324      	adds	r3, #36	; 0x24
 8007b00:	4618      	mov	r0, r3
 8007b02:	f7ff feed 	bl	80078e0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007b06:	f002 f835 	bl	8009b74 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007b0a:	2301      	movs	r3, #1
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	3710      	adds	r7, #16
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}
 8007b14:	e000ed04 	.word	0xe000ed04

08007b18 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b08e      	sub	sp, #56	; 0x38
 8007b1c:	af02      	add	r7, sp, #8
 8007b1e:	60f8      	str	r0, [r7, #12]
 8007b20:	60b9      	str	r1, [r7, #8]
 8007b22:	607a      	str	r2, [r7, #4]
 8007b24:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d10a      	bne.n	8007b42 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b30:	f383 8811 	msr	BASEPRI, r3
 8007b34:	f3bf 8f6f 	isb	sy
 8007b38:	f3bf 8f4f 	dsb	sy
 8007b3c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007b3e:	bf00      	nop
 8007b40:	e7fe      	b.n	8007b40 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d10a      	bne.n	8007b5e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b4c:	f383 8811 	msr	BASEPRI, r3
 8007b50:	f3bf 8f6f 	isb	sy
 8007b54:	f3bf 8f4f 	dsb	sy
 8007b58:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007b5a:	bf00      	nop
 8007b5c:	e7fe      	b.n	8007b5c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d002      	beq.n	8007b6a <xQueueGenericCreateStatic+0x52>
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d001      	beq.n	8007b6e <xQueueGenericCreateStatic+0x56>
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	e000      	b.n	8007b70 <xQueueGenericCreateStatic+0x58>
 8007b6e:	2300      	movs	r3, #0
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d10a      	bne.n	8007b8a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b78:	f383 8811 	msr	BASEPRI, r3
 8007b7c:	f3bf 8f6f 	isb	sy
 8007b80:	f3bf 8f4f 	dsb	sy
 8007b84:	623b      	str	r3, [r7, #32]
}
 8007b86:	bf00      	nop
 8007b88:	e7fe      	b.n	8007b88 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d102      	bne.n	8007b96 <xQueueGenericCreateStatic+0x7e>
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d101      	bne.n	8007b9a <xQueueGenericCreateStatic+0x82>
 8007b96:	2301      	movs	r3, #1
 8007b98:	e000      	b.n	8007b9c <xQueueGenericCreateStatic+0x84>
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d10a      	bne.n	8007bb6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ba4:	f383 8811 	msr	BASEPRI, r3
 8007ba8:	f3bf 8f6f 	isb	sy
 8007bac:	f3bf 8f4f 	dsb	sy
 8007bb0:	61fb      	str	r3, [r7, #28]
}
 8007bb2:	bf00      	nop
 8007bb4:	e7fe      	b.n	8007bb4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007bb6:	2350      	movs	r3, #80	; 0x50
 8007bb8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	2b50      	cmp	r3, #80	; 0x50
 8007bbe:	d00a      	beq.n	8007bd6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bc4:	f383 8811 	msr	BASEPRI, r3
 8007bc8:	f3bf 8f6f 	isb	sy
 8007bcc:	f3bf 8f4f 	dsb	sy
 8007bd0:	61bb      	str	r3, [r7, #24]
}
 8007bd2:	bf00      	nop
 8007bd4:	e7fe      	b.n	8007bd4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007bd6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d00d      	beq.n	8007bfe <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007be4:	2201      	movs	r2, #1
 8007be6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007bea:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007bee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bf0:	9300      	str	r3, [sp, #0]
 8007bf2:	4613      	mov	r3, r2
 8007bf4:	687a      	ldr	r2, [r7, #4]
 8007bf6:	68b9      	ldr	r1, [r7, #8]
 8007bf8:	68f8      	ldr	r0, [r7, #12]
 8007bfa:	f000 f805 	bl	8007c08 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007c00:	4618      	mov	r0, r3
 8007c02:	3730      	adds	r7, #48	; 0x30
 8007c04:	46bd      	mov	sp, r7
 8007c06:	bd80      	pop	{r7, pc}

08007c08 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b084      	sub	sp, #16
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	60f8      	str	r0, [r7, #12]
 8007c10:	60b9      	str	r1, [r7, #8]
 8007c12:	607a      	str	r2, [r7, #4]
 8007c14:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007c16:	68bb      	ldr	r3, [r7, #8]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d103      	bne.n	8007c24 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007c1c:	69bb      	ldr	r3, [r7, #24]
 8007c1e:	69ba      	ldr	r2, [r7, #24]
 8007c20:	601a      	str	r2, [r3, #0]
 8007c22:	e002      	b.n	8007c2a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007c24:	69bb      	ldr	r3, [r7, #24]
 8007c26:	687a      	ldr	r2, [r7, #4]
 8007c28:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007c2a:	69bb      	ldr	r3, [r7, #24]
 8007c2c:	68fa      	ldr	r2, [r7, #12]
 8007c2e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007c30:	69bb      	ldr	r3, [r7, #24]
 8007c32:	68ba      	ldr	r2, [r7, #8]
 8007c34:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007c36:	2101      	movs	r1, #1
 8007c38:	69b8      	ldr	r0, [r7, #24]
 8007c3a:	f7ff ff05 	bl	8007a48 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007c3e:	69bb      	ldr	r3, [r7, #24]
 8007c40:	78fa      	ldrb	r2, [r7, #3]
 8007c42:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007c46:	bf00      	nop
 8007c48:	3710      	adds	r7, #16
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}
	...

08007c50 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b08e      	sub	sp, #56	; 0x38
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	60f8      	str	r0, [r7, #12]
 8007c58:	60b9      	str	r1, [r7, #8]
 8007c5a:	607a      	str	r2, [r7, #4]
 8007c5c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d10a      	bne.n	8007c82 <xQueueGenericSend+0x32>
	__asm volatile
 8007c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c70:	f383 8811 	msr	BASEPRI, r3
 8007c74:	f3bf 8f6f 	isb	sy
 8007c78:	f3bf 8f4f 	dsb	sy
 8007c7c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007c7e:	bf00      	nop
 8007c80:	e7fe      	b.n	8007c80 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d103      	bne.n	8007c90 <xQueueGenericSend+0x40>
 8007c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d101      	bne.n	8007c94 <xQueueGenericSend+0x44>
 8007c90:	2301      	movs	r3, #1
 8007c92:	e000      	b.n	8007c96 <xQueueGenericSend+0x46>
 8007c94:	2300      	movs	r3, #0
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d10a      	bne.n	8007cb0 <xQueueGenericSend+0x60>
	__asm volatile
 8007c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c9e:	f383 8811 	msr	BASEPRI, r3
 8007ca2:	f3bf 8f6f 	isb	sy
 8007ca6:	f3bf 8f4f 	dsb	sy
 8007caa:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007cac:	bf00      	nop
 8007cae:	e7fe      	b.n	8007cae <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	2b02      	cmp	r3, #2
 8007cb4:	d103      	bne.n	8007cbe <xQueueGenericSend+0x6e>
 8007cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	d101      	bne.n	8007cc2 <xQueueGenericSend+0x72>
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	e000      	b.n	8007cc4 <xQueueGenericSend+0x74>
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d10a      	bne.n	8007cde <xQueueGenericSend+0x8e>
	__asm volatile
 8007cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ccc:	f383 8811 	msr	BASEPRI, r3
 8007cd0:	f3bf 8f6f 	isb	sy
 8007cd4:	f3bf 8f4f 	dsb	sy
 8007cd8:	623b      	str	r3, [r7, #32]
}
 8007cda:	bf00      	nop
 8007cdc:	e7fe      	b.n	8007cdc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007cde:	f001 f9bd 	bl	800905c <xTaskGetSchedulerState>
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d102      	bne.n	8007cee <xQueueGenericSend+0x9e>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d101      	bne.n	8007cf2 <xQueueGenericSend+0xa2>
 8007cee:	2301      	movs	r3, #1
 8007cf0:	e000      	b.n	8007cf4 <xQueueGenericSend+0xa4>
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d10a      	bne.n	8007d0e <xQueueGenericSend+0xbe>
	__asm volatile
 8007cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cfc:	f383 8811 	msr	BASEPRI, r3
 8007d00:	f3bf 8f6f 	isb	sy
 8007d04:	f3bf 8f4f 	dsb	sy
 8007d08:	61fb      	str	r3, [r7, #28]
}
 8007d0a:	bf00      	nop
 8007d0c:	e7fe      	b.n	8007d0c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007d0e:	f001 ff01 	bl	8009b14 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d1a:	429a      	cmp	r2, r3
 8007d1c:	d302      	bcc.n	8007d24 <xQueueGenericSend+0xd4>
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	2b02      	cmp	r3, #2
 8007d22:	d129      	bne.n	8007d78 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d24:	683a      	ldr	r2, [r7, #0]
 8007d26:	68b9      	ldr	r1, [r7, #8]
 8007d28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007d2a:	f000 fa0b 	bl	8008144 <prvCopyDataToQueue>
 8007d2e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d010      	beq.n	8007d5a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d3a:	3324      	adds	r3, #36	; 0x24
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	f000 ffcf 	bl	8008ce0 <xTaskRemoveFromEventList>
 8007d42:	4603      	mov	r3, r0
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d013      	beq.n	8007d70 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007d48:	4b3f      	ldr	r3, [pc, #252]	; (8007e48 <xQueueGenericSend+0x1f8>)
 8007d4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d4e:	601a      	str	r2, [r3, #0]
 8007d50:	f3bf 8f4f 	dsb	sy
 8007d54:	f3bf 8f6f 	isb	sy
 8007d58:	e00a      	b.n	8007d70 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d007      	beq.n	8007d70 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007d60:	4b39      	ldr	r3, [pc, #228]	; (8007e48 <xQueueGenericSend+0x1f8>)
 8007d62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d66:	601a      	str	r2, [r3, #0]
 8007d68:	f3bf 8f4f 	dsb	sy
 8007d6c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007d70:	f001 ff00 	bl	8009b74 <vPortExitCritical>
				return pdPASS;
 8007d74:	2301      	movs	r3, #1
 8007d76:	e063      	b.n	8007e40 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d103      	bne.n	8007d86 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007d7e:	f001 fef9 	bl	8009b74 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007d82:	2300      	movs	r3, #0
 8007d84:	e05c      	b.n	8007e40 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007d86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d106      	bne.n	8007d9a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007d8c:	f107 0314 	add.w	r3, r7, #20
 8007d90:	4618      	mov	r0, r3
 8007d92:	f001 f809 	bl	8008da8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007d96:	2301      	movs	r3, #1
 8007d98:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007d9a:	f001 feeb 	bl	8009b74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007d9e:	f000 fd7b 	bl	8008898 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007da2:	f001 feb7 	bl	8009b14 <vPortEnterCritical>
 8007da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007da8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007dac:	b25b      	sxtb	r3, r3
 8007dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007db2:	d103      	bne.n	8007dbc <xQueueGenericSend+0x16c>
 8007db4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007db6:	2200      	movs	r2, #0
 8007db8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007dbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dbe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007dc2:	b25b      	sxtb	r3, r3
 8007dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dc8:	d103      	bne.n	8007dd2 <xQueueGenericSend+0x182>
 8007dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dcc:	2200      	movs	r2, #0
 8007dce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007dd2:	f001 fecf 	bl	8009b74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007dd6:	1d3a      	adds	r2, r7, #4
 8007dd8:	f107 0314 	add.w	r3, r7, #20
 8007ddc:	4611      	mov	r1, r2
 8007dde:	4618      	mov	r0, r3
 8007de0:	f000 fff8 	bl	8008dd4 <xTaskCheckForTimeOut>
 8007de4:	4603      	mov	r3, r0
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d124      	bne.n	8007e34 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007dea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007dec:	f000 faa2 	bl	8008334 <prvIsQueueFull>
 8007df0:	4603      	mov	r3, r0
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d018      	beq.n	8007e28 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007df8:	3310      	adds	r3, #16
 8007dfa:	687a      	ldr	r2, [r7, #4]
 8007dfc:	4611      	mov	r1, r2
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f000 ff1e 	bl	8008c40 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007e04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e06:	f000 fa2d 	bl	8008264 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007e0a:	f000 fd53 	bl	80088b4 <xTaskResumeAll>
 8007e0e:	4603      	mov	r3, r0
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	f47f af7c 	bne.w	8007d0e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8007e16:	4b0c      	ldr	r3, [pc, #48]	; (8007e48 <xQueueGenericSend+0x1f8>)
 8007e18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e1c:	601a      	str	r2, [r3, #0]
 8007e1e:	f3bf 8f4f 	dsb	sy
 8007e22:	f3bf 8f6f 	isb	sy
 8007e26:	e772      	b.n	8007d0e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007e28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e2a:	f000 fa1b 	bl	8008264 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007e2e:	f000 fd41 	bl	80088b4 <xTaskResumeAll>
 8007e32:	e76c      	b.n	8007d0e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007e34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e36:	f000 fa15 	bl	8008264 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007e3a:	f000 fd3b 	bl	80088b4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007e3e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	3738      	adds	r7, #56	; 0x38
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}
 8007e48:	e000ed04 	.word	0xe000ed04

08007e4c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b090      	sub	sp, #64	; 0x40
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	60f8      	str	r0, [r7, #12]
 8007e54:	60b9      	str	r1, [r7, #8]
 8007e56:	607a      	str	r2, [r7, #4]
 8007e58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8007e5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d10a      	bne.n	8007e7a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e68:	f383 8811 	msr	BASEPRI, r3
 8007e6c:	f3bf 8f6f 	isb	sy
 8007e70:	f3bf 8f4f 	dsb	sy
 8007e74:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007e76:	bf00      	nop
 8007e78:	e7fe      	b.n	8007e78 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d103      	bne.n	8007e88 <xQueueGenericSendFromISR+0x3c>
 8007e80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d101      	bne.n	8007e8c <xQueueGenericSendFromISR+0x40>
 8007e88:	2301      	movs	r3, #1
 8007e8a:	e000      	b.n	8007e8e <xQueueGenericSendFromISR+0x42>
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d10a      	bne.n	8007ea8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e96:	f383 8811 	msr	BASEPRI, r3
 8007e9a:	f3bf 8f6f 	isb	sy
 8007e9e:	f3bf 8f4f 	dsb	sy
 8007ea2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007ea4:	bf00      	nop
 8007ea6:	e7fe      	b.n	8007ea6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	2b02      	cmp	r3, #2
 8007eac:	d103      	bne.n	8007eb6 <xQueueGenericSendFromISR+0x6a>
 8007eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007eb2:	2b01      	cmp	r3, #1
 8007eb4:	d101      	bne.n	8007eba <xQueueGenericSendFromISR+0x6e>
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	e000      	b.n	8007ebc <xQueueGenericSendFromISR+0x70>
 8007eba:	2300      	movs	r3, #0
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d10a      	bne.n	8007ed6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007ec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ec4:	f383 8811 	msr	BASEPRI, r3
 8007ec8:	f3bf 8f6f 	isb	sy
 8007ecc:	f3bf 8f4f 	dsb	sy
 8007ed0:	623b      	str	r3, [r7, #32]
}
 8007ed2:	bf00      	nop
 8007ed4:	e7fe      	b.n	8007ed4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007ed6:	f001 feff 	bl	8009cd8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007eda:	f3ef 8211 	mrs	r2, BASEPRI
 8007ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ee2:	f383 8811 	msr	BASEPRI, r3
 8007ee6:	f3bf 8f6f 	isb	sy
 8007eea:	f3bf 8f4f 	dsb	sy
 8007eee:	61fa      	str	r2, [r7, #28]
 8007ef0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007ef2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007ef4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ef8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007efc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007efe:	429a      	cmp	r2, r3
 8007f00:	d302      	bcc.n	8007f08 <xQueueGenericSendFromISR+0xbc>
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	2b02      	cmp	r3, #2
 8007f06:	d12f      	bne.n	8007f68 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007f08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f16:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007f18:	683a      	ldr	r2, [r7, #0]
 8007f1a:	68b9      	ldr	r1, [r7, #8]
 8007f1c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007f1e:	f000 f911 	bl	8008144 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007f22:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8007f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f2a:	d112      	bne.n	8007f52 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d016      	beq.n	8007f62 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f36:	3324      	adds	r3, #36	; 0x24
 8007f38:	4618      	mov	r0, r3
 8007f3a:	f000 fed1 	bl	8008ce0 <xTaskRemoveFromEventList>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d00e      	beq.n	8007f62 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d00b      	beq.n	8007f62 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2201      	movs	r2, #1
 8007f4e:	601a      	str	r2, [r3, #0]
 8007f50:	e007      	b.n	8007f62 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007f52:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007f56:	3301      	adds	r3, #1
 8007f58:	b2db      	uxtb	r3, r3
 8007f5a:	b25a      	sxtb	r2, r3
 8007f5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007f62:	2301      	movs	r3, #1
 8007f64:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007f66:	e001      	b.n	8007f6c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007f68:	2300      	movs	r3, #0
 8007f6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f6e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007f70:	697b      	ldr	r3, [r7, #20]
 8007f72:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007f76:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007f78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	3740      	adds	r7, #64	; 0x40
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}
	...

08007f84 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b08c      	sub	sp, #48	; 0x30
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	60f8      	str	r0, [r7, #12]
 8007f8c:	60b9      	str	r1, [r7, #8]
 8007f8e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007f90:	2300      	movs	r3, #0
 8007f92:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d10a      	bne.n	8007fb4 <xQueueReceive+0x30>
	__asm volatile
 8007f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fa2:	f383 8811 	msr	BASEPRI, r3
 8007fa6:	f3bf 8f6f 	isb	sy
 8007faa:	f3bf 8f4f 	dsb	sy
 8007fae:	623b      	str	r3, [r7, #32]
}
 8007fb0:	bf00      	nop
 8007fb2:	e7fe      	b.n	8007fb2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d103      	bne.n	8007fc2 <xQueueReceive+0x3e>
 8007fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d101      	bne.n	8007fc6 <xQueueReceive+0x42>
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	e000      	b.n	8007fc8 <xQueueReceive+0x44>
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d10a      	bne.n	8007fe2 <xQueueReceive+0x5e>
	__asm volatile
 8007fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fd0:	f383 8811 	msr	BASEPRI, r3
 8007fd4:	f3bf 8f6f 	isb	sy
 8007fd8:	f3bf 8f4f 	dsb	sy
 8007fdc:	61fb      	str	r3, [r7, #28]
}
 8007fde:	bf00      	nop
 8007fe0:	e7fe      	b.n	8007fe0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007fe2:	f001 f83b 	bl	800905c <xTaskGetSchedulerState>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d102      	bne.n	8007ff2 <xQueueReceive+0x6e>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d101      	bne.n	8007ff6 <xQueueReceive+0x72>
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	e000      	b.n	8007ff8 <xQueueReceive+0x74>
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d10a      	bne.n	8008012 <xQueueReceive+0x8e>
	__asm volatile
 8007ffc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008000:	f383 8811 	msr	BASEPRI, r3
 8008004:	f3bf 8f6f 	isb	sy
 8008008:	f3bf 8f4f 	dsb	sy
 800800c:	61bb      	str	r3, [r7, #24]
}
 800800e:	bf00      	nop
 8008010:	e7fe      	b.n	8008010 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008012:	f001 fd7f 	bl	8009b14 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800801a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800801c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800801e:	2b00      	cmp	r3, #0
 8008020:	d01f      	beq.n	8008062 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008022:	68b9      	ldr	r1, [r7, #8]
 8008024:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008026:	f000 f8f7 	bl	8008218 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800802a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800802c:	1e5a      	subs	r2, r3, #1
 800802e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008030:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008034:	691b      	ldr	r3, [r3, #16]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d00f      	beq.n	800805a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800803a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800803c:	3310      	adds	r3, #16
 800803e:	4618      	mov	r0, r3
 8008040:	f000 fe4e 	bl	8008ce0 <xTaskRemoveFromEventList>
 8008044:	4603      	mov	r3, r0
 8008046:	2b00      	cmp	r3, #0
 8008048:	d007      	beq.n	800805a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800804a:	4b3d      	ldr	r3, [pc, #244]	; (8008140 <xQueueReceive+0x1bc>)
 800804c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008050:	601a      	str	r2, [r3, #0]
 8008052:	f3bf 8f4f 	dsb	sy
 8008056:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800805a:	f001 fd8b 	bl	8009b74 <vPortExitCritical>
				return pdPASS;
 800805e:	2301      	movs	r3, #1
 8008060:	e069      	b.n	8008136 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d103      	bne.n	8008070 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008068:	f001 fd84 	bl	8009b74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800806c:	2300      	movs	r3, #0
 800806e:	e062      	b.n	8008136 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008072:	2b00      	cmp	r3, #0
 8008074:	d106      	bne.n	8008084 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008076:	f107 0310 	add.w	r3, r7, #16
 800807a:	4618      	mov	r0, r3
 800807c:	f000 fe94 	bl	8008da8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008080:	2301      	movs	r3, #1
 8008082:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008084:	f001 fd76 	bl	8009b74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008088:	f000 fc06 	bl	8008898 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800808c:	f001 fd42 	bl	8009b14 <vPortEnterCritical>
 8008090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008092:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008096:	b25b      	sxtb	r3, r3
 8008098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800809c:	d103      	bne.n	80080a6 <xQueueReceive+0x122>
 800809e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080a0:	2200      	movs	r2, #0
 80080a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80080ac:	b25b      	sxtb	r3, r3
 80080ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080b2:	d103      	bne.n	80080bc <xQueueReceive+0x138>
 80080b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080b6:	2200      	movs	r2, #0
 80080b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80080bc:	f001 fd5a 	bl	8009b74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80080c0:	1d3a      	adds	r2, r7, #4
 80080c2:	f107 0310 	add.w	r3, r7, #16
 80080c6:	4611      	mov	r1, r2
 80080c8:	4618      	mov	r0, r3
 80080ca:	f000 fe83 	bl	8008dd4 <xTaskCheckForTimeOut>
 80080ce:	4603      	mov	r3, r0
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d123      	bne.n	800811c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80080d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080d6:	f000 f917 	bl	8008308 <prvIsQueueEmpty>
 80080da:	4603      	mov	r3, r0
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d017      	beq.n	8008110 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80080e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080e2:	3324      	adds	r3, #36	; 0x24
 80080e4:	687a      	ldr	r2, [r7, #4]
 80080e6:	4611      	mov	r1, r2
 80080e8:	4618      	mov	r0, r3
 80080ea:	f000 fda9 	bl	8008c40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80080ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080f0:	f000 f8b8 	bl	8008264 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80080f4:	f000 fbde 	bl	80088b4 <xTaskResumeAll>
 80080f8:	4603      	mov	r3, r0
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d189      	bne.n	8008012 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80080fe:	4b10      	ldr	r3, [pc, #64]	; (8008140 <xQueueReceive+0x1bc>)
 8008100:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008104:	601a      	str	r2, [r3, #0]
 8008106:	f3bf 8f4f 	dsb	sy
 800810a:	f3bf 8f6f 	isb	sy
 800810e:	e780      	b.n	8008012 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008110:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008112:	f000 f8a7 	bl	8008264 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008116:	f000 fbcd 	bl	80088b4 <xTaskResumeAll>
 800811a:	e77a      	b.n	8008012 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800811c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800811e:	f000 f8a1 	bl	8008264 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008122:	f000 fbc7 	bl	80088b4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008126:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008128:	f000 f8ee 	bl	8008308 <prvIsQueueEmpty>
 800812c:	4603      	mov	r3, r0
 800812e:	2b00      	cmp	r3, #0
 8008130:	f43f af6f 	beq.w	8008012 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008134:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008136:	4618      	mov	r0, r3
 8008138:	3730      	adds	r7, #48	; 0x30
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}
 800813e:	bf00      	nop
 8008140:	e000ed04 	.word	0xe000ed04

08008144 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b086      	sub	sp, #24
 8008148:	af00      	add	r7, sp, #0
 800814a:	60f8      	str	r0, [r7, #12]
 800814c:	60b9      	str	r1, [r7, #8]
 800814e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008150:	2300      	movs	r3, #0
 8008152:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008158:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800815e:	2b00      	cmp	r3, #0
 8008160:	d10d      	bne.n	800817e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d14d      	bne.n	8008206 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	689b      	ldr	r3, [r3, #8]
 800816e:	4618      	mov	r0, r3
 8008170:	f000 ff92 	bl	8009098 <xTaskPriorityDisinherit>
 8008174:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	2200      	movs	r2, #0
 800817a:	609a      	str	r2, [r3, #8]
 800817c:	e043      	b.n	8008206 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d119      	bne.n	80081b8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	6858      	ldr	r0, [r3, #4]
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800818c:	461a      	mov	r2, r3
 800818e:	68b9      	ldr	r1, [r7, #8]
 8008190:	f002 f81e 	bl	800a1d0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	685a      	ldr	r2, [r3, #4]
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800819c:	441a      	add	r2, r3
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	685a      	ldr	r2, [r3, #4]
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	689b      	ldr	r3, [r3, #8]
 80081aa:	429a      	cmp	r2, r3
 80081ac:	d32b      	bcc.n	8008206 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681a      	ldr	r2, [r3, #0]
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	605a      	str	r2, [r3, #4]
 80081b6:	e026      	b.n	8008206 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	68d8      	ldr	r0, [r3, #12]
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081c0:	461a      	mov	r2, r3
 80081c2:	68b9      	ldr	r1, [r7, #8]
 80081c4:	f002 f804 	bl	800a1d0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	68da      	ldr	r2, [r3, #12]
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081d0:	425b      	negs	r3, r3
 80081d2:	441a      	add	r2, r3
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	68da      	ldr	r2, [r3, #12]
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	429a      	cmp	r2, r3
 80081e2:	d207      	bcs.n	80081f4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	689a      	ldr	r2, [r3, #8]
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ec:	425b      	negs	r3, r3
 80081ee:	441a      	add	r2, r3
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2b02      	cmp	r3, #2
 80081f8:	d105      	bne.n	8008206 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d002      	beq.n	8008206 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	3b01      	subs	r3, #1
 8008204:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	1c5a      	adds	r2, r3, #1
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800820e:	697b      	ldr	r3, [r7, #20]
}
 8008210:	4618      	mov	r0, r3
 8008212:	3718      	adds	r7, #24
 8008214:	46bd      	mov	sp, r7
 8008216:	bd80      	pop	{r7, pc}

08008218 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b082      	sub	sp, #8
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
 8008220:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008226:	2b00      	cmp	r3, #0
 8008228:	d018      	beq.n	800825c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	68da      	ldr	r2, [r3, #12]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008232:	441a      	add	r2, r3
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	68da      	ldr	r2, [r3, #12]
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	429a      	cmp	r2, r3
 8008242:	d303      	bcc.n	800824c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681a      	ldr	r2, [r3, #0]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	68d9      	ldr	r1, [r3, #12]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008254:	461a      	mov	r2, r3
 8008256:	6838      	ldr	r0, [r7, #0]
 8008258:	f001 ffba 	bl	800a1d0 <memcpy>
	}
}
 800825c:	bf00      	nop
 800825e:	3708      	adds	r7, #8
 8008260:	46bd      	mov	sp, r7
 8008262:	bd80      	pop	{r7, pc}

08008264 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b084      	sub	sp, #16
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800826c:	f001 fc52 	bl	8009b14 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008276:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008278:	e011      	b.n	800829e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800827e:	2b00      	cmp	r3, #0
 8008280:	d012      	beq.n	80082a8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	3324      	adds	r3, #36	; 0x24
 8008286:	4618      	mov	r0, r3
 8008288:	f000 fd2a 	bl	8008ce0 <xTaskRemoveFromEventList>
 800828c:	4603      	mov	r3, r0
 800828e:	2b00      	cmp	r3, #0
 8008290:	d001      	beq.n	8008296 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008292:	f000 fe01 	bl	8008e98 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008296:	7bfb      	ldrb	r3, [r7, #15]
 8008298:	3b01      	subs	r3, #1
 800829a:	b2db      	uxtb	r3, r3
 800829c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800829e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	dce9      	bgt.n	800827a <prvUnlockQueue+0x16>
 80082a6:	e000      	b.n	80082aa <prvUnlockQueue+0x46>
					break;
 80082a8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	22ff      	movs	r2, #255	; 0xff
 80082ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80082b2:	f001 fc5f 	bl	8009b74 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80082b6:	f001 fc2d 	bl	8009b14 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80082c0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80082c2:	e011      	b.n	80082e8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	691b      	ldr	r3, [r3, #16]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d012      	beq.n	80082f2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	3310      	adds	r3, #16
 80082d0:	4618      	mov	r0, r3
 80082d2:	f000 fd05 	bl	8008ce0 <xTaskRemoveFromEventList>
 80082d6:	4603      	mov	r3, r0
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d001      	beq.n	80082e0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80082dc:	f000 fddc 	bl	8008e98 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80082e0:	7bbb      	ldrb	r3, [r7, #14]
 80082e2:	3b01      	subs	r3, #1
 80082e4:	b2db      	uxtb	r3, r3
 80082e6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80082e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	dce9      	bgt.n	80082c4 <prvUnlockQueue+0x60>
 80082f0:	e000      	b.n	80082f4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80082f2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	22ff      	movs	r2, #255	; 0xff
 80082f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80082fc:	f001 fc3a 	bl	8009b74 <vPortExitCritical>
}
 8008300:	bf00      	nop
 8008302:	3710      	adds	r7, #16
 8008304:	46bd      	mov	sp, r7
 8008306:	bd80      	pop	{r7, pc}

08008308 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b084      	sub	sp, #16
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008310:	f001 fc00 	bl	8009b14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008318:	2b00      	cmp	r3, #0
 800831a:	d102      	bne.n	8008322 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800831c:	2301      	movs	r3, #1
 800831e:	60fb      	str	r3, [r7, #12]
 8008320:	e001      	b.n	8008326 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008322:	2300      	movs	r3, #0
 8008324:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008326:	f001 fc25 	bl	8009b74 <vPortExitCritical>

	return xReturn;
 800832a:	68fb      	ldr	r3, [r7, #12]
}
 800832c:	4618      	mov	r0, r3
 800832e:	3710      	adds	r7, #16
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}

08008334 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b084      	sub	sp, #16
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800833c:	f001 fbea 	bl	8009b14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008348:	429a      	cmp	r2, r3
 800834a:	d102      	bne.n	8008352 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800834c:	2301      	movs	r3, #1
 800834e:	60fb      	str	r3, [r7, #12]
 8008350:	e001      	b.n	8008356 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008352:	2300      	movs	r3, #0
 8008354:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008356:	f001 fc0d 	bl	8009b74 <vPortExitCritical>

	return xReturn;
 800835a:	68fb      	ldr	r3, [r7, #12]
}
 800835c:	4618      	mov	r0, r3
 800835e:	3710      	adds	r7, #16
 8008360:	46bd      	mov	sp, r7
 8008362:	bd80      	pop	{r7, pc}

08008364 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008364:	b480      	push	{r7}
 8008366:	b085      	sub	sp, #20
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
 800836c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800836e:	2300      	movs	r3, #0
 8008370:	60fb      	str	r3, [r7, #12]
 8008372:	e014      	b.n	800839e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008374:	4a0f      	ldr	r2, [pc, #60]	; (80083b4 <vQueueAddToRegistry+0x50>)
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d10b      	bne.n	8008398 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008380:	490c      	ldr	r1, [pc, #48]	; (80083b4 <vQueueAddToRegistry+0x50>)
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	683a      	ldr	r2, [r7, #0]
 8008386:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800838a:	4a0a      	ldr	r2, [pc, #40]	; (80083b4 <vQueueAddToRegistry+0x50>)
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	00db      	lsls	r3, r3, #3
 8008390:	4413      	add	r3, r2
 8008392:	687a      	ldr	r2, [r7, #4]
 8008394:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008396:	e006      	b.n	80083a6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	3301      	adds	r3, #1
 800839c:	60fb      	str	r3, [r7, #12]
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	2b07      	cmp	r3, #7
 80083a2:	d9e7      	bls.n	8008374 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80083a4:	bf00      	nop
 80083a6:	bf00      	nop
 80083a8:	3714      	adds	r7, #20
 80083aa:	46bd      	mov	sp, r7
 80083ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b0:	4770      	bx	lr
 80083b2:	bf00      	nop
 80083b4:	20001274 	.word	0x20001274

080083b8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b086      	sub	sp, #24
 80083bc:	af00      	add	r7, sp, #0
 80083be:	60f8      	str	r0, [r7, #12]
 80083c0:	60b9      	str	r1, [r7, #8]
 80083c2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80083c8:	f001 fba4 	bl	8009b14 <vPortEnterCritical>
 80083cc:	697b      	ldr	r3, [r7, #20]
 80083ce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80083d2:	b25b      	sxtb	r3, r3
 80083d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083d8:	d103      	bne.n	80083e2 <vQueueWaitForMessageRestricted+0x2a>
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	2200      	movs	r2, #0
 80083de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80083e2:	697b      	ldr	r3, [r7, #20]
 80083e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80083e8:	b25b      	sxtb	r3, r3
 80083ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083ee:	d103      	bne.n	80083f8 <vQueueWaitForMessageRestricted+0x40>
 80083f0:	697b      	ldr	r3, [r7, #20]
 80083f2:	2200      	movs	r2, #0
 80083f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80083f8:	f001 fbbc 	bl	8009b74 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008400:	2b00      	cmp	r3, #0
 8008402:	d106      	bne.n	8008412 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	3324      	adds	r3, #36	; 0x24
 8008408:	687a      	ldr	r2, [r7, #4]
 800840a:	68b9      	ldr	r1, [r7, #8]
 800840c:	4618      	mov	r0, r3
 800840e:	f000 fc3b 	bl	8008c88 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008412:	6978      	ldr	r0, [r7, #20]
 8008414:	f7ff ff26 	bl	8008264 <prvUnlockQueue>
	}
 8008418:	bf00      	nop
 800841a:	3718      	adds	r7, #24
 800841c:	46bd      	mov	sp, r7
 800841e:	bd80      	pop	{r7, pc}

08008420 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008420:	b580      	push	{r7, lr}
 8008422:	b08e      	sub	sp, #56	; 0x38
 8008424:	af04      	add	r7, sp, #16
 8008426:	60f8      	str	r0, [r7, #12]
 8008428:	60b9      	str	r1, [r7, #8]
 800842a:	607a      	str	r2, [r7, #4]
 800842c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800842e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008430:	2b00      	cmp	r3, #0
 8008432:	d10a      	bne.n	800844a <xTaskCreateStatic+0x2a>
	__asm volatile
 8008434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008438:	f383 8811 	msr	BASEPRI, r3
 800843c:	f3bf 8f6f 	isb	sy
 8008440:	f3bf 8f4f 	dsb	sy
 8008444:	623b      	str	r3, [r7, #32]
}
 8008446:	bf00      	nop
 8008448:	e7fe      	b.n	8008448 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800844a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800844c:	2b00      	cmp	r3, #0
 800844e:	d10a      	bne.n	8008466 <xTaskCreateStatic+0x46>
	__asm volatile
 8008450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008454:	f383 8811 	msr	BASEPRI, r3
 8008458:	f3bf 8f6f 	isb	sy
 800845c:	f3bf 8f4f 	dsb	sy
 8008460:	61fb      	str	r3, [r7, #28]
}
 8008462:	bf00      	nop
 8008464:	e7fe      	b.n	8008464 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008466:	235c      	movs	r3, #92	; 0x5c
 8008468:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800846a:	693b      	ldr	r3, [r7, #16]
 800846c:	2b5c      	cmp	r3, #92	; 0x5c
 800846e:	d00a      	beq.n	8008486 <xTaskCreateStatic+0x66>
	__asm volatile
 8008470:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008474:	f383 8811 	msr	BASEPRI, r3
 8008478:	f3bf 8f6f 	isb	sy
 800847c:	f3bf 8f4f 	dsb	sy
 8008480:	61bb      	str	r3, [r7, #24]
}
 8008482:	bf00      	nop
 8008484:	e7fe      	b.n	8008484 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008486:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008488:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800848a:	2b00      	cmp	r3, #0
 800848c:	d01e      	beq.n	80084cc <xTaskCreateStatic+0xac>
 800848e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008490:	2b00      	cmp	r3, #0
 8008492:	d01b      	beq.n	80084cc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008496:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800849a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800849c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800849e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084a0:	2202      	movs	r2, #2
 80084a2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80084a6:	2300      	movs	r3, #0
 80084a8:	9303      	str	r3, [sp, #12]
 80084aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084ac:	9302      	str	r3, [sp, #8]
 80084ae:	f107 0314 	add.w	r3, r7, #20
 80084b2:	9301      	str	r3, [sp, #4]
 80084b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084b6:	9300      	str	r3, [sp, #0]
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	687a      	ldr	r2, [r7, #4]
 80084bc:	68b9      	ldr	r1, [r7, #8]
 80084be:	68f8      	ldr	r0, [r7, #12]
 80084c0:	f000 f850 	bl	8008564 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80084c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80084c6:	f000 f8dd 	bl	8008684 <prvAddNewTaskToReadyList>
 80084ca:	e001      	b.n	80084d0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80084cc:	2300      	movs	r3, #0
 80084ce:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80084d0:	697b      	ldr	r3, [r7, #20]
	}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3728      	adds	r7, #40	; 0x28
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}

080084da <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80084da:	b580      	push	{r7, lr}
 80084dc:	b08c      	sub	sp, #48	; 0x30
 80084de:	af04      	add	r7, sp, #16
 80084e0:	60f8      	str	r0, [r7, #12]
 80084e2:	60b9      	str	r1, [r7, #8]
 80084e4:	603b      	str	r3, [r7, #0]
 80084e6:	4613      	mov	r3, r2
 80084e8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80084ea:	88fb      	ldrh	r3, [r7, #6]
 80084ec:	009b      	lsls	r3, r3, #2
 80084ee:	4618      	mov	r0, r3
 80084f0:	f001 fc32 	bl	8009d58 <pvPortMalloc>
 80084f4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d00e      	beq.n	800851a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80084fc:	205c      	movs	r0, #92	; 0x5c
 80084fe:	f001 fc2b 	bl	8009d58 <pvPortMalloc>
 8008502:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008504:	69fb      	ldr	r3, [r7, #28]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d003      	beq.n	8008512 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800850a:	69fb      	ldr	r3, [r7, #28]
 800850c:	697a      	ldr	r2, [r7, #20]
 800850e:	631a      	str	r2, [r3, #48]	; 0x30
 8008510:	e005      	b.n	800851e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008512:	6978      	ldr	r0, [r7, #20]
 8008514:	f001 fcec 	bl	8009ef0 <vPortFree>
 8008518:	e001      	b.n	800851e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800851a:	2300      	movs	r3, #0
 800851c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800851e:	69fb      	ldr	r3, [r7, #28]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d017      	beq.n	8008554 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008524:	69fb      	ldr	r3, [r7, #28]
 8008526:	2200      	movs	r2, #0
 8008528:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800852c:	88fa      	ldrh	r2, [r7, #6]
 800852e:	2300      	movs	r3, #0
 8008530:	9303      	str	r3, [sp, #12]
 8008532:	69fb      	ldr	r3, [r7, #28]
 8008534:	9302      	str	r3, [sp, #8]
 8008536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008538:	9301      	str	r3, [sp, #4]
 800853a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800853c:	9300      	str	r3, [sp, #0]
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	68b9      	ldr	r1, [r7, #8]
 8008542:	68f8      	ldr	r0, [r7, #12]
 8008544:	f000 f80e 	bl	8008564 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008548:	69f8      	ldr	r0, [r7, #28]
 800854a:	f000 f89b 	bl	8008684 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800854e:	2301      	movs	r3, #1
 8008550:	61bb      	str	r3, [r7, #24]
 8008552:	e002      	b.n	800855a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008554:	f04f 33ff 	mov.w	r3, #4294967295
 8008558:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800855a:	69bb      	ldr	r3, [r7, #24]
	}
 800855c:	4618      	mov	r0, r3
 800855e:	3720      	adds	r7, #32
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}

08008564 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b088      	sub	sp, #32
 8008568:	af00      	add	r7, sp, #0
 800856a:	60f8      	str	r0, [r7, #12]
 800856c:	60b9      	str	r1, [r7, #8]
 800856e:	607a      	str	r2, [r7, #4]
 8008570:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008574:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	009b      	lsls	r3, r3, #2
 800857a:	461a      	mov	r2, r3
 800857c:	21a5      	movs	r1, #165	; 0xa5
 800857e:	f001 fe35 	bl	800a1ec <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008584:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800858c:	3b01      	subs	r3, #1
 800858e:	009b      	lsls	r3, r3, #2
 8008590:	4413      	add	r3, r2
 8008592:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008594:	69bb      	ldr	r3, [r7, #24]
 8008596:	f023 0307 	bic.w	r3, r3, #7
 800859a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800859c:	69bb      	ldr	r3, [r7, #24]
 800859e:	f003 0307 	and.w	r3, r3, #7
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d00a      	beq.n	80085bc <prvInitialiseNewTask+0x58>
	__asm volatile
 80085a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085aa:	f383 8811 	msr	BASEPRI, r3
 80085ae:	f3bf 8f6f 	isb	sy
 80085b2:	f3bf 8f4f 	dsb	sy
 80085b6:	617b      	str	r3, [r7, #20]
}
 80085b8:	bf00      	nop
 80085ba:	e7fe      	b.n	80085ba <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d01f      	beq.n	8008602 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80085c2:	2300      	movs	r3, #0
 80085c4:	61fb      	str	r3, [r7, #28]
 80085c6:	e012      	b.n	80085ee <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80085c8:	68ba      	ldr	r2, [r7, #8]
 80085ca:	69fb      	ldr	r3, [r7, #28]
 80085cc:	4413      	add	r3, r2
 80085ce:	7819      	ldrb	r1, [r3, #0]
 80085d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085d2:	69fb      	ldr	r3, [r7, #28]
 80085d4:	4413      	add	r3, r2
 80085d6:	3334      	adds	r3, #52	; 0x34
 80085d8:	460a      	mov	r2, r1
 80085da:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80085dc:	68ba      	ldr	r2, [r7, #8]
 80085de:	69fb      	ldr	r3, [r7, #28]
 80085e0:	4413      	add	r3, r2
 80085e2:	781b      	ldrb	r3, [r3, #0]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d006      	beq.n	80085f6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80085e8:	69fb      	ldr	r3, [r7, #28]
 80085ea:	3301      	adds	r3, #1
 80085ec:	61fb      	str	r3, [r7, #28]
 80085ee:	69fb      	ldr	r3, [r7, #28]
 80085f0:	2b0f      	cmp	r3, #15
 80085f2:	d9e9      	bls.n	80085c8 <prvInitialiseNewTask+0x64>
 80085f4:	e000      	b.n	80085f8 <prvInitialiseNewTask+0x94>
			{
				break;
 80085f6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80085f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085fa:	2200      	movs	r2, #0
 80085fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008600:	e003      	b.n	800860a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008604:	2200      	movs	r2, #0
 8008606:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800860a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800860c:	2b37      	cmp	r3, #55	; 0x37
 800860e:	d901      	bls.n	8008614 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008610:	2337      	movs	r3, #55	; 0x37
 8008612:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008616:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008618:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800861a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800861c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800861e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008622:	2200      	movs	r2, #0
 8008624:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008628:	3304      	adds	r3, #4
 800862a:	4618      	mov	r0, r3
 800862c:	f7ff f978 	bl	8007920 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008632:	3318      	adds	r3, #24
 8008634:	4618      	mov	r0, r3
 8008636:	f7ff f973 	bl	8007920 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800863a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800863c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800863e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008642:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008648:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800864a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800864c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800864e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008652:	2200      	movs	r2, #0
 8008654:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008658:	2200      	movs	r2, #0
 800865a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800865e:	683a      	ldr	r2, [r7, #0]
 8008660:	68f9      	ldr	r1, [r7, #12]
 8008662:	69b8      	ldr	r0, [r7, #24]
 8008664:	f001 f928 	bl	80098b8 <pxPortInitialiseStack>
 8008668:	4602      	mov	r2, r0
 800866a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800866c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800866e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008670:	2b00      	cmp	r3, #0
 8008672:	d002      	beq.n	800867a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008676:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008678:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800867a:	bf00      	nop
 800867c:	3720      	adds	r7, #32
 800867e:	46bd      	mov	sp, r7
 8008680:	bd80      	pop	{r7, pc}
	...

08008684 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b082      	sub	sp, #8
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800868c:	f001 fa42 	bl	8009b14 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008690:	4b2d      	ldr	r3, [pc, #180]	; (8008748 <prvAddNewTaskToReadyList+0xc4>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	3301      	adds	r3, #1
 8008696:	4a2c      	ldr	r2, [pc, #176]	; (8008748 <prvAddNewTaskToReadyList+0xc4>)
 8008698:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800869a:	4b2c      	ldr	r3, [pc, #176]	; (800874c <prvAddNewTaskToReadyList+0xc8>)
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d109      	bne.n	80086b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80086a2:	4a2a      	ldr	r2, [pc, #168]	; (800874c <prvAddNewTaskToReadyList+0xc8>)
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80086a8:	4b27      	ldr	r3, [pc, #156]	; (8008748 <prvAddNewTaskToReadyList+0xc4>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d110      	bne.n	80086d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80086b0:	f000 fc16 	bl	8008ee0 <prvInitialiseTaskLists>
 80086b4:	e00d      	b.n	80086d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80086b6:	4b26      	ldr	r3, [pc, #152]	; (8008750 <prvAddNewTaskToReadyList+0xcc>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d109      	bne.n	80086d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80086be:	4b23      	ldr	r3, [pc, #140]	; (800874c <prvAddNewTaskToReadyList+0xc8>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d802      	bhi.n	80086d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80086cc:	4a1f      	ldr	r2, [pc, #124]	; (800874c <prvAddNewTaskToReadyList+0xc8>)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80086d2:	4b20      	ldr	r3, [pc, #128]	; (8008754 <prvAddNewTaskToReadyList+0xd0>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	3301      	adds	r3, #1
 80086d8:	4a1e      	ldr	r2, [pc, #120]	; (8008754 <prvAddNewTaskToReadyList+0xd0>)
 80086da:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80086dc:	4b1d      	ldr	r3, [pc, #116]	; (8008754 <prvAddNewTaskToReadyList+0xd0>)
 80086de:	681a      	ldr	r2, [r3, #0]
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086e8:	4b1b      	ldr	r3, [pc, #108]	; (8008758 <prvAddNewTaskToReadyList+0xd4>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	429a      	cmp	r2, r3
 80086ee:	d903      	bls.n	80086f8 <prvAddNewTaskToReadyList+0x74>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086f4:	4a18      	ldr	r2, [pc, #96]	; (8008758 <prvAddNewTaskToReadyList+0xd4>)
 80086f6:	6013      	str	r3, [r2, #0]
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086fc:	4613      	mov	r3, r2
 80086fe:	009b      	lsls	r3, r3, #2
 8008700:	4413      	add	r3, r2
 8008702:	009b      	lsls	r3, r3, #2
 8008704:	4a15      	ldr	r2, [pc, #84]	; (800875c <prvAddNewTaskToReadyList+0xd8>)
 8008706:	441a      	add	r2, r3
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	3304      	adds	r3, #4
 800870c:	4619      	mov	r1, r3
 800870e:	4610      	mov	r0, r2
 8008710:	f7ff f913 	bl	800793a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008714:	f001 fa2e 	bl	8009b74 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008718:	4b0d      	ldr	r3, [pc, #52]	; (8008750 <prvAddNewTaskToReadyList+0xcc>)
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d00e      	beq.n	800873e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008720:	4b0a      	ldr	r3, [pc, #40]	; (800874c <prvAddNewTaskToReadyList+0xc8>)
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800872a:	429a      	cmp	r2, r3
 800872c:	d207      	bcs.n	800873e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800872e:	4b0c      	ldr	r3, [pc, #48]	; (8008760 <prvAddNewTaskToReadyList+0xdc>)
 8008730:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008734:	601a      	str	r2, [r3, #0]
 8008736:	f3bf 8f4f 	dsb	sy
 800873a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800873e:	bf00      	nop
 8008740:	3708      	adds	r7, #8
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}
 8008746:	bf00      	nop
 8008748:	20001788 	.word	0x20001788
 800874c:	200012b4 	.word	0x200012b4
 8008750:	20001794 	.word	0x20001794
 8008754:	200017a4 	.word	0x200017a4
 8008758:	20001790 	.word	0x20001790
 800875c:	200012b8 	.word	0x200012b8
 8008760:	e000ed04 	.word	0xe000ed04

08008764 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008764:	b580      	push	{r7, lr}
 8008766:	b084      	sub	sp, #16
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800876c:	2300      	movs	r3, #0
 800876e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d017      	beq.n	80087a6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008776:	4b13      	ldr	r3, [pc, #76]	; (80087c4 <vTaskDelay+0x60>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d00a      	beq.n	8008794 <vTaskDelay+0x30>
	__asm volatile
 800877e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008782:	f383 8811 	msr	BASEPRI, r3
 8008786:	f3bf 8f6f 	isb	sy
 800878a:	f3bf 8f4f 	dsb	sy
 800878e:	60bb      	str	r3, [r7, #8]
}
 8008790:	bf00      	nop
 8008792:	e7fe      	b.n	8008792 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008794:	f000 f880 	bl	8008898 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008798:	2100      	movs	r1, #0
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f000 fcea 	bl	8009174 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80087a0:	f000 f888 	bl	80088b4 <xTaskResumeAll>
 80087a4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d107      	bne.n	80087bc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80087ac:	4b06      	ldr	r3, [pc, #24]	; (80087c8 <vTaskDelay+0x64>)
 80087ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087b2:	601a      	str	r2, [r3, #0]
 80087b4:	f3bf 8f4f 	dsb	sy
 80087b8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80087bc:	bf00      	nop
 80087be:	3710      	adds	r7, #16
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}
 80087c4:	200017b0 	.word	0x200017b0
 80087c8:	e000ed04 	.word	0xe000ed04

080087cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b08a      	sub	sp, #40	; 0x28
 80087d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80087d2:	2300      	movs	r3, #0
 80087d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80087d6:	2300      	movs	r3, #0
 80087d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80087da:	463a      	mov	r2, r7
 80087dc:	1d39      	adds	r1, r7, #4
 80087de:	f107 0308 	add.w	r3, r7, #8
 80087e2:	4618      	mov	r0, r3
 80087e4:	f7ff f848 	bl	8007878 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80087e8:	6839      	ldr	r1, [r7, #0]
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	68ba      	ldr	r2, [r7, #8]
 80087ee:	9202      	str	r2, [sp, #8]
 80087f0:	9301      	str	r3, [sp, #4]
 80087f2:	2300      	movs	r3, #0
 80087f4:	9300      	str	r3, [sp, #0]
 80087f6:	2300      	movs	r3, #0
 80087f8:	460a      	mov	r2, r1
 80087fa:	4921      	ldr	r1, [pc, #132]	; (8008880 <vTaskStartScheduler+0xb4>)
 80087fc:	4821      	ldr	r0, [pc, #132]	; (8008884 <vTaskStartScheduler+0xb8>)
 80087fe:	f7ff fe0f 	bl	8008420 <xTaskCreateStatic>
 8008802:	4603      	mov	r3, r0
 8008804:	4a20      	ldr	r2, [pc, #128]	; (8008888 <vTaskStartScheduler+0xbc>)
 8008806:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008808:	4b1f      	ldr	r3, [pc, #124]	; (8008888 <vTaskStartScheduler+0xbc>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d002      	beq.n	8008816 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008810:	2301      	movs	r3, #1
 8008812:	617b      	str	r3, [r7, #20]
 8008814:	e001      	b.n	800881a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008816:	2300      	movs	r3, #0
 8008818:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800881a:	697b      	ldr	r3, [r7, #20]
 800881c:	2b01      	cmp	r3, #1
 800881e:	d102      	bne.n	8008826 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008820:	f000 fcfc 	bl	800921c <xTimerCreateTimerTask>
 8008824:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	2b01      	cmp	r3, #1
 800882a:	d116      	bne.n	800885a <vTaskStartScheduler+0x8e>
	__asm volatile
 800882c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008830:	f383 8811 	msr	BASEPRI, r3
 8008834:	f3bf 8f6f 	isb	sy
 8008838:	f3bf 8f4f 	dsb	sy
 800883c:	613b      	str	r3, [r7, #16]
}
 800883e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008840:	4b12      	ldr	r3, [pc, #72]	; (800888c <vTaskStartScheduler+0xc0>)
 8008842:	f04f 32ff 	mov.w	r2, #4294967295
 8008846:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008848:	4b11      	ldr	r3, [pc, #68]	; (8008890 <vTaskStartScheduler+0xc4>)
 800884a:	2201      	movs	r2, #1
 800884c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800884e:	4b11      	ldr	r3, [pc, #68]	; (8008894 <vTaskStartScheduler+0xc8>)
 8008850:	2200      	movs	r2, #0
 8008852:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008854:	f001 f8bc 	bl	80099d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008858:	e00e      	b.n	8008878 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008860:	d10a      	bne.n	8008878 <vTaskStartScheduler+0xac>
	__asm volatile
 8008862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008866:	f383 8811 	msr	BASEPRI, r3
 800886a:	f3bf 8f6f 	isb	sy
 800886e:	f3bf 8f4f 	dsb	sy
 8008872:	60fb      	str	r3, [r7, #12]
}
 8008874:	bf00      	nop
 8008876:	e7fe      	b.n	8008876 <vTaskStartScheduler+0xaa>
}
 8008878:	bf00      	nop
 800887a:	3718      	adds	r7, #24
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}
 8008880:	0800e568 	.word	0x0800e568
 8008884:	08008eb1 	.word	0x08008eb1
 8008888:	200017ac 	.word	0x200017ac
 800888c:	200017a8 	.word	0x200017a8
 8008890:	20001794 	.word	0x20001794
 8008894:	2000178c 	.word	0x2000178c

08008898 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008898:	b480      	push	{r7}
 800889a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800889c:	4b04      	ldr	r3, [pc, #16]	; (80088b0 <vTaskSuspendAll+0x18>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	3301      	adds	r3, #1
 80088a2:	4a03      	ldr	r2, [pc, #12]	; (80088b0 <vTaskSuspendAll+0x18>)
 80088a4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80088a6:	bf00      	nop
 80088a8:	46bd      	mov	sp, r7
 80088aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ae:	4770      	bx	lr
 80088b0:	200017b0 	.word	0x200017b0

080088b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b084      	sub	sp, #16
 80088b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80088ba:	2300      	movs	r3, #0
 80088bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80088be:	2300      	movs	r3, #0
 80088c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80088c2:	4b42      	ldr	r3, [pc, #264]	; (80089cc <xTaskResumeAll+0x118>)
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d10a      	bne.n	80088e0 <xTaskResumeAll+0x2c>
	__asm volatile
 80088ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ce:	f383 8811 	msr	BASEPRI, r3
 80088d2:	f3bf 8f6f 	isb	sy
 80088d6:	f3bf 8f4f 	dsb	sy
 80088da:	603b      	str	r3, [r7, #0]
}
 80088dc:	bf00      	nop
 80088de:	e7fe      	b.n	80088de <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80088e0:	f001 f918 	bl	8009b14 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80088e4:	4b39      	ldr	r3, [pc, #228]	; (80089cc <xTaskResumeAll+0x118>)
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	3b01      	subs	r3, #1
 80088ea:	4a38      	ldr	r2, [pc, #224]	; (80089cc <xTaskResumeAll+0x118>)
 80088ec:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80088ee:	4b37      	ldr	r3, [pc, #220]	; (80089cc <xTaskResumeAll+0x118>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d162      	bne.n	80089bc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80088f6:	4b36      	ldr	r3, [pc, #216]	; (80089d0 <xTaskResumeAll+0x11c>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d05e      	beq.n	80089bc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80088fe:	e02f      	b.n	8008960 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008900:	4b34      	ldr	r3, [pc, #208]	; (80089d4 <xTaskResumeAll+0x120>)
 8008902:	68db      	ldr	r3, [r3, #12]
 8008904:	68db      	ldr	r3, [r3, #12]
 8008906:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	3318      	adds	r3, #24
 800890c:	4618      	mov	r0, r3
 800890e:	f7ff f871 	bl	80079f4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	3304      	adds	r3, #4
 8008916:	4618      	mov	r0, r3
 8008918:	f7ff f86c 	bl	80079f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008920:	4b2d      	ldr	r3, [pc, #180]	; (80089d8 <xTaskResumeAll+0x124>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	429a      	cmp	r2, r3
 8008926:	d903      	bls.n	8008930 <xTaskResumeAll+0x7c>
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800892c:	4a2a      	ldr	r2, [pc, #168]	; (80089d8 <xTaskResumeAll+0x124>)
 800892e:	6013      	str	r3, [r2, #0]
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008934:	4613      	mov	r3, r2
 8008936:	009b      	lsls	r3, r3, #2
 8008938:	4413      	add	r3, r2
 800893a:	009b      	lsls	r3, r3, #2
 800893c:	4a27      	ldr	r2, [pc, #156]	; (80089dc <xTaskResumeAll+0x128>)
 800893e:	441a      	add	r2, r3
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	3304      	adds	r3, #4
 8008944:	4619      	mov	r1, r3
 8008946:	4610      	mov	r0, r2
 8008948:	f7fe fff7 	bl	800793a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008950:	4b23      	ldr	r3, [pc, #140]	; (80089e0 <xTaskResumeAll+0x12c>)
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008956:	429a      	cmp	r2, r3
 8008958:	d302      	bcc.n	8008960 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800895a:	4b22      	ldr	r3, [pc, #136]	; (80089e4 <xTaskResumeAll+0x130>)
 800895c:	2201      	movs	r2, #1
 800895e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008960:	4b1c      	ldr	r3, [pc, #112]	; (80089d4 <xTaskResumeAll+0x120>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d1cb      	bne.n	8008900 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d001      	beq.n	8008972 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800896e:	f000 fb55 	bl	800901c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008972:	4b1d      	ldr	r3, [pc, #116]	; (80089e8 <xTaskResumeAll+0x134>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d010      	beq.n	80089a0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800897e:	f000 f847 	bl	8008a10 <xTaskIncrementTick>
 8008982:	4603      	mov	r3, r0
 8008984:	2b00      	cmp	r3, #0
 8008986:	d002      	beq.n	800898e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008988:	4b16      	ldr	r3, [pc, #88]	; (80089e4 <xTaskResumeAll+0x130>)
 800898a:	2201      	movs	r2, #1
 800898c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	3b01      	subs	r3, #1
 8008992:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d1f1      	bne.n	800897e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800899a:	4b13      	ldr	r3, [pc, #76]	; (80089e8 <xTaskResumeAll+0x134>)
 800899c:	2200      	movs	r2, #0
 800899e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80089a0:	4b10      	ldr	r3, [pc, #64]	; (80089e4 <xTaskResumeAll+0x130>)
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d009      	beq.n	80089bc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80089a8:	2301      	movs	r3, #1
 80089aa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80089ac:	4b0f      	ldr	r3, [pc, #60]	; (80089ec <xTaskResumeAll+0x138>)
 80089ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089b2:	601a      	str	r2, [r3, #0]
 80089b4:	f3bf 8f4f 	dsb	sy
 80089b8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80089bc:	f001 f8da 	bl	8009b74 <vPortExitCritical>

	return xAlreadyYielded;
 80089c0:	68bb      	ldr	r3, [r7, #8]
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3710      	adds	r7, #16
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}
 80089ca:	bf00      	nop
 80089cc:	200017b0 	.word	0x200017b0
 80089d0:	20001788 	.word	0x20001788
 80089d4:	20001748 	.word	0x20001748
 80089d8:	20001790 	.word	0x20001790
 80089dc:	200012b8 	.word	0x200012b8
 80089e0:	200012b4 	.word	0x200012b4
 80089e4:	2000179c 	.word	0x2000179c
 80089e8:	20001798 	.word	0x20001798
 80089ec:	e000ed04 	.word	0xe000ed04

080089f0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80089f0:	b480      	push	{r7}
 80089f2:	b083      	sub	sp, #12
 80089f4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80089f6:	4b05      	ldr	r3, [pc, #20]	; (8008a0c <xTaskGetTickCount+0x1c>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80089fc:	687b      	ldr	r3, [r7, #4]
}
 80089fe:	4618      	mov	r0, r3
 8008a00:	370c      	adds	r7, #12
 8008a02:	46bd      	mov	sp, r7
 8008a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a08:	4770      	bx	lr
 8008a0a:	bf00      	nop
 8008a0c:	2000178c 	.word	0x2000178c

08008a10 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b086      	sub	sp, #24
 8008a14:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008a16:	2300      	movs	r3, #0
 8008a18:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a1a:	4b4f      	ldr	r3, [pc, #316]	; (8008b58 <xTaskIncrementTick+0x148>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	f040 808f 	bne.w	8008b42 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008a24:	4b4d      	ldr	r3, [pc, #308]	; (8008b5c <xTaskIncrementTick+0x14c>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	3301      	adds	r3, #1
 8008a2a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008a2c:	4a4b      	ldr	r2, [pc, #300]	; (8008b5c <xTaskIncrementTick+0x14c>)
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d120      	bne.n	8008a7a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008a38:	4b49      	ldr	r3, [pc, #292]	; (8008b60 <xTaskIncrementTick+0x150>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d00a      	beq.n	8008a58 <xTaskIncrementTick+0x48>
	__asm volatile
 8008a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a46:	f383 8811 	msr	BASEPRI, r3
 8008a4a:	f3bf 8f6f 	isb	sy
 8008a4e:	f3bf 8f4f 	dsb	sy
 8008a52:	603b      	str	r3, [r7, #0]
}
 8008a54:	bf00      	nop
 8008a56:	e7fe      	b.n	8008a56 <xTaskIncrementTick+0x46>
 8008a58:	4b41      	ldr	r3, [pc, #260]	; (8008b60 <xTaskIncrementTick+0x150>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	60fb      	str	r3, [r7, #12]
 8008a5e:	4b41      	ldr	r3, [pc, #260]	; (8008b64 <xTaskIncrementTick+0x154>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4a3f      	ldr	r2, [pc, #252]	; (8008b60 <xTaskIncrementTick+0x150>)
 8008a64:	6013      	str	r3, [r2, #0]
 8008a66:	4a3f      	ldr	r2, [pc, #252]	; (8008b64 <xTaskIncrementTick+0x154>)
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	6013      	str	r3, [r2, #0]
 8008a6c:	4b3e      	ldr	r3, [pc, #248]	; (8008b68 <xTaskIncrementTick+0x158>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	3301      	adds	r3, #1
 8008a72:	4a3d      	ldr	r2, [pc, #244]	; (8008b68 <xTaskIncrementTick+0x158>)
 8008a74:	6013      	str	r3, [r2, #0]
 8008a76:	f000 fad1 	bl	800901c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008a7a:	4b3c      	ldr	r3, [pc, #240]	; (8008b6c <xTaskIncrementTick+0x15c>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	693a      	ldr	r2, [r7, #16]
 8008a80:	429a      	cmp	r2, r3
 8008a82:	d349      	bcc.n	8008b18 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a84:	4b36      	ldr	r3, [pc, #216]	; (8008b60 <xTaskIncrementTick+0x150>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d104      	bne.n	8008a98 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a8e:	4b37      	ldr	r3, [pc, #220]	; (8008b6c <xTaskIncrementTick+0x15c>)
 8008a90:	f04f 32ff 	mov.w	r2, #4294967295
 8008a94:	601a      	str	r2, [r3, #0]
					break;
 8008a96:	e03f      	b.n	8008b18 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a98:	4b31      	ldr	r3, [pc, #196]	; (8008b60 <xTaskIncrementTick+0x150>)
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	68db      	ldr	r3, [r3, #12]
 8008a9e:	68db      	ldr	r3, [r3, #12]
 8008aa0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	685b      	ldr	r3, [r3, #4]
 8008aa6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008aa8:	693a      	ldr	r2, [r7, #16]
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d203      	bcs.n	8008ab8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008ab0:	4a2e      	ldr	r2, [pc, #184]	; (8008b6c <xTaskIncrementTick+0x15c>)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008ab6:	e02f      	b.n	8008b18 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	3304      	adds	r3, #4
 8008abc:	4618      	mov	r0, r3
 8008abe:	f7fe ff99 	bl	80079f4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d004      	beq.n	8008ad4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	3318      	adds	r3, #24
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f7fe ff90 	bl	80079f4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ad8:	4b25      	ldr	r3, [pc, #148]	; (8008b70 <xTaskIncrementTick+0x160>)
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	429a      	cmp	r2, r3
 8008ade:	d903      	bls.n	8008ae8 <xTaskIncrementTick+0xd8>
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ae4:	4a22      	ldr	r2, [pc, #136]	; (8008b70 <xTaskIncrementTick+0x160>)
 8008ae6:	6013      	str	r3, [r2, #0]
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008aec:	4613      	mov	r3, r2
 8008aee:	009b      	lsls	r3, r3, #2
 8008af0:	4413      	add	r3, r2
 8008af2:	009b      	lsls	r3, r3, #2
 8008af4:	4a1f      	ldr	r2, [pc, #124]	; (8008b74 <xTaskIncrementTick+0x164>)
 8008af6:	441a      	add	r2, r3
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	3304      	adds	r3, #4
 8008afc:	4619      	mov	r1, r3
 8008afe:	4610      	mov	r0, r2
 8008b00:	f7fe ff1b 	bl	800793a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b08:	4b1b      	ldr	r3, [pc, #108]	; (8008b78 <xTaskIncrementTick+0x168>)
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b0e:	429a      	cmp	r2, r3
 8008b10:	d3b8      	bcc.n	8008a84 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008b12:	2301      	movs	r3, #1
 8008b14:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b16:	e7b5      	b.n	8008a84 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008b18:	4b17      	ldr	r3, [pc, #92]	; (8008b78 <xTaskIncrementTick+0x168>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b1e:	4915      	ldr	r1, [pc, #84]	; (8008b74 <xTaskIncrementTick+0x164>)
 8008b20:	4613      	mov	r3, r2
 8008b22:	009b      	lsls	r3, r3, #2
 8008b24:	4413      	add	r3, r2
 8008b26:	009b      	lsls	r3, r3, #2
 8008b28:	440b      	add	r3, r1
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	2b01      	cmp	r3, #1
 8008b2e:	d901      	bls.n	8008b34 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008b30:	2301      	movs	r3, #1
 8008b32:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008b34:	4b11      	ldr	r3, [pc, #68]	; (8008b7c <xTaskIncrementTick+0x16c>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d007      	beq.n	8008b4c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	617b      	str	r3, [r7, #20]
 8008b40:	e004      	b.n	8008b4c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008b42:	4b0f      	ldr	r3, [pc, #60]	; (8008b80 <xTaskIncrementTick+0x170>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	3301      	adds	r3, #1
 8008b48:	4a0d      	ldr	r2, [pc, #52]	; (8008b80 <xTaskIncrementTick+0x170>)
 8008b4a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008b4c:	697b      	ldr	r3, [r7, #20]
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3718      	adds	r7, #24
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}
 8008b56:	bf00      	nop
 8008b58:	200017b0 	.word	0x200017b0
 8008b5c:	2000178c 	.word	0x2000178c
 8008b60:	20001740 	.word	0x20001740
 8008b64:	20001744 	.word	0x20001744
 8008b68:	200017a0 	.word	0x200017a0
 8008b6c:	200017a8 	.word	0x200017a8
 8008b70:	20001790 	.word	0x20001790
 8008b74:	200012b8 	.word	0x200012b8
 8008b78:	200012b4 	.word	0x200012b4
 8008b7c:	2000179c 	.word	0x2000179c
 8008b80:	20001798 	.word	0x20001798

08008b84 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008b84:	b480      	push	{r7}
 8008b86:	b085      	sub	sp, #20
 8008b88:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008b8a:	4b28      	ldr	r3, [pc, #160]	; (8008c2c <vTaskSwitchContext+0xa8>)
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d003      	beq.n	8008b9a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008b92:	4b27      	ldr	r3, [pc, #156]	; (8008c30 <vTaskSwitchContext+0xac>)
 8008b94:	2201      	movs	r2, #1
 8008b96:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008b98:	e041      	b.n	8008c1e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8008b9a:	4b25      	ldr	r3, [pc, #148]	; (8008c30 <vTaskSwitchContext+0xac>)
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ba0:	4b24      	ldr	r3, [pc, #144]	; (8008c34 <vTaskSwitchContext+0xb0>)
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	60fb      	str	r3, [r7, #12]
 8008ba6:	e010      	b.n	8008bca <vTaskSwitchContext+0x46>
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d10a      	bne.n	8008bc4 <vTaskSwitchContext+0x40>
	__asm volatile
 8008bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bb2:	f383 8811 	msr	BASEPRI, r3
 8008bb6:	f3bf 8f6f 	isb	sy
 8008bba:	f3bf 8f4f 	dsb	sy
 8008bbe:	607b      	str	r3, [r7, #4]
}
 8008bc0:	bf00      	nop
 8008bc2:	e7fe      	b.n	8008bc2 <vTaskSwitchContext+0x3e>
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	3b01      	subs	r3, #1
 8008bc8:	60fb      	str	r3, [r7, #12]
 8008bca:	491b      	ldr	r1, [pc, #108]	; (8008c38 <vTaskSwitchContext+0xb4>)
 8008bcc:	68fa      	ldr	r2, [r7, #12]
 8008bce:	4613      	mov	r3, r2
 8008bd0:	009b      	lsls	r3, r3, #2
 8008bd2:	4413      	add	r3, r2
 8008bd4:	009b      	lsls	r3, r3, #2
 8008bd6:	440b      	add	r3, r1
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d0e4      	beq.n	8008ba8 <vTaskSwitchContext+0x24>
 8008bde:	68fa      	ldr	r2, [r7, #12]
 8008be0:	4613      	mov	r3, r2
 8008be2:	009b      	lsls	r3, r3, #2
 8008be4:	4413      	add	r3, r2
 8008be6:	009b      	lsls	r3, r3, #2
 8008be8:	4a13      	ldr	r2, [pc, #76]	; (8008c38 <vTaskSwitchContext+0xb4>)
 8008bea:	4413      	add	r3, r2
 8008bec:	60bb      	str	r3, [r7, #8]
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	685b      	ldr	r3, [r3, #4]
 8008bf2:	685a      	ldr	r2, [r3, #4]
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	605a      	str	r2, [r3, #4]
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	685a      	ldr	r2, [r3, #4]
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	3308      	adds	r3, #8
 8008c00:	429a      	cmp	r2, r3
 8008c02:	d104      	bne.n	8008c0e <vTaskSwitchContext+0x8a>
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	685b      	ldr	r3, [r3, #4]
 8008c08:	685a      	ldr	r2, [r3, #4]
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	605a      	str	r2, [r3, #4]
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	685b      	ldr	r3, [r3, #4]
 8008c12:	68db      	ldr	r3, [r3, #12]
 8008c14:	4a09      	ldr	r2, [pc, #36]	; (8008c3c <vTaskSwitchContext+0xb8>)
 8008c16:	6013      	str	r3, [r2, #0]
 8008c18:	4a06      	ldr	r2, [pc, #24]	; (8008c34 <vTaskSwitchContext+0xb0>)
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	6013      	str	r3, [r2, #0]
}
 8008c1e:	bf00      	nop
 8008c20:	3714      	adds	r7, #20
 8008c22:	46bd      	mov	sp, r7
 8008c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c28:	4770      	bx	lr
 8008c2a:	bf00      	nop
 8008c2c:	200017b0 	.word	0x200017b0
 8008c30:	2000179c 	.word	0x2000179c
 8008c34:	20001790 	.word	0x20001790
 8008c38:	200012b8 	.word	0x200012b8
 8008c3c:	200012b4 	.word	0x200012b4

08008c40 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b084      	sub	sp, #16
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
 8008c48:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d10a      	bne.n	8008c66 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c54:	f383 8811 	msr	BASEPRI, r3
 8008c58:	f3bf 8f6f 	isb	sy
 8008c5c:	f3bf 8f4f 	dsb	sy
 8008c60:	60fb      	str	r3, [r7, #12]
}
 8008c62:	bf00      	nop
 8008c64:	e7fe      	b.n	8008c64 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008c66:	4b07      	ldr	r3, [pc, #28]	; (8008c84 <vTaskPlaceOnEventList+0x44>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	3318      	adds	r3, #24
 8008c6c:	4619      	mov	r1, r3
 8008c6e:	6878      	ldr	r0, [r7, #4]
 8008c70:	f7fe fe87 	bl	8007982 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008c74:	2101      	movs	r1, #1
 8008c76:	6838      	ldr	r0, [r7, #0]
 8008c78:	f000 fa7c 	bl	8009174 <prvAddCurrentTaskToDelayedList>
}
 8008c7c:	bf00      	nop
 8008c7e:	3710      	adds	r7, #16
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bd80      	pop	{r7, pc}
 8008c84:	200012b4 	.word	0x200012b4

08008c88 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b086      	sub	sp, #24
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	60f8      	str	r0, [r7, #12]
 8008c90:	60b9      	str	r1, [r7, #8]
 8008c92:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d10a      	bne.n	8008cb0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8008c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c9e:	f383 8811 	msr	BASEPRI, r3
 8008ca2:	f3bf 8f6f 	isb	sy
 8008ca6:	f3bf 8f4f 	dsb	sy
 8008caa:	617b      	str	r3, [r7, #20]
}
 8008cac:	bf00      	nop
 8008cae:	e7fe      	b.n	8008cae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008cb0:	4b0a      	ldr	r3, [pc, #40]	; (8008cdc <vTaskPlaceOnEventListRestricted+0x54>)
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	3318      	adds	r3, #24
 8008cb6:	4619      	mov	r1, r3
 8008cb8:	68f8      	ldr	r0, [r7, #12]
 8008cba:	f7fe fe3e 	bl	800793a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d002      	beq.n	8008cca <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8008cc8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008cca:	6879      	ldr	r1, [r7, #4]
 8008ccc:	68b8      	ldr	r0, [r7, #8]
 8008cce:	f000 fa51 	bl	8009174 <prvAddCurrentTaskToDelayedList>
	}
 8008cd2:	bf00      	nop
 8008cd4:	3718      	adds	r7, #24
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}
 8008cda:	bf00      	nop
 8008cdc:	200012b4 	.word	0x200012b4

08008ce0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b086      	sub	sp, #24
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	68db      	ldr	r3, [r3, #12]
 8008cec:	68db      	ldr	r3, [r3, #12]
 8008cee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008cf0:	693b      	ldr	r3, [r7, #16]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d10a      	bne.n	8008d0c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cfa:	f383 8811 	msr	BASEPRI, r3
 8008cfe:	f3bf 8f6f 	isb	sy
 8008d02:	f3bf 8f4f 	dsb	sy
 8008d06:	60fb      	str	r3, [r7, #12]
}
 8008d08:	bf00      	nop
 8008d0a:	e7fe      	b.n	8008d0a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008d0c:	693b      	ldr	r3, [r7, #16]
 8008d0e:	3318      	adds	r3, #24
 8008d10:	4618      	mov	r0, r3
 8008d12:	f7fe fe6f 	bl	80079f4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d16:	4b1e      	ldr	r3, [pc, #120]	; (8008d90 <xTaskRemoveFromEventList+0xb0>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d11d      	bne.n	8008d5a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008d1e:	693b      	ldr	r3, [r7, #16]
 8008d20:	3304      	adds	r3, #4
 8008d22:	4618      	mov	r0, r3
 8008d24:	f7fe fe66 	bl	80079f4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008d28:	693b      	ldr	r3, [r7, #16]
 8008d2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d2c:	4b19      	ldr	r3, [pc, #100]	; (8008d94 <xTaskRemoveFromEventList+0xb4>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	429a      	cmp	r2, r3
 8008d32:	d903      	bls.n	8008d3c <xTaskRemoveFromEventList+0x5c>
 8008d34:	693b      	ldr	r3, [r7, #16]
 8008d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d38:	4a16      	ldr	r2, [pc, #88]	; (8008d94 <xTaskRemoveFromEventList+0xb4>)
 8008d3a:	6013      	str	r3, [r2, #0]
 8008d3c:	693b      	ldr	r3, [r7, #16]
 8008d3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d40:	4613      	mov	r3, r2
 8008d42:	009b      	lsls	r3, r3, #2
 8008d44:	4413      	add	r3, r2
 8008d46:	009b      	lsls	r3, r3, #2
 8008d48:	4a13      	ldr	r2, [pc, #76]	; (8008d98 <xTaskRemoveFromEventList+0xb8>)
 8008d4a:	441a      	add	r2, r3
 8008d4c:	693b      	ldr	r3, [r7, #16]
 8008d4e:	3304      	adds	r3, #4
 8008d50:	4619      	mov	r1, r3
 8008d52:	4610      	mov	r0, r2
 8008d54:	f7fe fdf1 	bl	800793a <vListInsertEnd>
 8008d58:	e005      	b.n	8008d66 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	3318      	adds	r3, #24
 8008d5e:	4619      	mov	r1, r3
 8008d60:	480e      	ldr	r0, [pc, #56]	; (8008d9c <xTaskRemoveFromEventList+0xbc>)
 8008d62:	f7fe fdea 	bl	800793a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d6a:	4b0d      	ldr	r3, [pc, #52]	; (8008da0 <xTaskRemoveFromEventList+0xc0>)
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d70:	429a      	cmp	r2, r3
 8008d72:	d905      	bls.n	8008d80 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008d74:	2301      	movs	r3, #1
 8008d76:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008d78:	4b0a      	ldr	r3, [pc, #40]	; (8008da4 <xTaskRemoveFromEventList+0xc4>)
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	601a      	str	r2, [r3, #0]
 8008d7e:	e001      	b.n	8008d84 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008d80:	2300      	movs	r3, #0
 8008d82:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008d84:	697b      	ldr	r3, [r7, #20]
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	3718      	adds	r7, #24
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}
 8008d8e:	bf00      	nop
 8008d90:	200017b0 	.word	0x200017b0
 8008d94:	20001790 	.word	0x20001790
 8008d98:	200012b8 	.word	0x200012b8
 8008d9c:	20001748 	.word	0x20001748
 8008da0:	200012b4 	.word	0x200012b4
 8008da4:	2000179c 	.word	0x2000179c

08008da8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008da8:	b480      	push	{r7}
 8008daa:	b083      	sub	sp, #12
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008db0:	4b06      	ldr	r3, [pc, #24]	; (8008dcc <vTaskInternalSetTimeOutState+0x24>)
 8008db2:	681a      	ldr	r2, [r3, #0]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008db8:	4b05      	ldr	r3, [pc, #20]	; (8008dd0 <vTaskInternalSetTimeOutState+0x28>)
 8008dba:	681a      	ldr	r2, [r3, #0]
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	605a      	str	r2, [r3, #4]
}
 8008dc0:	bf00      	nop
 8008dc2:	370c      	adds	r7, #12
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dca:	4770      	bx	lr
 8008dcc:	200017a0 	.word	0x200017a0
 8008dd0:	2000178c 	.word	0x2000178c

08008dd4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b088      	sub	sp, #32
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
 8008ddc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d10a      	bne.n	8008dfa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008de8:	f383 8811 	msr	BASEPRI, r3
 8008dec:	f3bf 8f6f 	isb	sy
 8008df0:	f3bf 8f4f 	dsb	sy
 8008df4:	613b      	str	r3, [r7, #16]
}
 8008df6:	bf00      	nop
 8008df8:	e7fe      	b.n	8008df8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d10a      	bne.n	8008e16 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e04:	f383 8811 	msr	BASEPRI, r3
 8008e08:	f3bf 8f6f 	isb	sy
 8008e0c:	f3bf 8f4f 	dsb	sy
 8008e10:	60fb      	str	r3, [r7, #12]
}
 8008e12:	bf00      	nop
 8008e14:	e7fe      	b.n	8008e14 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8008e16:	f000 fe7d 	bl	8009b14 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008e1a:	4b1d      	ldr	r3, [pc, #116]	; (8008e90 <xTaskCheckForTimeOut+0xbc>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	685b      	ldr	r3, [r3, #4]
 8008e24:	69ba      	ldr	r2, [r7, #24]
 8008e26:	1ad3      	subs	r3, r2, r3
 8008e28:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e32:	d102      	bne.n	8008e3a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008e34:	2300      	movs	r3, #0
 8008e36:	61fb      	str	r3, [r7, #28]
 8008e38:	e023      	b.n	8008e82 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681a      	ldr	r2, [r3, #0]
 8008e3e:	4b15      	ldr	r3, [pc, #84]	; (8008e94 <xTaskCheckForTimeOut+0xc0>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	429a      	cmp	r2, r3
 8008e44:	d007      	beq.n	8008e56 <xTaskCheckForTimeOut+0x82>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	685b      	ldr	r3, [r3, #4]
 8008e4a:	69ba      	ldr	r2, [r7, #24]
 8008e4c:	429a      	cmp	r2, r3
 8008e4e:	d302      	bcc.n	8008e56 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008e50:	2301      	movs	r3, #1
 8008e52:	61fb      	str	r3, [r7, #28]
 8008e54:	e015      	b.n	8008e82 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	697a      	ldr	r2, [r7, #20]
 8008e5c:	429a      	cmp	r2, r3
 8008e5e:	d20b      	bcs.n	8008e78 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	681a      	ldr	r2, [r3, #0]
 8008e64:	697b      	ldr	r3, [r7, #20]
 8008e66:	1ad2      	subs	r2, r2, r3
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008e6c:	6878      	ldr	r0, [r7, #4]
 8008e6e:	f7ff ff9b 	bl	8008da8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008e72:	2300      	movs	r3, #0
 8008e74:	61fb      	str	r3, [r7, #28]
 8008e76:	e004      	b.n	8008e82 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008e7e:	2301      	movs	r3, #1
 8008e80:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008e82:	f000 fe77 	bl	8009b74 <vPortExitCritical>

	return xReturn;
 8008e86:	69fb      	ldr	r3, [r7, #28]
}
 8008e88:	4618      	mov	r0, r3
 8008e8a:	3720      	adds	r7, #32
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	bd80      	pop	{r7, pc}
 8008e90:	2000178c 	.word	0x2000178c
 8008e94:	200017a0 	.word	0x200017a0

08008e98 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008e98:	b480      	push	{r7}
 8008e9a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008e9c:	4b03      	ldr	r3, [pc, #12]	; (8008eac <vTaskMissedYield+0x14>)
 8008e9e:	2201      	movs	r2, #1
 8008ea0:	601a      	str	r2, [r3, #0]
}
 8008ea2:	bf00      	nop
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eaa:	4770      	bx	lr
 8008eac:	2000179c 	.word	0x2000179c

08008eb0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b082      	sub	sp, #8
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008eb8:	f000 f852 	bl	8008f60 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008ebc:	4b06      	ldr	r3, [pc, #24]	; (8008ed8 <prvIdleTask+0x28>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d9f9      	bls.n	8008eb8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008ec4:	4b05      	ldr	r3, [pc, #20]	; (8008edc <prvIdleTask+0x2c>)
 8008ec6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008eca:	601a      	str	r2, [r3, #0]
 8008ecc:	f3bf 8f4f 	dsb	sy
 8008ed0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008ed4:	e7f0      	b.n	8008eb8 <prvIdleTask+0x8>
 8008ed6:	bf00      	nop
 8008ed8:	200012b8 	.word	0x200012b8
 8008edc:	e000ed04 	.word	0xe000ed04

08008ee0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b082      	sub	sp, #8
 8008ee4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	607b      	str	r3, [r7, #4]
 8008eea:	e00c      	b.n	8008f06 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008eec:	687a      	ldr	r2, [r7, #4]
 8008eee:	4613      	mov	r3, r2
 8008ef0:	009b      	lsls	r3, r3, #2
 8008ef2:	4413      	add	r3, r2
 8008ef4:	009b      	lsls	r3, r3, #2
 8008ef6:	4a12      	ldr	r2, [pc, #72]	; (8008f40 <prvInitialiseTaskLists+0x60>)
 8008ef8:	4413      	add	r3, r2
 8008efa:	4618      	mov	r0, r3
 8008efc:	f7fe fcf0 	bl	80078e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	3301      	adds	r3, #1
 8008f04:	607b      	str	r3, [r7, #4]
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2b37      	cmp	r3, #55	; 0x37
 8008f0a:	d9ef      	bls.n	8008eec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008f0c:	480d      	ldr	r0, [pc, #52]	; (8008f44 <prvInitialiseTaskLists+0x64>)
 8008f0e:	f7fe fce7 	bl	80078e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008f12:	480d      	ldr	r0, [pc, #52]	; (8008f48 <prvInitialiseTaskLists+0x68>)
 8008f14:	f7fe fce4 	bl	80078e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008f18:	480c      	ldr	r0, [pc, #48]	; (8008f4c <prvInitialiseTaskLists+0x6c>)
 8008f1a:	f7fe fce1 	bl	80078e0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008f1e:	480c      	ldr	r0, [pc, #48]	; (8008f50 <prvInitialiseTaskLists+0x70>)
 8008f20:	f7fe fcde 	bl	80078e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008f24:	480b      	ldr	r0, [pc, #44]	; (8008f54 <prvInitialiseTaskLists+0x74>)
 8008f26:	f7fe fcdb 	bl	80078e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008f2a:	4b0b      	ldr	r3, [pc, #44]	; (8008f58 <prvInitialiseTaskLists+0x78>)
 8008f2c:	4a05      	ldr	r2, [pc, #20]	; (8008f44 <prvInitialiseTaskLists+0x64>)
 8008f2e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008f30:	4b0a      	ldr	r3, [pc, #40]	; (8008f5c <prvInitialiseTaskLists+0x7c>)
 8008f32:	4a05      	ldr	r2, [pc, #20]	; (8008f48 <prvInitialiseTaskLists+0x68>)
 8008f34:	601a      	str	r2, [r3, #0]
}
 8008f36:	bf00      	nop
 8008f38:	3708      	adds	r7, #8
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bd80      	pop	{r7, pc}
 8008f3e:	bf00      	nop
 8008f40:	200012b8 	.word	0x200012b8
 8008f44:	20001718 	.word	0x20001718
 8008f48:	2000172c 	.word	0x2000172c
 8008f4c:	20001748 	.word	0x20001748
 8008f50:	2000175c 	.word	0x2000175c
 8008f54:	20001774 	.word	0x20001774
 8008f58:	20001740 	.word	0x20001740
 8008f5c:	20001744 	.word	0x20001744

08008f60 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b082      	sub	sp, #8
 8008f64:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008f66:	e019      	b.n	8008f9c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008f68:	f000 fdd4 	bl	8009b14 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f6c:	4b10      	ldr	r3, [pc, #64]	; (8008fb0 <prvCheckTasksWaitingTermination+0x50>)
 8008f6e:	68db      	ldr	r3, [r3, #12]
 8008f70:	68db      	ldr	r3, [r3, #12]
 8008f72:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	3304      	adds	r3, #4
 8008f78:	4618      	mov	r0, r3
 8008f7a:	f7fe fd3b 	bl	80079f4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008f7e:	4b0d      	ldr	r3, [pc, #52]	; (8008fb4 <prvCheckTasksWaitingTermination+0x54>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	3b01      	subs	r3, #1
 8008f84:	4a0b      	ldr	r2, [pc, #44]	; (8008fb4 <prvCheckTasksWaitingTermination+0x54>)
 8008f86:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008f88:	4b0b      	ldr	r3, [pc, #44]	; (8008fb8 <prvCheckTasksWaitingTermination+0x58>)
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	3b01      	subs	r3, #1
 8008f8e:	4a0a      	ldr	r2, [pc, #40]	; (8008fb8 <prvCheckTasksWaitingTermination+0x58>)
 8008f90:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008f92:	f000 fdef 	bl	8009b74 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	f000 f810 	bl	8008fbc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008f9c:	4b06      	ldr	r3, [pc, #24]	; (8008fb8 <prvCheckTasksWaitingTermination+0x58>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d1e1      	bne.n	8008f68 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008fa4:	bf00      	nop
 8008fa6:	bf00      	nop
 8008fa8:	3708      	adds	r7, #8
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}
 8008fae:	bf00      	nop
 8008fb0:	2000175c 	.word	0x2000175c
 8008fb4:	20001788 	.word	0x20001788
 8008fb8:	20001770 	.word	0x20001770

08008fbc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b084      	sub	sp, #16
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d108      	bne.n	8008fe0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	f000 ff8c 	bl	8009ef0 <vPortFree>
				vPortFree( pxTCB );
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f000 ff89 	bl	8009ef0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008fde:	e018      	b.n	8009012 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008fe6:	2b01      	cmp	r3, #1
 8008fe8:	d103      	bne.n	8008ff2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f000 ff80 	bl	8009ef0 <vPortFree>
	}
 8008ff0:	e00f      	b.n	8009012 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008ff8:	2b02      	cmp	r3, #2
 8008ffa:	d00a      	beq.n	8009012 <prvDeleteTCB+0x56>
	__asm volatile
 8008ffc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009000:	f383 8811 	msr	BASEPRI, r3
 8009004:	f3bf 8f6f 	isb	sy
 8009008:	f3bf 8f4f 	dsb	sy
 800900c:	60fb      	str	r3, [r7, #12]
}
 800900e:	bf00      	nop
 8009010:	e7fe      	b.n	8009010 <prvDeleteTCB+0x54>
	}
 8009012:	bf00      	nop
 8009014:	3710      	adds	r7, #16
 8009016:	46bd      	mov	sp, r7
 8009018:	bd80      	pop	{r7, pc}
	...

0800901c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800901c:	b480      	push	{r7}
 800901e:	b083      	sub	sp, #12
 8009020:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009022:	4b0c      	ldr	r3, [pc, #48]	; (8009054 <prvResetNextTaskUnblockTime+0x38>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d104      	bne.n	8009036 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800902c:	4b0a      	ldr	r3, [pc, #40]	; (8009058 <prvResetNextTaskUnblockTime+0x3c>)
 800902e:	f04f 32ff 	mov.w	r2, #4294967295
 8009032:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009034:	e008      	b.n	8009048 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009036:	4b07      	ldr	r3, [pc, #28]	; (8009054 <prvResetNextTaskUnblockTime+0x38>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	68db      	ldr	r3, [r3, #12]
 800903c:	68db      	ldr	r3, [r3, #12]
 800903e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	4a04      	ldr	r2, [pc, #16]	; (8009058 <prvResetNextTaskUnblockTime+0x3c>)
 8009046:	6013      	str	r3, [r2, #0]
}
 8009048:	bf00      	nop
 800904a:	370c      	adds	r7, #12
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr
 8009054:	20001740 	.word	0x20001740
 8009058:	200017a8 	.word	0x200017a8

0800905c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800905c:	b480      	push	{r7}
 800905e:	b083      	sub	sp, #12
 8009060:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009062:	4b0b      	ldr	r3, [pc, #44]	; (8009090 <xTaskGetSchedulerState+0x34>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d102      	bne.n	8009070 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800906a:	2301      	movs	r3, #1
 800906c:	607b      	str	r3, [r7, #4]
 800906e:	e008      	b.n	8009082 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009070:	4b08      	ldr	r3, [pc, #32]	; (8009094 <xTaskGetSchedulerState+0x38>)
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d102      	bne.n	800907e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009078:	2302      	movs	r3, #2
 800907a:	607b      	str	r3, [r7, #4]
 800907c:	e001      	b.n	8009082 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800907e:	2300      	movs	r3, #0
 8009080:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009082:	687b      	ldr	r3, [r7, #4]
	}
 8009084:	4618      	mov	r0, r3
 8009086:	370c      	adds	r7, #12
 8009088:	46bd      	mov	sp, r7
 800908a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908e:	4770      	bx	lr
 8009090:	20001794 	.word	0x20001794
 8009094:	200017b0 	.word	0x200017b0

08009098 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009098:	b580      	push	{r7, lr}
 800909a:	b086      	sub	sp, #24
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80090a4:	2300      	movs	r3, #0
 80090a6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d056      	beq.n	800915c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80090ae:	4b2e      	ldr	r3, [pc, #184]	; (8009168 <xTaskPriorityDisinherit+0xd0>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	693a      	ldr	r2, [r7, #16]
 80090b4:	429a      	cmp	r2, r3
 80090b6:	d00a      	beq.n	80090ce <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80090b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090bc:	f383 8811 	msr	BASEPRI, r3
 80090c0:	f3bf 8f6f 	isb	sy
 80090c4:	f3bf 8f4f 	dsb	sy
 80090c8:	60fb      	str	r3, [r7, #12]
}
 80090ca:	bf00      	nop
 80090cc:	e7fe      	b.n	80090cc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80090ce:	693b      	ldr	r3, [r7, #16]
 80090d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d10a      	bne.n	80090ec <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80090d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090da:	f383 8811 	msr	BASEPRI, r3
 80090de:	f3bf 8f6f 	isb	sy
 80090e2:	f3bf 8f4f 	dsb	sy
 80090e6:	60bb      	str	r3, [r7, #8]
}
 80090e8:	bf00      	nop
 80090ea:	e7fe      	b.n	80090ea <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090f0:	1e5a      	subs	r2, r3, #1
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80090f6:	693b      	ldr	r3, [r7, #16]
 80090f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090fa:	693b      	ldr	r3, [r7, #16]
 80090fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80090fe:	429a      	cmp	r2, r3
 8009100:	d02c      	beq.n	800915c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009102:	693b      	ldr	r3, [r7, #16]
 8009104:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009106:	2b00      	cmp	r3, #0
 8009108:	d128      	bne.n	800915c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800910a:	693b      	ldr	r3, [r7, #16]
 800910c:	3304      	adds	r3, #4
 800910e:	4618      	mov	r0, r3
 8009110:	f7fe fc70 	bl	80079f4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009114:	693b      	ldr	r3, [r7, #16]
 8009116:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800911c:	693b      	ldr	r3, [r7, #16]
 800911e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009120:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800912c:	4b0f      	ldr	r3, [pc, #60]	; (800916c <xTaskPriorityDisinherit+0xd4>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	429a      	cmp	r2, r3
 8009132:	d903      	bls.n	800913c <xTaskPriorityDisinherit+0xa4>
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009138:	4a0c      	ldr	r2, [pc, #48]	; (800916c <xTaskPriorityDisinherit+0xd4>)
 800913a:	6013      	str	r3, [r2, #0]
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009140:	4613      	mov	r3, r2
 8009142:	009b      	lsls	r3, r3, #2
 8009144:	4413      	add	r3, r2
 8009146:	009b      	lsls	r3, r3, #2
 8009148:	4a09      	ldr	r2, [pc, #36]	; (8009170 <xTaskPriorityDisinherit+0xd8>)
 800914a:	441a      	add	r2, r3
 800914c:	693b      	ldr	r3, [r7, #16]
 800914e:	3304      	adds	r3, #4
 8009150:	4619      	mov	r1, r3
 8009152:	4610      	mov	r0, r2
 8009154:	f7fe fbf1 	bl	800793a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009158:	2301      	movs	r3, #1
 800915a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800915c:	697b      	ldr	r3, [r7, #20]
	}
 800915e:	4618      	mov	r0, r3
 8009160:	3718      	adds	r7, #24
 8009162:	46bd      	mov	sp, r7
 8009164:	bd80      	pop	{r7, pc}
 8009166:	bf00      	nop
 8009168:	200012b4 	.word	0x200012b4
 800916c:	20001790 	.word	0x20001790
 8009170:	200012b8 	.word	0x200012b8

08009174 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b084      	sub	sp, #16
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
 800917c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800917e:	4b21      	ldr	r3, [pc, #132]	; (8009204 <prvAddCurrentTaskToDelayedList+0x90>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009184:	4b20      	ldr	r3, [pc, #128]	; (8009208 <prvAddCurrentTaskToDelayedList+0x94>)
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	3304      	adds	r3, #4
 800918a:	4618      	mov	r0, r3
 800918c:	f7fe fc32 	bl	80079f4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009196:	d10a      	bne.n	80091ae <prvAddCurrentTaskToDelayedList+0x3a>
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d007      	beq.n	80091ae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800919e:	4b1a      	ldr	r3, [pc, #104]	; (8009208 <prvAddCurrentTaskToDelayedList+0x94>)
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	3304      	adds	r3, #4
 80091a4:	4619      	mov	r1, r3
 80091a6:	4819      	ldr	r0, [pc, #100]	; (800920c <prvAddCurrentTaskToDelayedList+0x98>)
 80091a8:	f7fe fbc7 	bl	800793a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80091ac:	e026      	b.n	80091fc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80091ae:	68fa      	ldr	r2, [r7, #12]
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	4413      	add	r3, r2
 80091b4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80091b6:	4b14      	ldr	r3, [pc, #80]	; (8009208 <prvAddCurrentTaskToDelayedList+0x94>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	68ba      	ldr	r2, [r7, #8]
 80091bc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80091be:	68ba      	ldr	r2, [r7, #8]
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d209      	bcs.n	80091da <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80091c6:	4b12      	ldr	r3, [pc, #72]	; (8009210 <prvAddCurrentTaskToDelayedList+0x9c>)
 80091c8:	681a      	ldr	r2, [r3, #0]
 80091ca:	4b0f      	ldr	r3, [pc, #60]	; (8009208 <prvAddCurrentTaskToDelayedList+0x94>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	3304      	adds	r3, #4
 80091d0:	4619      	mov	r1, r3
 80091d2:	4610      	mov	r0, r2
 80091d4:	f7fe fbd5 	bl	8007982 <vListInsert>
}
 80091d8:	e010      	b.n	80091fc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80091da:	4b0e      	ldr	r3, [pc, #56]	; (8009214 <prvAddCurrentTaskToDelayedList+0xa0>)
 80091dc:	681a      	ldr	r2, [r3, #0]
 80091de:	4b0a      	ldr	r3, [pc, #40]	; (8009208 <prvAddCurrentTaskToDelayedList+0x94>)
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	3304      	adds	r3, #4
 80091e4:	4619      	mov	r1, r3
 80091e6:	4610      	mov	r0, r2
 80091e8:	f7fe fbcb 	bl	8007982 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80091ec:	4b0a      	ldr	r3, [pc, #40]	; (8009218 <prvAddCurrentTaskToDelayedList+0xa4>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	68ba      	ldr	r2, [r7, #8]
 80091f2:	429a      	cmp	r2, r3
 80091f4:	d202      	bcs.n	80091fc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80091f6:	4a08      	ldr	r2, [pc, #32]	; (8009218 <prvAddCurrentTaskToDelayedList+0xa4>)
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	6013      	str	r3, [r2, #0]
}
 80091fc:	bf00      	nop
 80091fe:	3710      	adds	r7, #16
 8009200:	46bd      	mov	sp, r7
 8009202:	bd80      	pop	{r7, pc}
 8009204:	2000178c 	.word	0x2000178c
 8009208:	200012b4 	.word	0x200012b4
 800920c:	20001774 	.word	0x20001774
 8009210:	20001744 	.word	0x20001744
 8009214:	20001740 	.word	0x20001740
 8009218:	200017a8 	.word	0x200017a8

0800921c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b08a      	sub	sp, #40	; 0x28
 8009220:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009222:	2300      	movs	r3, #0
 8009224:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009226:	f000 fb07 	bl	8009838 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800922a:	4b1c      	ldr	r3, [pc, #112]	; (800929c <xTimerCreateTimerTask+0x80>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d021      	beq.n	8009276 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009232:	2300      	movs	r3, #0
 8009234:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009236:	2300      	movs	r3, #0
 8009238:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800923a:	1d3a      	adds	r2, r7, #4
 800923c:	f107 0108 	add.w	r1, r7, #8
 8009240:	f107 030c 	add.w	r3, r7, #12
 8009244:	4618      	mov	r0, r3
 8009246:	f7fe fb31 	bl	80078ac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800924a:	6879      	ldr	r1, [r7, #4]
 800924c:	68bb      	ldr	r3, [r7, #8]
 800924e:	68fa      	ldr	r2, [r7, #12]
 8009250:	9202      	str	r2, [sp, #8]
 8009252:	9301      	str	r3, [sp, #4]
 8009254:	2302      	movs	r3, #2
 8009256:	9300      	str	r3, [sp, #0]
 8009258:	2300      	movs	r3, #0
 800925a:	460a      	mov	r2, r1
 800925c:	4910      	ldr	r1, [pc, #64]	; (80092a0 <xTimerCreateTimerTask+0x84>)
 800925e:	4811      	ldr	r0, [pc, #68]	; (80092a4 <xTimerCreateTimerTask+0x88>)
 8009260:	f7ff f8de 	bl	8008420 <xTaskCreateStatic>
 8009264:	4603      	mov	r3, r0
 8009266:	4a10      	ldr	r2, [pc, #64]	; (80092a8 <xTimerCreateTimerTask+0x8c>)
 8009268:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800926a:	4b0f      	ldr	r3, [pc, #60]	; (80092a8 <xTimerCreateTimerTask+0x8c>)
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d001      	beq.n	8009276 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009272:	2301      	movs	r3, #1
 8009274:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d10a      	bne.n	8009292 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800927c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009280:	f383 8811 	msr	BASEPRI, r3
 8009284:	f3bf 8f6f 	isb	sy
 8009288:	f3bf 8f4f 	dsb	sy
 800928c:	613b      	str	r3, [r7, #16]
}
 800928e:	bf00      	nop
 8009290:	e7fe      	b.n	8009290 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009292:	697b      	ldr	r3, [r7, #20]
}
 8009294:	4618      	mov	r0, r3
 8009296:	3718      	adds	r7, #24
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}
 800929c:	200017e4 	.word	0x200017e4
 80092a0:	0800e570 	.word	0x0800e570
 80092a4:	080093e1 	.word	0x080093e1
 80092a8:	200017e8 	.word	0x200017e8

080092ac <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b08a      	sub	sp, #40	; 0x28
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	60f8      	str	r0, [r7, #12]
 80092b4:	60b9      	str	r1, [r7, #8]
 80092b6:	607a      	str	r2, [r7, #4]
 80092b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80092ba:	2300      	movs	r3, #0
 80092bc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d10a      	bne.n	80092da <xTimerGenericCommand+0x2e>
	__asm volatile
 80092c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092c8:	f383 8811 	msr	BASEPRI, r3
 80092cc:	f3bf 8f6f 	isb	sy
 80092d0:	f3bf 8f4f 	dsb	sy
 80092d4:	623b      	str	r3, [r7, #32]
}
 80092d6:	bf00      	nop
 80092d8:	e7fe      	b.n	80092d8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80092da:	4b1a      	ldr	r3, [pc, #104]	; (8009344 <xTimerGenericCommand+0x98>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d02a      	beq.n	8009338 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	2b05      	cmp	r3, #5
 80092f2:	dc18      	bgt.n	8009326 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80092f4:	f7ff feb2 	bl	800905c <xTaskGetSchedulerState>
 80092f8:	4603      	mov	r3, r0
 80092fa:	2b02      	cmp	r3, #2
 80092fc:	d109      	bne.n	8009312 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80092fe:	4b11      	ldr	r3, [pc, #68]	; (8009344 <xTimerGenericCommand+0x98>)
 8009300:	6818      	ldr	r0, [r3, #0]
 8009302:	f107 0110 	add.w	r1, r7, #16
 8009306:	2300      	movs	r3, #0
 8009308:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800930a:	f7fe fca1 	bl	8007c50 <xQueueGenericSend>
 800930e:	6278      	str	r0, [r7, #36]	; 0x24
 8009310:	e012      	b.n	8009338 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009312:	4b0c      	ldr	r3, [pc, #48]	; (8009344 <xTimerGenericCommand+0x98>)
 8009314:	6818      	ldr	r0, [r3, #0]
 8009316:	f107 0110 	add.w	r1, r7, #16
 800931a:	2300      	movs	r3, #0
 800931c:	2200      	movs	r2, #0
 800931e:	f7fe fc97 	bl	8007c50 <xQueueGenericSend>
 8009322:	6278      	str	r0, [r7, #36]	; 0x24
 8009324:	e008      	b.n	8009338 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009326:	4b07      	ldr	r3, [pc, #28]	; (8009344 <xTimerGenericCommand+0x98>)
 8009328:	6818      	ldr	r0, [r3, #0]
 800932a:	f107 0110 	add.w	r1, r7, #16
 800932e:	2300      	movs	r3, #0
 8009330:	683a      	ldr	r2, [r7, #0]
 8009332:	f7fe fd8b 	bl	8007e4c <xQueueGenericSendFromISR>
 8009336:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800933a:	4618      	mov	r0, r3
 800933c:	3728      	adds	r7, #40	; 0x28
 800933e:	46bd      	mov	sp, r7
 8009340:	bd80      	pop	{r7, pc}
 8009342:	bf00      	nop
 8009344:	200017e4 	.word	0x200017e4

08009348 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b088      	sub	sp, #32
 800934c:	af02      	add	r7, sp, #8
 800934e:	6078      	str	r0, [r7, #4]
 8009350:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009352:	4b22      	ldr	r3, [pc, #136]	; (80093dc <prvProcessExpiredTimer+0x94>)
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	68db      	ldr	r3, [r3, #12]
 8009358:	68db      	ldr	r3, [r3, #12]
 800935a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800935c:	697b      	ldr	r3, [r7, #20]
 800935e:	3304      	adds	r3, #4
 8009360:	4618      	mov	r0, r3
 8009362:	f7fe fb47 	bl	80079f4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009366:	697b      	ldr	r3, [r7, #20]
 8009368:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800936c:	f003 0304 	and.w	r3, r3, #4
 8009370:	2b00      	cmp	r3, #0
 8009372:	d022      	beq.n	80093ba <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	699a      	ldr	r2, [r3, #24]
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	18d1      	adds	r1, r2, r3
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	683a      	ldr	r2, [r7, #0]
 8009380:	6978      	ldr	r0, [r7, #20]
 8009382:	f000 f8d1 	bl	8009528 <prvInsertTimerInActiveList>
 8009386:	4603      	mov	r3, r0
 8009388:	2b00      	cmp	r3, #0
 800938a:	d01f      	beq.n	80093cc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800938c:	2300      	movs	r3, #0
 800938e:	9300      	str	r3, [sp, #0]
 8009390:	2300      	movs	r3, #0
 8009392:	687a      	ldr	r2, [r7, #4]
 8009394:	2100      	movs	r1, #0
 8009396:	6978      	ldr	r0, [r7, #20]
 8009398:	f7ff ff88 	bl	80092ac <xTimerGenericCommand>
 800939c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800939e:	693b      	ldr	r3, [r7, #16]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d113      	bne.n	80093cc <prvProcessExpiredTimer+0x84>
	__asm volatile
 80093a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093a8:	f383 8811 	msr	BASEPRI, r3
 80093ac:	f3bf 8f6f 	isb	sy
 80093b0:	f3bf 8f4f 	dsb	sy
 80093b4:	60fb      	str	r3, [r7, #12]
}
 80093b6:	bf00      	nop
 80093b8:	e7fe      	b.n	80093b8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80093ba:	697b      	ldr	r3, [r7, #20]
 80093bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80093c0:	f023 0301 	bic.w	r3, r3, #1
 80093c4:	b2da      	uxtb	r2, r3
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80093cc:	697b      	ldr	r3, [r7, #20]
 80093ce:	6a1b      	ldr	r3, [r3, #32]
 80093d0:	6978      	ldr	r0, [r7, #20]
 80093d2:	4798      	blx	r3
}
 80093d4:	bf00      	nop
 80093d6:	3718      	adds	r7, #24
 80093d8:	46bd      	mov	sp, r7
 80093da:	bd80      	pop	{r7, pc}
 80093dc:	200017dc 	.word	0x200017dc

080093e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b084      	sub	sp, #16
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80093e8:	f107 0308 	add.w	r3, r7, #8
 80093ec:	4618      	mov	r0, r3
 80093ee:	f000 f857 	bl	80094a0 <prvGetNextExpireTime>
 80093f2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80093f4:	68bb      	ldr	r3, [r7, #8]
 80093f6:	4619      	mov	r1, r3
 80093f8:	68f8      	ldr	r0, [r7, #12]
 80093fa:	f000 f803 	bl	8009404 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80093fe:	f000 f8d5 	bl	80095ac <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009402:	e7f1      	b.n	80093e8 <prvTimerTask+0x8>

08009404 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b084      	sub	sp, #16
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
 800940c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800940e:	f7ff fa43 	bl	8008898 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009412:	f107 0308 	add.w	r3, r7, #8
 8009416:	4618      	mov	r0, r3
 8009418:	f000 f866 	bl	80094e8 <prvSampleTimeNow>
 800941c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d130      	bne.n	8009486 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d10a      	bne.n	8009440 <prvProcessTimerOrBlockTask+0x3c>
 800942a:	687a      	ldr	r2, [r7, #4]
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	429a      	cmp	r2, r3
 8009430:	d806      	bhi.n	8009440 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009432:	f7ff fa3f 	bl	80088b4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009436:	68f9      	ldr	r1, [r7, #12]
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f7ff ff85 	bl	8009348 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800943e:	e024      	b.n	800948a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009440:	683b      	ldr	r3, [r7, #0]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d008      	beq.n	8009458 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009446:	4b13      	ldr	r3, [pc, #76]	; (8009494 <prvProcessTimerOrBlockTask+0x90>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d101      	bne.n	8009454 <prvProcessTimerOrBlockTask+0x50>
 8009450:	2301      	movs	r3, #1
 8009452:	e000      	b.n	8009456 <prvProcessTimerOrBlockTask+0x52>
 8009454:	2300      	movs	r3, #0
 8009456:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009458:	4b0f      	ldr	r3, [pc, #60]	; (8009498 <prvProcessTimerOrBlockTask+0x94>)
 800945a:	6818      	ldr	r0, [r3, #0]
 800945c:	687a      	ldr	r2, [r7, #4]
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	1ad3      	subs	r3, r2, r3
 8009462:	683a      	ldr	r2, [r7, #0]
 8009464:	4619      	mov	r1, r3
 8009466:	f7fe ffa7 	bl	80083b8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800946a:	f7ff fa23 	bl	80088b4 <xTaskResumeAll>
 800946e:	4603      	mov	r3, r0
 8009470:	2b00      	cmp	r3, #0
 8009472:	d10a      	bne.n	800948a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009474:	4b09      	ldr	r3, [pc, #36]	; (800949c <prvProcessTimerOrBlockTask+0x98>)
 8009476:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800947a:	601a      	str	r2, [r3, #0]
 800947c:	f3bf 8f4f 	dsb	sy
 8009480:	f3bf 8f6f 	isb	sy
}
 8009484:	e001      	b.n	800948a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009486:	f7ff fa15 	bl	80088b4 <xTaskResumeAll>
}
 800948a:	bf00      	nop
 800948c:	3710      	adds	r7, #16
 800948e:	46bd      	mov	sp, r7
 8009490:	bd80      	pop	{r7, pc}
 8009492:	bf00      	nop
 8009494:	200017e0 	.word	0x200017e0
 8009498:	200017e4 	.word	0x200017e4
 800949c:	e000ed04 	.word	0xe000ed04

080094a0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80094a0:	b480      	push	{r7}
 80094a2:	b085      	sub	sp, #20
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80094a8:	4b0e      	ldr	r3, [pc, #56]	; (80094e4 <prvGetNextExpireTime+0x44>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d101      	bne.n	80094b6 <prvGetNextExpireTime+0x16>
 80094b2:	2201      	movs	r2, #1
 80094b4:	e000      	b.n	80094b8 <prvGetNextExpireTime+0x18>
 80094b6:	2200      	movs	r2, #0
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d105      	bne.n	80094d0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80094c4:	4b07      	ldr	r3, [pc, #28]	; (80094e4 <prvGetNextExpireTime+0x44>)
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	68db      	ldr	r3, [r3, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	60fb      	str	r3, [r7, #12]
 80094ce:	e001      	b.n	80094d4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80094d0:	2300      	movs	r3, #0
 80094d2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80094d4:	68fb      	ldr	r3, [r7, #12]
}
 80094d6:	4618      	mov	r0, r3
 80094d8:	3714      	adds	r7, #20
 80094da:	46bd      	mov	sp, r7
 80094dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e0:	4770      	bx	lr
 80094e2:	bf00      	nop
 80094e4:	200017dc 	.word	0x200017dc

080094e8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b084      	sub	sp, #16
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80094f0:	f7ff fa7e 	bl	80089f0 <xTaskGetTickCount>
 80094f4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80094f6:	4b0b      	ldr	r3, [pc, #44]	; (8009524 <prvSampleTimeNow+0x3c>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	68fa      	ldr	r2, [r7, #12]
 80094fc:	429a      	cmp	r2, r3
 80094fe:	d205      	bcs.n	800950c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009500:	f000 f936 	bl	8009770 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2201      	movs	r2, #1
 8009508:	601a      	str	r2, [r3, #0]
 800950a:	e002      	b.n	8009512 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2200      	movs	r2, #0
 8009510:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009512:	4a04      	ldr	r2, [pc, #16]	; (8009524 <prvSampleTimeNow+0x3c>)
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009518:	68fb      	ldr	r3, [r7, #12]
}
 800951a:	4618      	mov	r0, r3
 800951c:	3710      	adds	r7, #16
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}
 8009522:	bf00      	nop
 8009524:	200017ec 	.word	0x200017ec

08009528 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b086      	sub	sp, #24
 800952c:	af00      	add	r7, sp, #0
 800952e:	60f8      	str	r0, [r7, #12]
 8009530:	60b9      	str	r1, [r7, #8]
 8009532:	607a      	str	r2, [r7, #4]
 8009534:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009536:	2300      	movs	r3, #0
 8009538:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	68ba      	ldr	r2, [r7, #8]
 800953e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	68fa      	ldr	r2, [r7, #12]
 8009544:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009546:	68ba      	ldr	r2, [r7, #8]
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	429a      	cmp	r2, r3
 800954c:	d812      	bhi.n	8009574 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800954e:	687a      	ldr	r2, [r7, #4]
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	1ad2      	subs	r2, r2, r3
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	699b      	ldr	r3, [r3, #24]
 8009558:	429a      	cmp	r2, r3
 800955a:	d302      	bcc.n	8009562 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800955c:	2301      	movs	r3, #1
 800955e:	617b      	str	r3, [r7, #20]
 8009560:	e01b      	b.n	800959a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009562:	4b10      	ldr	r3, [pc, #64]	; (80095a4 <prvInsertTimerInActiveList+0x7c>)
 8009564:	681a      	ldr	r2, [r3, #0]
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	3304      	adds	r3, #4
 800956a:	4619      	mov	r1, r3
 800956c:	4610      	mov	r0, r2
 800956e:	f7fe fa08 	bl	8007982 <vListInsert>
 8009572:	e012      	b.n	800959a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009574:	687a      	ldr	r2, [r7, #4]
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	429a      	cmp	r2, r3
 800957a:	d206      	bcs.n	800958a <prvInsertTimerInActiveList+0x62>
 800957c:	68ba      	ldr	r2, [r7, #8]
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	429a      	cmp	r2, r3
 8009582:	d302      	bcc.n	800958a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009584:	2301      	movs	r3, #1
 8009586:	617b      	str	r3, [r7, #20]
 8009588:	e007      	b.n	800959a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800958a:	4b07      	ldr	r3, [pc, #28]	; (80095a8 <prvInsertTimerInActiveList+0x80>)
 800958c:	681a      	ldr	r2, [r3, #0]
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	3304      	adds	r3, #4
 8009592:	4619      	mov	r1, r3
 8009594:	4610      	mov	r0, r2
 8009596:	f7fe f9f4 	bl	8007982 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800959a:	697b      	ldr	r3, [r7, #20]
}
 800959c:	4618      	mov	r0, r3
 800959e:	3718      	adds	r7, #24
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd80      	pop	{r7, pc}
 80095a4:	200017e0 	.word	0x200017e0
 80095a8:	200017dc 	.word	0x200017dc

080095ac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b08e      	sub	sp, #56	; 0x38
 80095b0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80095b2:	e0ca      	b.n	800974a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	da18      	bge.n	80095ec <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80095ba:	1d3b      	adds	r3, r7, #4
 80095bc:	3304      	adds	r3, #4
 80095be:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80095c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d10a      	bne.n	80095dc <prvProcessReceivedCommands+0x30>
	__asm volatile
 80095c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095ca:	f383 8811 	msr	BASEPRI, r3
 80095ce:	f3bf 8f6f 	isb	sy
 80095d2:	f3bf 8f4f 	dsb	sy
 80095d6:	61fb      	str	r3, [r7, #28]
}
 80095d8:	bf00      	nop
 80095da:	e7fe      	b.n	80095da <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80095dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80095e2:	6850      	ldr	r0, [r2, #4]
 80095e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80095e6:	6892      	ldr	r2, [r2, #8]
 80095e8:	4611      	mov	r1, r2
 80095ea:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	f2c0 80aa 	blt.w	8009748 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80095f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095fa:	695b      	ldr	r3, [r3, #20]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d004      	beq.n	800960a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009602:	3304      	adds	r3, #4
 8009604:	4618      	mov	r0, r3
 8009606:	f7fe f9f5 	bl	80079f4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800960a:	463b      	mov	r3, r7
 800960c:	4618      	mov	r0, r3
 800960e:	f7ff ff6b 	bl	80094e8 <prvSampleTimeNow>
 8009612:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2b09      	cmp	r3, #9
 8009618:	f200 8097 	bhi.w	800974a <prvProcessReceivedCommands+0x19e>
 800961c:	a201      	add	r2, pc, #4	; (adr r2, 8009624 <prvProcessReceivedCommands+0x78>)
 800961e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009622:	bf00      	nop
 8009624:	0800964d 	.word	0x0800964d
 8009628:	0800964d 	.word	0x0800964d
 800962c:	0800964d 	.word	0x0800964d
 8009630:	080096c1 	.word	0x080096c1
 8009634:	080096d5 	.word	0x080096d5
 8009638:	0800971f 	.word	0x0800971f
 800963c:	0800964d 	.word	0x0800964d
 8009640:	0800964d 	.word	0x0800964d
 8009644:	080096c1 	.word	0x080096c1
 8009648:	080096d5 	.word	0x080096d5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800964c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800964e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009652:	f043 0301 	orr.w	r3, r3, #1
 8009656:	b2da      	uxtb	r2, r3
 8009658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800965a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800965e:	68ba      	ldr	r2, [r7, #8]
 8009660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009662:	699b      	ldr	r3, [r3, #24]
 8009664:	18d1      	adds	r1, r2, r3
 8009666:	68bb      	ldr	r3, [r7, #8]
 8009668:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800966a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800966c:	f7ff ff5c 	bl	8009528 <prvInsertTimerInActiveList>
 8009670:	4603      	mov	r3, r0
 8009672:	2b00      	cmp	r3, #0
 8009674:	d069      	beq.n	800974a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009678:	6a1b      	ldr	r3, [r3, #32]
 800967a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800967c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800967e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009680:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009684:	f003 0304 	and.w	r3, r3, #4
 8009688:	2b00      	cmp	r3, #0
 800968a:	d05e      	beq.n	800974a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800968c:	68ba      	ldr	r2, [r7, #8]
 800968e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009690:	699b      	ldr	r3, [r3, #24]
 8009692:	441a      	add	r2, r3
 8009694:	2300      	movs	r3, #0
 8009696:	9300      	str	r3, [sp, #0]
 8009698:	2300      	movs	r3, #0
 800969a:	2100      	movs	r1, #0
 800969c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800969e:	f7ff fe05 	bl	80092ac <xTimerGenericCommand>
 80096a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80096a4:	6a3b      	ldr	r3, [r7, #32]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d14f      	bne.n	800974a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80096aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096ae:	f383 8811 	msr	BASEPRI, r3
 80096b2:	f3bf 8f6f 	isb	sy
 80096b6:	f3bf 8f4f 	dsb	sy
 80096ba:	61bb      	str	r3, [r7, #24]
}
 80096bc:	bf00      	nop
 80096be:	e7fe      	b.n	80096be <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80096c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80096c6:	f023 0301 	bic.w	r3, r3, #1
 80096ca:	b2da      	uxtb	r2, r3
 80096cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80096d2:	e03a      	b.n	800974a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80096d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80096da:	f043 0301 	orr.w	r3, r3, #1
 80096de:	b2da      	uxtb	r2, r3
 80096e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80096e6:	68ba      	ldr	r2, [r7, #8]
 80096e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096ea:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80096ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096ee:	699b      	ldr	r3, [r3, #24]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d10a      	bne.n	800970a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80096f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096f8:	f383 8811 	msr	BASEPRI, r3
 80096fc:	f3bf 8f6f 	isb	sy
 8009700:	f3bf 8f4f 	dsb	sy
 8009704:	617b      	str	r3, [r7, #20]
}
 8009706:	bf00      	nop
 8009708:	e7fe      	b.n	8009708 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800970a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800970c:	699a      	ldr	r2, [r3, #24]
 800970e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009710:	18d1      	adds	r1, r2, r3
 8009712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009714:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009716:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009718:	f7ff ff06 	bl	8009528 <prvInsertTimerInActiveList>
					break;
 800971c:	e015      	b.n	800974a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800971e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009720:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009724:	f003 0302 	and.w	r3, r3, #2
 8009728:	2b00      	cmp	r3, #0
 800972a:	d103      	bne.n	8009734 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800972c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800972e:	f000 fbdf 	bl	8009ef0 <vPortFree>
 8009732:	e00a      	b.n	800974a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009736:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800973a:	f023 0301 	bic.w	r3, r3, #1
 800973e:	b2da      	uxtb	r2, r3
 8009740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009742:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009746:	e000      	b.n	800974a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009748:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800974a:	4b08      	ldr	r3, [pc, #32]	; (800976c <prvProcessReceivedCommands+0x1c0>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	1d39      	adds	r1, r7, #4
 8009750:	2200      	movs	r2, #0
 8009752:	4618      	mov	r0, r3
 8009754:	f7fe fc16 	bl	8007f84 <xQueueReceive>
 8009758:	4603      	mov	r3, r0
 800975a:	2b00      	cmp	r3, #0
 800975c:	f47f af2a 	bne.w	80095b4 <prvProcessReceivedCommands+0x8>
	}
}
 8009760:	bf00      	nop
 8009762:	bf00      	nop
 8009764:	3730      	adds	r7, #48	; 0x30
 8009766:	46bd      	mov	sp, r7
 8009768:	bd80      	pop	{r7, pc}
 800976a:	bf00      	nop
 800976c:	200017e4 	.word	0x200017e4

08009770 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b088      	sub	sp, #32
 8009774:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009776:	e048      	b.n	800980a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009778:	4b2d      	ldr	r3, [pc, #180]	; (8009830 <prvSwitchTimerLists+0xc0>)
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	68db      	ldr	r3, [r3, #12]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009782:	4b2b      	ldr	r3, [pc, #172]	; (8009830 <prvSwitchTimerLists+0xc0>)
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	68db      	ldr	r3, [r3, #12]
 8009788:	68db      	ldr	r3, [r3, #12]
 800978a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	3304      	adds	r3, #4
 8009790:	4618      	mov	r0, r3
 8009792:	f7fe f92f 	bl	80079f4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	6a1b      	ldr	r3, [r3, #32]
 800979a:	68f8      	ldr	r0, [r7, #12]
 800979c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80097a4:	f003 0304 	and.w	r3, r3, #4
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d02e      	beq.n	800980a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	699b      	ldr	r3, [r3, #24]
 80097b0:	693a      	ldr	r2, [r7, #16]
 80097b2:	4413      	add	r3, r2
 80097b4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80097b6:	68ba      	ldr	r2, [r7, #8]
 80097b8:	693b      	ldr	r3, [r7, #16]
 80097ba:	429a      	cmp	r2, r3
 80097bc:	d90e      	bls.n	80097dc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	68ba      	ldr	r2, [r7, #8]
 80097c2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	68fa      	ldr	r2, [r7, #12]
 80097c8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80097ca:	4b19      	ldr	r3, [pc, #100]	; (8009830 <prvSwitchTimerLists+0xc0>)
 80097cc:	681a      	ldr	r2, [r3, #0]
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	3304      	adds	r3, #4
 80097d2:	4619      	mov	r1, r3
 80097d4:	4610      	mov	r0, r2
 80097d6:	f7fe f8d4 	bl	8007982 <vListInsert>
 80097da:	e016      	b.n	800980a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80097dc:	2300      	movs	r3, #0
 80097de:	9300      	str	r3, [sp, #0]
 80097e0:	2300      	movs	r3, #0
 80097e2:	693a      	ldr	r2, [r7, #16]
 80097e4:	2100      	movs	r1, #0
 80097e6:	68f8      	ldr	r0, [r7, #12]
 80097e8:	f7ff fd60 	bl	80092ac <xTimerGenericCommand>
 80097ec:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d10a      	bne.n	800980a <prvSwitchTimerLists+0x9a>
	__asm volatile
 80097f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097f8:	f383 8811 	msr	BASEPRI, r3
 80097fc:	f3bf 8f6f 	isb	sy
 8009800:	f3bf 8f4f 	dsb	sy
 8009804:	603b      	str	r3, [r7, #0]
}
 8009806:	bf00      	nop
 8009808:	e7fe      	b.n	8009808 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800980a:	4b09      	ldr	r3, [pc, #36]	; (8009830 <prvSwitchTimerLists+0xc0>)
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d1b1      	bne.n	8009778 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009814:	4b06      	ldr	r3, [pc, #24]	; (8009830 <prvSwitchTimerLists+0xc0>)
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800981a:	4b06      	ldr	r3, [pc, #24]	; (8009834 <prvSwitchTimerLists+0xc4>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	4a04      	ldr	r2, [pc, #16]	; (8009830 <prvSwitchTimerLists+0xc0>)
 8009820:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009822:	4a04      	ldr	r2, [pc, #16]	; (8009834 <prvSwitchTimerLists+0xc4>)
 8009824:	697b      	ldr	r3, [r7, #20]
 8009826:	6013      	str	r3, [r2, #0]
}
 8009828:	bf00      	nop
 800982a:	3718      	adds	r7, #24
 800982c:	46bd      	mov	sp, r7
 800982e:	bd80      	pop	{r7, pc}
 8009830:	200017dc 	.word	0x200017dc
 8009834:	200017e0 	.word	0x200017e0

08009838 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b082      	sub	sp, #8
 800983c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800983e:	f000 f969 	bl	8009b14 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009842:	4b15      	ldr	r3, [pc, #84]	; (8009898 <prvCheckForValidListAndQueue+0x60>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d120      	bne.n	800988c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800984a:	4814      	ldr	r0, [pc, #80]	; (800989c <prvCheckForValidListAndQueue+0x64>)
 800984c:	f7fe f848 	bl	80078e0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009850:	4813      	ldr	r0, [pc, #76]	; (80098a0 <prvCheckForValidListAndQueue+0x68>)
 8009852:	f7fe f845 	bl	80078e0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009856:	4b13      	ldr	r3, [pc, #76]	; (80098a4 <prvCheckForValidListAndQueue+0x6c>)
 8009858:	4a10      	ldr	r2, [pc, #64]	; (800989c <prvCheckForValidListAndQueue+0x64>)
 800985a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800985c:	4b12      	ldr	r3, [pc, #72]	; (80098a8 <prvCheckForValidListAndQueue+0x70>)
 800985e:	4a10      	ldr	r2, [pc, #64]	; (80098a0 <prvCheckForValidListAndQueue+0x68>)
 8009860:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009862:	2300      	movs	r3, #0
 8009864:	9300      	str	r3, [sp, #0]
 8009866:	4b11      	ldr	r3, [pc, #68]	; (80098ac <prvCheckForValidListAndQueue+0x74>)
 8009868:	4a11      	ldr	r2, [pc, #68]	; (80098b0 <prvCheckForValidListAndQueue+0x78>)
 800986a:	2110      	movs	r1, #16
 800986c:	200a      	movs	r0, #10
 800986e:	f7fe f953 	bl	8007b18 <xQueueGenericCreateStatic>
 8009872:	4603      	mov	r3, r0
 8009874:	4a08      	ldr	r2, [pc, #32]	; (8009898 <prvCheckForValidListAndQueue+0x60>)
 8009876:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009878:	4b07      	ldr	r3, [pc, #28]	; (8009898 <prvCheckForValidListAndQueue+0x60>)
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d005      	beq.n	800988c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009880:	4b05      	ldr	r3, [pc, #20]	; (8009898 <prvCheckForValidListAndQueue+0x60>)
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	490b      	ldr	r1, [pc, #44]	; (80098b4 <prvCheckForValidListAndQueue+0x7c>)
 8009886:	4618      	mov	r0, r3
 8009888:	f7fe fd6c 	bl	8008364 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800988c:	f000 f972 	bl	8009b74 <vPortExitCritical>
}
 8009890:	bf00      	nop
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}
 8009896:	bf00      	nop
 8009898:	200017e4 	.word	0x200017e4
 800989c:	200017b4 	.word	0x200017b4
 80098a0:	200017c8 	.word	0x200017c8
 80098a4:	200017dc 	.word	0x200017dc
 80098a8:	200017e0 	.word	0x200017e0
 80098ac:	20001890 	.word	0x20001890
 80098b0:	200017f0 	.word	0x200017f0
 80098b4:	0800e578 	.word	0x0800e578

080098b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80098b8:	b480      	push	{r7}
 80098ba:	b085      	sub	sp, #20
 80098bc:	af00      	add	r7, sp, #0
 80098be:	60f8      	str	r0, [r7, #12]
 80098c0:	60b9      	str	r1, [r7, #8]
 80098c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	3b04      	subs	r3, #4
 80098c8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80098d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	3b04      	subs	r3, #4
 80098d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	f023 0201 	bic.w	r2, r3, #1
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	3b04      	subs	r3, #4
 80098e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80098e8:	4a0c      	ldr	r2, [pc, #48]	; (800991c <pxPortInitialiseStack+0x64>)
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	3b14      	subs	r3, #20
 80098f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80098f4:	687a      	ldr	r2, [r7, #4]
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	3b04      	subs	r3, #4
 80098fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	f06f 0202 	mvn.w	r2, #2
 8009906:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	3b20      	subs	r3, #32
 800990c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800990e:	68fb      	ldr	r3, [r7, #12]
}
 8009910:	4618      	mov	r0, r3
 8009912:	3714      	adds	r7, #20
 8009914:	46bd      	mov	sp, r7
 8009916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991a:	4770      	bx	lr
 800991c:	08009921 	.word	0x08009921

08009920 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009920:	b480      	push	{r7}
 8009922:	b085      	sub	sp, #20
 8009924:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009926:	2300      	movs	r3, #0
 8009928:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800992a:	4b12      	ldr	r3, [pc, #72]	; (8009974 <prvTaskExitError+0x54>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009932:	d00a      	beq.n	800994a <prvTaskExitError+0x2a>
	__asm volatile
 8009934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009938:	f383 8811 	msr	BASEPRI, r3
 800993c:	f3bf 8f6f 	isb	sy
 8009940:	f3bf 8f4f 	dsb	sy
 8009944:	60fb      	str	r3, [r7, #12]
}
 8009946:	bf00      	nop
 8009948:	e7fe      	b.n	8009948 <prvTaskExitError+0x28>
	__asm volatile
 800994a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800994e:	f383 8811 	msr	BASEPRI, r3
 8009952:	f3bf 8f6f 	isb	sy
 8009956:	f3bf 8f4f 	dsb	sy
 800995a:	60bb      	str	r3, [r7, #8]
}
 800995c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800995e:	bf00      	nop
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d0fc      	beq.n	8009960 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009966:	bf00      	nop
 8009968:	bf00      	nop
 800996a:	3714      	adds	r7, #20
 800996c:	46bd      	mov	sp, r7
 800996e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009972:	4770      	bx	lr
 8009974:	20000018 	.word	0x20000018
	...

08009980 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009980:	4b07      	ldr	r3, [pc, #28]	; (80099a0 <pxCurrentTCBConst2>)
 8009982:	6819      	ldr	r1, [r3, #0]
 8009984:	6808      	ldr	r0, [r1, #0]
 8009986:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800998a:	f380 8809 	msr	PSP, r0
 800998e:	f3bf 8f6f 	isb	sy
 8009992:	f04f 0000 	mov.w	r0, #0
 8009996:	f380 8811 	msr	BASEPRI, r0
 800999a:	4770      	bx	lr
 800999c:	f3af 8000 	nop.w

080099a0 <pxCurrentTCBConst2>:
 80099a0:	200012b4 	.word	0x200012b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80099a4:	bf00      	nop
 80099a6:	bf00      	nop

080099a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80099a8:	4808      	ldr	r0, [pc, #32]	; (80099cc <prvPortStartFirstTask+0x24>)
 80099aa:	6800      	ldr	r0, [r0, #0]
 80099ac:	6800      	ldr	r0, [r0, #0]
 80099ae:	f380 8808 	msr	MSP, r0
 80099b2:	f04f 0000 	mov.w	r0, #0
 80099b6:	f380 8814 	msr	CONTROL, r0
 80099ba:	b662      	cpsie	i
 80099bc:	b661      	cpsie	f
 80099be:	f3bf 8f4f 	dsb	sy
 80099c2:	f3bf 8f6f 	isb	sy
 80099c6:	df00      	svc	0
 80099c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80099ca:	bf00      	nop
 80099cc:	e000ed08 	.word	0xe000ed08

080099d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b086      	sub	sp, #24
 80099d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80099d6:	4b46      	ldr	r3, [pc, #280]	; (8009af0 <xPortStartScheduler+0x120>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	4a46      	ldr	r2, [pc, #280]	; (8009af4 <xPortStartScheduler+0x124>)
 80099dc:	4293      	cmp	r3, r2
 80099de:	d10a      	bne.n	80099f6 <xPortStartScheduler+0x26>
	__asm volatile
 80099e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099e4:	f383 8811 	msr	BASEPRI, r3
 80099e8:	f3bf 8f6f 	isb	sy
 80099ec:	f3bf 8f4f 	dsb	sy
 80099f0:	613b      	str	r3, [r7, #16]
}
 80099f2:	bf00      	nop
 80099f4:	e7fe      	b.n	80099f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80099f6:	4b3e      	ldr	r3, [pc, #248]	; (8009af0 <xPortStartScheduler+0x120>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	4a3f      	ldr	r2, [pc, #252]	; (8009af8 <xPortStartScheduler+0x128>)
 80099fc:	4293      	cmp	r3, r2
 80099fe:	d10a      	bne.n	8009a16 <xPortStartScheduler+0x46>
	__asm volatile
 8009a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a04:	f383 8811 	msr	BASEPRI, r3
 8009a08:	f3bf 8f6f 	isb	sy
 8009a0c:	f3bf 8f4f 	dsb	sy
 8009a10:	60fb      	str	r3, [r7, #12]
}
 8009a12:	bf00      	nop
 8009a14:	e7fe      	b.n	8009a14 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009a16:	4b39      	ldr	r3, [pc, #228]	; (8009afc <xPortStartScheduler+0x12c>)
 8009a18:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	781b      	ldrb	r3, [r3, #0]
 8009a1e:	b2db      	uxtb	r3, r3
 8009a20:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	22ff      	movs	r2, #255	; 0xff
 8009a26:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009a28:	697b      	ldr	r3, [r7, #20]
 8009a2a:	781b      	ldrb	r3, [r3, #0]
 8009a2c:	b2db      	uxtb	r3, r3
 8009a2e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009a30:	78fb      	ldrb	r3, [r7, #3]
 8009a32:	b2db      	uxtb	r3, r3
 8009a34:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009a38:	b2da      	uxtb	r2, r3
 8009a3a:	4b31      	ldr	r3, [pc, #196]	; (8009b00 <xPortStartScheduler+0x130>)
 8009a3c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009a3e:	4b31      	ldr	r3, [pc, #196]	; (8009b04 <xPortStartScheduler+0x134>)
 8009a40:	2207      	movs	r2, #7
 8009a42:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009a44:	e009      	b.n	8009a5a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009a46:	4b2f      	ldr	r3, [pc, #188]	; (8009b04 <xPortStartScheduler+0x134>)
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	3b01      	subs	r3, #1
 8009a4c:	4a2d      	ldr	r2, [pc, #180]	; (8009b04 <xPortStartScheduler+0x134>)
 8009a4e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009a50:	78fb      	ldrb	r3, [r7, #3]
 8009a52:	b2db      	uxtb	r3, r3
 8009a54:	005b      	lsls	r3, r3, #1
 8009a56:	b2db      	uxtb	r3, r3
 8009a58:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009a5a:	78fb      	ldrb	r3, [r7, #3]
 8009a5c:	b2db      	uxtb	r3, r3
 8009a5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a62:	2b80      	cmp	r3, #128	; 0x80
 8009a64:	d0ef      	beq.n	8009a46 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009a66:	4b27      	ldr	r3, [pc, #156]	; (8009b04 <xPortStartScheduler+0x134>)
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f1c3 0307 	rsb	r3, r3, #7
 8009a6e:	2b04      	cmp	r3, #4
 8009a70:	d00a      	beq.n	8009a88 <xPortStartScheduler+0xb8>
	__asm volatile
 8009a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a76:	f383 8811 	msr	BASEPRI, r3
 8009a7a:	f3bf 8f6f 	isb	sy
 8009a7e:	f3bf 8f4f 	dsb	sy
 8009a82:	60bb      	str	r3, [r7, #8]
}
 8009a84:	bf00      	nop
 8009a86:	e7fe      	b.n	8009a86 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009a88:	4b1e      	ldr	r3, [pc, #120]	; (8009b04 <xPortStartScheduler+0x134>)
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	021b      	lsls	r3, r3, #8
 8009a8e:	4a1d      	ldr	r2, [pc, #116]	; (8009b04 <xPortStartScheduler+0x134>)
 8009a90:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009a92:	4b1c      	ldr	r3, [pc, #112]	; (8009b04 <xPortStartScheduler+0x134>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009a9a:	4a1a      	ldr	r2, [pc, #104]	; (8009b04 <xPortStartScheduler+0x134>)
 8009a9c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	b2da      	uxtb	r2, r3
 8009aa2:	697b      	ldr	r3, [r7, #20]
 8009aa4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009aa6:	4b18      	ldr	r3, [pc, #96]	; (8009b08 <xPortStartScheduler+0x138>)
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	4a17      	ldr	r2, [pc, #92]	; (8009b08 <xPortStartScheduler+0x138>)
 8009aac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009ab0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009ab2:	4b15      	ldr	r3, [pc, #84]	; (8009b08 <xPortStartScheduler+0x138>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	4a14      	ldr	r2, [pc, #80]	; (8009b08 <xPortStartScheduler+0x138>)
 8009ab8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009abc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009abe:	f000 f8dd 	bl	8009c7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009ac2:	4b12      	ldr	r3, [pc, #72]	; (8009b0c <xPortStartScheduler+0x13c>)
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009ac8:	f000 f8fc 	bl	8009cc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009acc:	4b10      	ldr	r3, [pc, #64]	; (8009b10 <xPortStartScheduler+0x140>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	4a0f      	ldr	r2, [pc, #60]	; (8009b10 <xPortStartScheduler+0x140>)
 8009ad2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009ad6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009ad8:	f7ff ff66 	bl	80099a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009adc:	f7ff f852 	bl	8008b84 <vTaskSwitchContext>
	prvTaskExitError();
 8009ae0:	f7ff ff1e 	bl	8009920 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009ae4:	2300      	movs	r3, #0
}
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	3718      	adds	r7, #24
 8009aea:	46bd      	mov	sp, r7
 8009aec:	bd80      	pop	{r7, pc}
 8009aee:	bf00      	nop
 8009af0:	e000ed00 	.word	0xe000ed00
 8009af4:	410fc271 	.word	0x410fc271
 8009af8:	410fc270 	.word	0x410fc270
 8009afc:	e000e400 	.word	0xe000e400
 8009b00:	200018e0 	.word	0x200018e0
 8009b04:	200018e4 	.word	0x200018e4
 8009b08:	e000ed20 	.word	0xe000ed20
 8009b0c:	20000018 	.word	0x20000018
 8009b10:	e000ef34 	.word	0xe000ef34

08009b14 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009b14:	b480      	push	{r7}
 8009b16:	b083      	sub	sp, #12
 8009b18:	af00      	add	r7, sp, #0
	__asm volatile
 8009b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b1e:	f383 8811 	msr	BASEPRI, r3
 8009b22:	f3bf 8f6f 	isb	sy
 8009b26:	f3bf 8f4f 	dsb	sy
 8009b2a:	607b      	str	r3, [r7, #4]
}
 8009b2c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009b2e:	4b0f      	ldr	r3, [pc, #60]	; (8009b6c <vPortEnterCritical+0x58>)
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	3301      	adds	r3, #1
 8009b34:	4a0d      	ldr	r2, [pc, #52]	; (8009b6c <vPortEnterCritical+0x58>)
 8009b36:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009b38:	4b0c      	ldr	r3, [pc, #48]	; (8009b6c <vPortEnterCritical+0x58>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	2b01      	cmp	r3, #1
 8009b3e:	d10f      	bne.n	8009b60 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009b40:	4b0b      	ldr	r3, [pc, #44]	; (8009b70 <vPortEnterCritical+0x5c>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	b2db      	uxtb	r3, r3
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d00a      	beq.n	8009b60 <vPortEnterCritical+0x4c>
	__asm volatile
 8009b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b4e:	f383 8811 	msr	BASEPRI, r3
 8009b52:	f3bf 8f6f 	isb	sy
 8009b56:	f3bf 8f4f 	dsb	sy
 8009b5a:	603b      	str	r3, [r7, #0]
}
 8009b5c:	bf00      	nop
 8009b5e:	e7fe      	b.n	8009b5e <vPortEnterCritical+0x4a>
	}
}
 8009b60:	bf00      	nop
 8009b62:	370c      	adds	r7, #12
 8009b64:	46bd      	mov	sp, r7
 8009b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6a:	4770      	bx	lr
 8009b6c:	20000018 	.word	0x20000018
 8009b70:	e000ed04 	.word	0xe000ed04

08009b74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009b74:	b480      	push	{r7}
 8009b76:	b083      	sub	sp, #12
 8009b78:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009b7a:	4b12      	ldr	r3, [pc, #72]	; (8009bc4 <vPortExitCritical+0x50>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d10a      	bne.n	8009b98 <vPortExitCritical+0x24>
	__asm volatile
 8009b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b86:	f383 8811 	msr	BASEPRI, r3
 8009b8a:	f3bf 8f6f 	isb	sy
 8009b8e:	f3bf 8f4f 	dsb	sy
 8009b92:	607b      	str	r3, [r7, #4]
}
 8009b94:	bf00      	nop
 8009b96:	e7fe      	b.n	8009b96 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009b98:	4b0a      	ldr	r3, [pc, #40]	; (8009bc4 <vPortExitCritical+0x50>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	3b01      	subs	r3, #1
 8009b9e:	4a09      	ldr	r2, [pc, #36]	; (8009bc4 <vPortExitCritical+0x50>)
 8009ba0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009ba2:	4b08      	ldr	r3, [pc, #32]	; (8009bc4 <vPortExitCritical+0x50>)
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d105      	bne.n	8009bb6 <vPortExitCritical+0x42>
 8009baa:	2300      	movs	r3, #0
 8009bac:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	f383 8811 	msr	BASEPRI, r3
}
 8009bb4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009bb6:	bf00      	nop
 8009bb8:	370c      	adds	r7, #12
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc0:	4770      	bx	lr
 8009bc2:	bf00      	nop
 8009bc4:	20000018 	.word	0x20000018
	...

08009bd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009bd0:	f3ef 8009 	mrs	r0, PSP
 8009bd4:	f3bf 8f6f 	isb	sy
 8009bd8:	4b15      	ldr	r3, [pc, #84]	; (8009c30 <pxCurrentTCBConst>)
 8009bda:	681a      	ldr	r2, [r3, #0]
 8009bdc:	f01e 0f10 	tst.w	lr, #16
 8009be0:	bf08      	it	eq
 8009be2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009be6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bea:	6010      	str	r0, [r2, #0]
 8009bec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009bf0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009bf4:	f380 8811 	msr	BASEPRI, r0
 8009bf8:	f3bf 8f4f 	dsb	sy
 8009bfc:	f3bf 8f6f 	isb	sy
 8009c00:	f7fe ffc0 	bl	8008b84 <vTaskSwitchContext>
 8009c04:	f04f 0000 	mov.w	r0, #0
 8009c08:	f380 8811 	msr	BASEPRI, r0
 8009c0c:	bc09      	pop	{r0, r3}
 8009c0e:	6819      	ldr	r1, [r3, #0]
 8009c10:	6808      	ldr	r0, [r1, #0]
 8009c12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c16:	f01e 0f10 	tst.w	lr, #16
 8009c1a:	bf08      	it	eq
 8009c1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009c20:	f380 8809 	msr	PSP, r0
 8009c24:	f3bf 8f6f 	isb	sy
 8009c28:	4770      	bx	lr
 8009c2a:	bf00      	nop
 8009c2c:	f3af 8000 	nop.w

08009c30 <pxCurrentTCBConst>:
 8009c30:	200012b4 	.word	0x200012b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009c34:	bf00      	nop
 8009c36:	bf00      	nop

08009c38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b082      	sub	sp, #8
 8009c3c:	af00      	add	r7, sp, #0
	__asm volatile
 8009c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c42:	f383 8811 	msr	BASEPRI, r3
 8009c46:	f3bf 8f6f 	isb	sy
 8009c4a:	f3bf 8f4f 	dsb	sy
 8009c4e:	607b      	str	r3, [r7, #4]
}
 8009c50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009c52:	f7fe fedd 	bl	8008a10 <xTaskIncrementTick>
 8009c56:	4603      	mov	r3, r0
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d003      	beq.n	8009c64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009c5c:	4b06      	ldr	r3, [pc, #24]	; (8009c78 <xPortSysTickHandler+0x40>)
 8009c5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c62:	601a      	str	r2, [r3, #0]
 8009c64:	2300      	movs	r3, #0
 8009c66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	f383 8811 	msr	BASEPRI, r3
}
 8009c6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009c70:	bf00      	nop
 8009c72:	3708      	adds	r7, #8
 8009c74:	46bd      	mov	sp, r7
 8009c76:	bd80      	pop	{r7, pc}
 8009c78:	e000ed04 	.word	0xe000ed04

08009c7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009c7c:	b480      	push	{r7}
 8009c7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009c80:	4b0b      	ldr	r3, [pc, #44]	; (8009cb0 <vPortSetupTimerInterrupt+0x34>)
 8009c82:	2200      	movs	r2, #0
 8009c84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009c86:	4b0b      	ldr	r3, [pc, #44]	; (8009cb4 <vPortSetupTimerInterrupt+0x38>)
 8009c88:	2200      	movs	r2, #0
 8009c8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009c8c:	4b0a      	ldr	r3, [pc, #40]	; (8009cb8 <vPortSetupTimerInterrupt+0x3c>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	4a0a      	ldr	r2, [pc, #40]	; (8009cbc <vPortSetupTimerInterrupt+0x40>)
 8009c92:	fba2 2303 	umull	r2, r3, r2, r3
 8009c96:	099b      	lsrs	r3, r3, #6
 8009c98:	4a09      	ldr	r2, [pc, #36]	; (8009cc0 <vPortSetupTimerInterrupt+0x44>)
 8009c9a:	3b01      	subs	r3, #1
 8009c9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009c9e:	4b04      	ldr	r3, [pc, #16]	; (8009cb0 <vPortSetupTimerInterrupt+0x34>)
 8009ca0:	2207      	movs	r2, #7
 8009ca2:	601a      	str	r2, [r3, #0]
}
 8009ca4:	bf00      	nop
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cac:	4770      	bx	lr
 8009cae:	bf00      	nop
 8009cb0:	e000e010 	.word	0xe000e010
 8009cb4:	e000e018 	.word	0xe000e018
 8009cb8:	2000000c 	.word	0x2000000c
 8009cbc:	10624dd3 	.word	0x10624dd3
 8009cc0:	e000e014 	.word	0xe000e014

08009cc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009cc4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009cd4 <vPortEnableVFP+0x10>
 8009cc8:	6801      	ldr	r1, [r0, #0]
 8009cca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009cce:	6001      	str	r1, [r0, #0]
 8009cd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009cd2:	bf00      	nop
 8009cd4:	e000ed88 	.word	0xe000ed88

08009cd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009cd8:	b480      	push	{r7}
 8009cda:	b085      	sub	sp, #20
 8009cdc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009cde:	f3ef 8305 	mrs	r3, IPSR
 8009ce2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	2b0f      	cmp	r3, #15
 8009ce8:	d914      	bls.n	8009d14 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009cea:	4a17      	ldr	r2, [pc, #92]	; (8009d48 <vPortValidateInterruptPriority+0x70>)
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	4413      	add	r3, r2
 8009cf0:	781b      	ldrb	r3, [r3, #0]
 8009cf2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009cf4:	4b15      	ldr	r3, [pc, #84]	; (8009d4c <vPortValidateInterruptPriority+0x74>)
 8009cf6:	781b      	ldrb	r3, [r3, #0]
 8009cf8:	7afa      	ldrb	r2, [r7, #11]
 8009cfa:	429a      	cmp	r2, r3
 8009cfc:	d20a      	bcs.n	8009d14 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8009cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d02:	f383 8811 	msr	BASEPRI, r3
 8009d06:	f3bf 8f6f 	isb	sy
 8009d0a:	f3bf 8f4f 	dsb	sy
 8009d0e:	607b      	str	r3, [r7, #4]
}
 8009d10:	bf00      	nop
 8009d12:	e7fe      	b.n	8009d12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009d14:	4b0e      	ldr	r3, [pc, #56]	; (8009d50 <vPortValidateInterruptPriority+0x78>)
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009d1c:	4b0d      	ldr	r3, [pc, #52]	; (8009d54 <vPortValidateInterruptPriority+0x7c>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	429a      	cmp	r2, r3
 8009d22:	d90a      	bls.n	8009d3a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d28:	f383 8811 	msr	BASEPRI, r3
 8009d2c:	f3bf 8f6f 	isb	sy
 8009d30:	f3bf 8f4f 	dsb	sy
 8009d34:	603b      	str	r3, [r7, #0]
}
 8009d36:	bf00      	nop
 8009d38:	e7fe      	b.n	8009d38 <vPortValidateInterruptPriority+0x60>
	}
 8009d3a:	bf00      	nop
 8009d3c:	3714      	adds	r7, #20
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d44:	4770      	bx	lr
 8009d46:	bf00      	nop
 8009d48:	e000e3f0 	.word	0xe000e3f0
 8009d4c:	200018e0 	.word	0x200018e0
 8009d50:	e000ed0c 	.word	0xe000ed0c
 8009d54:	200018e4 	.word	0x200018e4

08009d58 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b08a      	sub	sp, #40	; 0x28
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009d60:	2300      	movs	r3, #0
 8009d62:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009d64:	f7fe fd98 	bl	8008898 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009d68:	4b5b      	ldr	r3, [pc, #364]	; (8009ed8 <pvPortMalloc+0x180>)
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d101      	bne.n	8009d74 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009d70:	f000 f920 	bl	8009fb4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009d74:	4b59      	ldr	r3, [pc, #356]	; (8009edc <pvPortMalloc+0x184>)
 8009d76:	681a      	ldr	r2, [r3, #0]
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	4013      	ands	r3, r2
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	f040 8093 	bne.w	8009ea8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d01d      	beq.n	8009dc4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009d88:	2208      	movs	r2, #8
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	4413      	add	r3, r2
 8009d8e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	f003 0307 	and.w	r3, r3, #7
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d014      	beq.n	8009dc4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f023 0307 	bic.w	r3, r3, #7
 8009da0:	3308      	adds	r3, #8
 8009da2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	f003 0307 	and.w	r3, r3, #7
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d00a      	beq.n	8009dc4 <pvPortMalloc+0x6c>
	__asm volatile
 8009dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009db2:	f383 8811 	msr	BASEPRI, r3
 8009db6:	f3bf 8f6f 	isb	sy
 8009dba:	f3bf 8f4f 	dsb	sy
 8009dbe:	617b      	str	r3, [r7, #20]
}
 8009dc0:	bf00      	nop
 8009dc2:	e7fe      	b.n	8009dc2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d06e      	beq.n	8009ea8 <pvPortMalloc+0x150>
 8009dca:	4b45      	ldr	r3, [pc, #276]	; (8009ee0 <pvPortMalloc+0x188>)
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	687a      	ldr	r2, [r7, #4]
 8009dd0:	429a      	cmp	r2, r3
 8009dd2:	d869      	bhi.n	8009ea8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009dd4:	4b43      	ldr	r3, [pc, #268]	; (8009ee4 <pvPortMalloc+0x18c>)
 8009dd6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009dd8:	4b42      	ldr	r3, [pc, #264]	; (8009ee4 <pvPortMalloc+0x18c>)
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009dde:	e004      	b.n	8009dea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009de2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dec:	685b      	ldr	r3, [r3, #4]
 8009dee:	687a      	ldr	r2, [r7, #4]
 8009df0:	429a      	cmp	r2, r3
 8009df2:	d903      	bls.n	8009dfc <pvPortMalloc+0xa4>
 8009df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d1f1      	bne.n	8009de0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009dfc:	4b36      	ldr	r3, [pc, #216]	; (8009ed8 <pvPortMalloc+0x180>)
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e02:	429a      	cmp	r2, r3
 8009e04:	d050      	beq.n	8009ea8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009e06:	6a3b      	ldr	r3, [r7, #32]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	2208      	movs	r2, #8
 8009e0c:	4413      	add	r3, r2
 8009e0e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e12:	681a      	ldr	r2, [r3, #0]
 8009e14:	6a3b      	ldr	r3, [r7, #32]
 8009e16:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e1a:	685a      	ldr	r2, [r3, #4]
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	1ad2      	subs	r2, r2, r3
 8009e20:	2308      	movs	r3, #8
 8009e22:	005b      	lsls	r3, r3, #1
 8009e24:	429a      	cmp	r2, r3
 8009e26:	d91f      	bls.n	8009e68 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009e28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	4413      	add	r3, r2
 8009e2e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009e30:	69bb      	ldr	r3, [r7, #24]
 8009e32:	f003 0307 	and.w	r3, r3, #7
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d00a      	beq.n	8009e50 <pvPortMalloc+0xf8>
	__asm volatile
 8009e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e3e:	f383 8811 	msr	BASEPRI, r3
 8009e42:	f3bf 8f6f 	isb	sy
 8009e46:	f3bf 8f4f 	dsb	sy
 8009e4a:	613b      	str	r3, [r7, #16]
}
 8009e4c:	bf00      	nop
 8009e4e:	e7fe      	b.n	8009e4e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e52:	685a      	ldr	r2, [r3, #4]
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	1ad2      	subs	r2, r2, r3
 8009e58:	69bb      	ldr	r3, [r7, #24]
 8009e5a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e5e:	687a      	ldr	r2, [r7, #4]
 8009e60:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009e62:	69b8      	ldr	r0, [r7, #24]
 8009e64:	f000 f908 	bl	800a078 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009e68:	4b1d      	ldr	r3, [pc, #116]	; (8009ee0 <pvPortMalloc+0x188>)
 8009e6a:	681a      	ldr	r2, [r3, #0]
 8009e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e6e:	685b      	ldr	r3, [r3, #4]
 8009e70:	1ad3      	subs	r3, r2, r3
 8009e72:	4a1b      	ldr	r2, [pc, #108]	; (8009ee0 <pvPortMalloc+0x188>)
 8009e74:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009e76:	4b1a      	ldr	r3, [pc, #104]	; (8009ee0 <pvPortMalloc+0x188>)
 8009e78:	681a      	ldr	r2, [r3, #0]
 8009e7a:	4b1b      	ldr	r3, [pc, #108]	; (8009ee8 <pvPortMalloc+0x190>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	429a      	cmp	r2, r3
 8009e80:	d203      	bcs.n	8009e8a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009e82:	4b17      	ldr	r3, [pc, #92]	; (8009ee0 <pvPortMalloc+0x188>)
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	4a18      	ldr	r2, [pc, #96]	; (8009ee8 <pvPortMalloc+0x190>)
 8009e88:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e8c:	685a      	ldr	r2, [r3, #4]
 8009e8e:	4b13      	ldr	r3, [pc, #76]	; (8009edc <pvPortMalloc+0x184>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	431a      	orrs	r2, r3
 8009e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e96:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009e9e:	4b13      	ldr	r3, [pc, #76]	; (8009eec <pvPortMalloc+0x194>)
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	3301      	adds	r3, #1
 8009ea4:	4a11      	ldr	r2, [pc, #68]	; (8009eec <pvPortMalloc+0x194>)
 8009ea6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009ea8:	f7fe fd04 	bl	80088b4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009eac:	69fb      	ldr	r3, [r7, #28]
 8009eae:	f003 0307 	and.w	r3, r3, #7
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d00a      	beq.n	8009ecc <pvPortMalloc+0x174>
	__asm volatile
 8009eb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eba:	f383 8811 	msr	BASEPRI, r3
 8009ebe:	f3bf 8f6f 	isb	sy
 8009ec2:	f3bf 8f4f 	dsb	sy
 8009ec6:	60fb      	str	r3, [r7, #12]
}
 8009ec8:	bf00      	nop
 8009eca:	e7fe      	b.n	8009eca <pvPortMalloc+0x172>
	return pvReturn;
 8009ecc:	69fb      	ldr	r3, [r7, #28]
}
 8009ece:	4618      	mov	r0, r3
 8009ed0:	3728      	adds	r7, #40	; 0x28
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bd80      	pop	{r7, pc}
 8009ed6:	bf00      	nop
 8009ed8:	200054f0 	.word	0x200054f0
 8009edc:	20005504 	.word	0x20005504
 8009ee0:	200054f4 	.word	0x200054f4
 8009ee4:	200054e8 	.word	0x200054e8
 8009ee8:	200054f8 	.word	0x200054f8
 8009eec:	200054fc 	.word	0x200054fc

08009ef0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b086      	sub	sp, #24
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d04d      	beq.n	8009f9e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009f02:	2308      	movs	r3, #8
 8009f04:	425b      	negs	r3, r3
 8009f06:	697a      	ldr	r2, [r7, #20]
 8009f08:	4413      	add	r3, r2
 8009f0a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009f10:	693b      	ldr	r3, [r7, #16]
 8009f12:	685a      	ldr	r2, [r3, #4]
 8009f14:	4b24      	ldr	r3, [pc, #144]	; (8009fa8 <vPortFree+0xb8>)
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	4013      	ands	r3, r2
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d10a      	bne.n	8009f34 <vPortFree+0x44>
	__asm volatile
 8009f1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f22:	f383 8811 	msr	BASEPRI, r3
 8009f26:	f3bf 8f6f 	isb	sy
 8009f2a:	f3bf 8f4f 	dsb	sy
 8009f2e:	60fb      	str	r3, [r7, #12]
}
 8009f30:	bf00      	nop
 8009f32:	e7fe      	b.n	8009f32 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009f34:	693b      	ldr	r3, [r7, #16]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d00a      	beq.n	8009f52 <vPortFree+0x62>
	__asm volatile
 8009f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f40:	f383 8811 	msr	BASEPRI, r3
 8009f44:	f3bf 8f6f 	isb	sy
 8009f48:	f3bf 8f4f 	dsb	sy
 8009f4c:	60bb      	str	r3, [r7, #8]
}
 8009f4e:	bf00      	nop
 8009f50:	e7fe      	b.n	8009f50 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009f52:	693b      	ldr	r3, [r7, #16]
 8009f54:	685a      	ldr	r2, [r3, #4]
 8009f56:	4b14      	ldr	r3, [pc, #80]	; (8009fa8 <vPortFree+0xb8>)
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	4013      	ands	r3, r2
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d01e      	beq.n	8009f9e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009f60:	693b      	ldr	r3, [r7, #16]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d11a      	bne.n	8009f9e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009f68:	693b      	ldr	r3, [r7, #16]
 8009f6a:	685a      	ldr	r2, [r3, #4]
 8009f6c:	4b0e      	ldr	r3, [pc, #56]	; (8009fa8 <vPortFree+0xb8>)
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	43db      	mvns	r3, r3
 8009f72:	401a      	ands	r2, r3
 8009f74:	693b      	ldr	r3, [r7, #16]
 8009f76:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009f78:	f7fe fc8e 	bl	8008898 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009f7c:	693b      	ldr	r3, [r7, #16]
 8009f7e:	685a      	ldr	r2, [r3, #4]
 8009f80:	4b0a      	ldr	r3, [pc, #40]	; (8009fac <vPortFree+0xbc>)
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	4413      	add	r3, r2
 8009f86:	4a09      	ldr	r2, [pc, #36]	; (8009fac <vPortFree+0xbc>)
 8009f88:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009f8a:	6938      	ldr	r0, [r7, #16]
 8009f8c:	f000 f874 	bl	800a078 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009f90:	4b07      	ldr	r3, [pc, #28]	; (8009fb0 <vPortFree+0xc0>)
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	3301      	adds	r3, #1
 8009f96:	4a06      	ldr	r2, [pc, #24]	; (8009fb0 <vPortFree+0xc0>)
 8009f98:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009f9a:	f7fe fc8b 	bl	80088b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009f9e:	bf00      	nop
 8009fa0:	3718      	adds	r7, #24
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	bd80      	pop	{r7, pc}
 8009fa6:	bf00      	nop
 8009fa8:	20005504 	.word	0x20005504
 8009fac:	200054f4 	.word	0x200054f4
 8009fb0:	20005500 	.word	0x20005500

08009fb4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009fb4:	b480      	push	{r7}
 8009fb6:	b085      	sub	sp, #20
 8009fb8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009fba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8009fbe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009fc0:	4b27      	ldr	r3, [pc, #156]	; (800a060 <prvHeapInit+0xac>)
 8009fc2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	f003 0307 	and.w	r3, r3, #7
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d00c      	beq.n	8009fe8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	3307      	adds	r3, #7
 8009fd2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	f023 0307 	bic.w	r3, r3, #7
 8009fda:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009fdc:	68ba      	ldr	r2, [r7, #8]
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	1ad3      	subs	r3, r2, r3
 8009fe2:	4a1f      	ldr	r2, [pc, #124]	; (800a060 <prvHeapInit+0xac>)
 8009fe4:	4413      	add	r3, r2
 8009fe6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009fec:	4a1d      	ldr	r2, [pc, #116]	; (800a064 <prvHeapInit+0xb0>)
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009ff2:	4b1c      	ldr	r3, [pc, #112]	; (800a064 <prvHeapInit+0xb0>)
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	68ba      	ldr	r2, [r7, #8]
 8009ffc:	4413      	add	r3, r2
 8009ffe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a000:	2208      	movs	r2, #8
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	1a9b      	subs	r3, r3, r2
 800a006:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	f023 0307 	bic.w	r3, r3, #7
 800a00e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	4a15      	ldr	r2, [pc, #84]	; (800a068 <prvHeapInit+0xb4>)
 800a014:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a016:	4b14      	ldr	r3, [pc, #80]	; (800a068 <prvHeapInit+0xb4>)
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	2200      	movs	r2, #0
 800a01c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a01e:	4b12      	ldr	r3, [pc, #72]	; (800a068 <prvHeapInit+0xb4>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	2200      	movs	r2, #0
 800a024:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	68fa      	ldr	r2, [r7, #12]
 800a02e:	1ad2      	subs	r2, r2, r3
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a034:	4b0c      	ldr	r3, [pc, #48]	; (800a068 <prvHeapInit+0xb4>)
 800a036:	681a      	ldr	r2, [r3, #0]
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	685b      	ldr	r3, [r3, #4]
 800a040:	4a0a      	ldr	r2, [pc, #40]	; (800a06c <prvHeapInit+0xb8>)
 800a042:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	685b      	ldr	r3, [r3, #4]
 800a048:	4a09      	ldr	r2, [pc, #36]	; (800a070 <prvHeapInit+0xbc>)
 800a04a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a04c:	4b09      	ldr	r3, [pc, #36]	; (800a074 <prvHeapInit+0xc0>)
 800a04e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a052:	601a      	str	r2, [r3, #0]
}
 800a054:	bf00      	nop
 800a056:	3714      	adds	r7, #20
 800a058:	46bd      	mov	sp, r7
 800a05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05e:	4770      	bx	lr
 800a060:	200018e8 	.word	0x200018e8
 800a064:	200054e8 	.word	0x200054e8
 800a068:	200054f0 	.word	0x200054f0
 800a06c:	200054f8 	.word	0x200054f8
 800a070:	200054f4 	.word	0x200054f4
 800a074:	20005504 	.word	0x20005504

0800a078 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a078:	b480      	push	{r7}
 800a07a:	b085      	sub	sp, #20
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a080:	4b28      	ldr	r3, [pc, #160]	; (800a124 <prvInsertBlockIntoFreeList+0xac>)
 800a082:	60fb      	str	r3, [r7, #12]
 800a084:	e002      	b.n	800a08c <prvInsertBlockIntoFreeList+0x14>
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	60fb      	str	r3, [r7, #12]
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	687a      	ldr	r2, [r7, #4]
 800a092:	429a      	cmp	r2, r3
 800a094:	d8f7      	bhi.n	800a086 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	68ba      	ldr	r2, [r7, #8]
 800a0a0:	4413      	add	r3, r2
 800a0a2:	687a      	ldr	r2, [r7, #4]
 800a0a4:	429a      	cmp	r2, r3
 800a0a6:	d108      	bne.n	800a0ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	685a      	ldr	r2, [r3, #4]
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	685b      	ldr	r3, [r3, #4]
 800a0b0:	441a      	add	r2, r3
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	685b      	ldr	r3, [r3, #4]
 800a0c2:	68ba      	ldr	r2, [r7, #8]
 800a0c4:	441a      	add	r2, r3
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	429a      	cmp	r2, r3
 800a0cc:	d118      	bne.n	800a100 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	681a      	ldr	r2, [r3, #0]
 800a0d2:	4b15      	ldr	r3, [pc, #84]	; (800a128 <prvInsertBlockIntoFreeList+0xb0>)
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	429a      	cmp	r2, r3
 800a0d8:	d00d      	beq.n	800a0f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	685a      	ldr	r2, [r3, #4]
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	685b      	ldr	r3, [r3, #4]
 800a0e4:	441a      	add	r2, r3
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	681a      	ldr	r2, [r3, #0]
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	601a      	str	r2, [r3, #0]
 800a0f4:	e008      	b.n	800a108 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a0f6:	4b0c      	ldr	r3, [pc, #48]	; (800a128 <prvInsertBlockIntoFreeList+0xb0>)
 800a0f8:	681a      	ldr	r2, [r3, #0]
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	601a      	str	r2, [r3, #0]
 800a0fe:	e003      	b.n	800a108 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	681a      	ldr	r2, [r3, #0]
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a108:	68fa      	ldr	r2, [r7, #12]
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	429a      	cmp	r2, r3
 800a10e:	d002      	beq.n	800a116 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	687a      	ldr	r2, [r7, #4]
 800a114:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a116:	bf00      	nop
 800a118:	3714      	adds	r7, #20
 800a11a:	46bd      	mov	sp, r7
 800a11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a120:	4770      	bx	lr
 800a122:	bf00      	nop
 800a124:	200054e8 	.word	0x200054e8
 800a128:	200054f0 	.word	0x200054f0

0800a12c <atoi>:
 800a12c:	220a      	movs	r2, #10
 800a12e:	2100      	movs	r1, #0
 800a130:	f000 bdc4 	b.w	800acbc <strtol>

0800a134 <gcvt>:
 800a134:	b530      	push	{r4, r5, lr}
 800a136:	2200      	movs	r2, #0
 800a138:	b085      	sub	sp, #20
 800a13a:	460c      	mov	r4, r1
 800a13c:	4605      	mov	r5, r0
 800a13e:	2300      	movs	r3, #0
 800a140:	ec51 0b10 	vmov	r0, r1, d0
 800a144:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a148:	f7f6 fcc8 	bl	8000adc <__aeabi_dcmplt>
 800a14c:	ed9d 0b02 	vldr	d0, [sp, #8]
 800a150:	4622      	mov	r2, r4
 800a152:	b118      	cbz	r0, 800a15c <gcvt+0x28>
 800a154:	232d      	movs	r3, #45	; 0x2d
 800a156:	f802 3b01 	strb.w	r3, [r2], #1
 800a15a:	3d01      	subs	r5, #1
 800a15c:	2300      	movs	r3, #0
 800a15e:	4806      	ldr	r0, [pc, #24]	; (800a178 <gcvt+0x44>)
 800a160:	9300      	str	r3, [sp, #0]
 800a162:	4629      	mov	r1, r5
 800a164:	2367      	movs	r3, #103	; 0x67
 800a166:	6800      	ldr	r0, [r0, #0]
 800a168:	f001 fca6 	bl	800bab8 <_gcvt>
 800a16c:	2800      	cmp	r0, #0
 800a16e:	bf14      	ite	ne
 800a170:	4620      	movne	r0, r4
 800a172:	2000      	moveq	r0, #0
 800a174:	b005      	add	sp, #20
 800a176:	bd30      	pop	{r4, r5, pc}
 800a178:	2000001c 	.word	0x2000001c

0800a17c <__errno>:
 800a17c:	4b01      	ldr	r3, [pc, #4]	; (800a184 <__errno+0x8>)
 800a17e:	6818      	ldr	r0, [r3, #0]
 800a180:	4770      	bx	lr
 800a182:	bf00      	nop
 800a184:	2000001c 	.word	0x2000001c

0800a188 <__libc_init_array>:
 800a188:	b570      	push	{r4, r5, r6, lr}
 800a18a:	4d0d      	ldr	r5, [pc, #52]	; (800a1c0 <__libc_init_array+0x38>)
 800a18c:	4c0d      	ldr	r4, [pc, #52]	; (800a1c4 <__libc_init_array+0x3c>)
 800a18e:	1b64      	subs	r4, r4, r5
 800a190:	10a4      	asrs	r4, r4, #2
 800a192:	2600      	movs	r6, #0
 800a194:	42a6      	cmp	r6, r4
 800a196:	d109      	bne.n	800a1ac <__libc_init_array+0x24>
 800a198:	4d0b      	ldr	r5, [pc, #44]	; (800a1c8 <__libc_init_array+0x40>)
 800a19a:	4c0c      	ldr	r4, [pc, #48]	; (800a1cc <__libc_init_array+0x44>)
 800a19c:	f004 f8de 	bl	800e35c <_init>
 800a1a0:	1b64      	subs	r4, r4, r5
 800a1a2:	10a4      	asrs	r4, r4, #2
 800a1a4:	2600      	movs	r6, #0
 800a1a6:	42a6      	cmp	r6, r4
 800a1a8:	d105      	bne.n	800a1b6 <__libc_init_array+0x2e>
 800a1aa:	bd70      	pop	{r4, r5, r6, pc}
 800a1ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1b0:	4798      	blx	r3
 800a1b2:	3601      	adds	r6, #1
 800a1b4:	e7ee      	b.n	800a194 <__libc_init_array+0xc>
 800a1b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1ba:	4798      	blx	r3
 800a1bc:	3601      	adds	r6, #1
 800a1be:	e7f2      	b.n	800a1a6 <__libc_init_array+0x1e>
 800a1c0:	0800ea98 	.word	0x0800ea98
 800a1c4:	0800ea98 	.word	0x0800ea98
 800a1c8:	0800ea98 	.word	0x0800ea98
 800a1cc:	0800ea9c 	.word	0x0800ea9c

0800a1d0 <memcpy>:
 800a1d0:	440a      	add	r2, r1
 800a1d2:	4291      	cmp	r1, r2
 800a1d4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a1d8:	d100      	bne.n	800a1dc <memcpy+0xc>
 800a1da:	4770      	bx	lr
 800a1dc:	b510      	push	{r4, lr}
 800a1de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a1e6:	4291      	cmp	r1, r2
 800a1e8:	d1f9      	bne.n	800a1de <memcpy+0xe>
 800a1ea:	bd10      	pop	{r4, pc}

0800a1ec <memset>:
 800a1ec:	4402      	add	r2, r0
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	d100      	bne.n	800a1f6 <memset+0xa>
 800a1f4:	4770      	bx	lr
 800a1f6:	f803 1b01 	strb.w	r1, [r3], #1
 800a1fa:	e7f9      	b.n	800a1f0 <memset+0x4>

0800a1fc <__cvt>:
 800a1fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a200:	ec55 4b10 	vmov	r4, r5, d0
 800a204:	2d00      	cmp	r5, #0
 800a206:	460e      	mov	r6, r1
 800a208:	4619      	mov	r1, r3
 800a20a:	462b      	mov	r3, r5
 800a20c:	bfbb      	ittet	lt
 800a20e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a212:	461d      	movlt	r5, r3
 800a214:	2300      	movge	r3, #0
 800a216:	232d      	movlt	r3, #45	; 0x2d
 800a218:	700b      	strb	r3, [r1, #0]
 800a21a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a21c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a220:	4691      	mov	r9, r2
 800a222:	f023 0820 	bic.w	r8, r3, #32
 800a226:	bfbc      	itt	lt
 800a228:	4622      	movlt	r2, r4
 800a22a:	4614      	movlt	r4, r2
 800a22c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a230:	d005      	beq.n	800a23e <__cvt+0x42>
 800a232:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a236:	d100      	bne.n	800a23a <__cvt+0x3e>
 800a238:	3601      	adds	r6, #1
 800a23a:	2102      	movs	r1, #2
 800a23c:	e000      	b.n	800a240 <__cvt+0x44>
 800a23e:	2103      	movs	r1, #3
 800a240:	ab03      	add	r3, sp, #12
 800a242:	9301      	str	r3, [sp, #4]
 800a244:	ab02      	add	r3, sp, #8
 800a246:	9300      	str	r3, [sp, #0]
 800a248:	ec45 4b10 	vmov	d0, r4, r5
 800a24c:	4653      	mov	r3, sl
 800a24e:	4632      	mov	r2, r6
 800a250:	f000 fdca 	bl	800ade8 <_dtoa_r>
 800a254:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a258:	4607      	mov	r7, r0
 800a25a:	d102      	bne.n	800a262 <__cvt+0x66>
 800a25c:	f019 0f01 	tst.w	r9, #1
 800a260:	d022      	beq.n	800a2a8 <__cvt+0xac>
 800a262:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a266:	eb07 0906 	add.w	r9, r7, r6
 800a26a:	d110      	bne.n	800a28e <__cvt+0x92>
 800a26c:	783b      	ldrb	r3, [r7, #0]
 800a26e:	2b30      	cmp	r3, #48	; 0x30
 800a270:	d10a      	bne.n	800a288 <__cvt+0x8c>
 800a272:	2200      	movs	r2, #0
 800a274:	2300      	movs	r3, #0
 800a276:	4620      	mov	r0, r4
 800a278:	4629      	mov	r1, r5
 800a27a:	f7f6 fc25 	bl	8000ac8 <__aeabi_dcmpeq>
 800a27e:	b918      	cbnz	r0, 800a288 <__cvt+0x8c>
 800a280:	f1c6 0601 	rsb	r6, r6, #1
 800a284:	f8ca 6000 	str.w	r6, [sl]
 800a288:	f8da 3000 	ldr.w	r3, [sl]
 800a28c:	4499      	add	r9, r3
 800a28e:	2200      	movs	r2, #0
 800a290:	2300      	movs	r3, #0
 800a292:	4620      	mov	r0, r4
 800a294:	4629      	mov	r1, r5
 800a296:	f7f6 fc17 	bl	8000ac8 <__aeabi_dcmpeq>
 800a29a:	b108      	cbz	r0, 800a2a0 <__cvt+0xa4>
 800a29c:	f8cd 900c 	str.w	r9, [sp, #12]
 800a2a0:	2230      	movs	r2, #48	; 0x30
 800a2a2:	9b03      	ldr	r3, [sp, #12]
 800a2a4:	454b      	cmp	r3, r9
 800a2a6:	d307      	bcc.n	800a2b8 <__cvt+0xbc>
 800a2a8:	9b03      	ldr	r3, [sp, #12]
 800a2aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a2ac:	1bdb      	subs	r3, r3, r7
 800a2ae:	4638      	mov	r0, r7
 800a2b0:	6013      	str	r3, [r2, #0]
 800a2b2:	b004      	add	sp, #16
 800a2b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2b8:	1c59      	adds	r1, r3, #1
 800a2ba:	9103      	str	r1, [sp, #12]
 800a2bc:	701a      	strb	r2, [r3, #0]
 800a2be:	e7f0      	b.n	800a2a2 <__cvt+0xa6>

0800a2c0 <__exponent>:
 800a2c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	2900      	cmp	r1, #0
 800a2c6:	bfb8      	it	lt
 800a2c8:	4249      	neglt	r1, r1
 800a2ca:	f803 2b02 	strb.w	r2, [r3], #2
 800a2ce:	bfb4      	ite	lt
 800a2d0:	222d      	movlt	r2, #45	; 0x2d
 800a2d2:	222b      	movge	r2, #43	; 0x2b
 800a2d4:	2909      	cmp	r1, #9
 800a2d6:	7042      	strb	r2, [r0, #1]
 800a2d8:	dd2a      	ble.n	800a330 <__exponent+0x70>
 800a2da:	f10d 0407 	add.w	r4, sp, #7
 800a2de:	46a4      	mov	ip, r4
 800a2e0:	270a      	movs	r7, #10
 800a2e2:	46a6      	mov	lr, r4
 800a2e4:	460a      	mov	r2, r1
 800a2e6:	fb91 f6f7 	sdiv	r6, r1, r7
 800a2ea:	fb07 1516 	mls	r5, r7, r6, r1
 800a2ee:	3530      	adds	r5, #48	; 0x30
 800a2f0:	2a63      	cmp	r2, #99	; 0x63
 800a2f2:	f104 34ff 	add.w	r4, r4, #4294967295
 800a2f6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a2fa:	4631      	mov	r1, r6
 800a2fc:	dcf1      	bgt.n	800a2e2 <__exponent+0x22>
 800a2fe:	3130      	adds	r1, #48	; 0x30
 800a300:	f1ae 0502 	sub.w	r5, lr, #2
 800a304:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a308:	1c44      	adds	r4, r0, #1
 800a30a:	4629      	mov	r1, r5
 800a30c:	4561      	cmp	r1, ip
 800a30e:	d30a      	bcc.n	800a326 <__exponent+0x66>
 800a310:	f10d 0209 	add.w	r2, sp, #9
 800a314:	eba2 020e 	sub.w	r2, r2, lr
 800a318:	4565      	cmp	r5, ip
 800a31a:	bf88      	it	hi
 800a31c:	2200      	movhi	r2, #0
 800a31e:	4413      	add	r3, r2
 800a320:	1a18      	subs	r0, r3, r0
 800a322:	b003      	add	sp, #12
 800a324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a326:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a32a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a32e:	e7ed      	b.n	800a30c <__exponent+0x4c>
 800a330:	2330      	movs	r3, #48	; 0x30
 800a332:	3130      	adds	r1, #48	; 0x30
 800a334:	7083      	strb	r3, [r0, #2]
 800a336:	70c1      	strb	r1, [r0, #3]
 800a338:	1d03      	adds	r3, r0, #4
 800a33a:	e7f1      	b.n	800a320 <__exponent+0x60>

0800a33c <_printf_float>:
 800a33c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a340:	ed2d 8b02 	vpush	{d8}
 800a344:	b08d      	sub	sp, #52	; 0x34
 800a346:	460c      	mov	r4, r1
 800a348:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a34c:	4616      	mov	r6, r2
 800a34e:	461f      	mov	r7, r3
 800a350:	4605      	mov	r5, r0
 800a352:	f001 fd67 	bl	800be24 <_localeconv_r>
 800a356:	f8d0 a000 	ldr.w	sl, [r0]
 800a35a:	4650      	mov	r0, sl
 800a35c:	f7f5 ff38 	bl	80001d0 <strlen>
 800a360:	2300      	movs	r3, #0
 800a362:	930a      	str	r3, [sp, #40]	; 0x28
 800a364:	6823      	ldr	r3, [r4, #0]
 800a366:	9305      	str	r3, [sp, #20]
 800a368:	f8d8 3000 	ldr.w	r3, [r8]
 800a36c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a370:	3307      	adds	r3, #7
 800a372:	f023 0307 	bic.w	r3, r3, #7
 800a376:	f103 0208 	add.w	r2, r3, #8
 800a37a:	f8c8 2000 	str.w	r2, [r8]
 800a37e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a382:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a386:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a38a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a38e:	9307      	str	r3, [sp, #28]
 800a390:	f8cd 8018 	str.w	r8, [sp, #24]
 800a394:	ee08 0a10 	vmov	s16, r0
 800a398:	4b9f      	ldr	r3, [pc, #636]	; (800a618 <_printf_float+0x2dc>)
 800a39a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a39e:	f04f 32ff 	mov.w	r2, #4294967295
 800a3a2:	f7f6 fbc3 	bl	8000b2c <__aeabi_dcmpun>
 800a3a6:	bb88      	cbnz	r0, 800a40c <_printf_float+0xd0>
 800a3a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a3ac:	4b9a      	ldr	r3, [pc, #616]	; (800a618 <_printf_float+0x2dc>)
 800a3ae:	f04f 32ff 	mov.w	r2, #4294967295
 800a3b2:	f7f6 fb9d 	bl	8000af0 <__aeabi_dcmple>
 800a3b6:	bb48      	cbnz	r0, 800a40c <_printf_float+0xd0>
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	4640      	mov	r0, r8
 800a3be:	4649      	mov	r1, r9
 800a3c0:	f7f6 fb8c 	bl	8000adc <__aeabi_dcmplt>
 800a3c4:	b110      	cbz	r0, 800a3cc <_printf_float+0x90>
 800a3c6:	232d      	movs	r3, #45	; 0x2d
 800a3c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3cc:	4b93      	ldr	r3, [pc, #588]	; (800a61c <_printf_float+0x2e0>)
 800a3ce:	4894      	ldr	r0, [pc, #592]	; (800a620 <_printf_float+0x2e4>)
 800a3d0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a3d4:	bf94      	ite	ls
 800a3d6:	4698      	movls	r8, r3
 800a3d8:	4680      	movhi	r8, r0
 800a3da:	2303      	movs	r3, #3
 800a3dc:	6123      	str	r3, [r4, #16]
 800a3de:	9b05      	ldr	r3, [sp, #20]
 800a3e0:	f023 0204 	bic.w	r2, r3, #4
 800a3e4:	6022      	str	r2, [r4, #0]
 800a3e6:	f04f 0900 	mov.w	r9, #0
 800a3ea:	9700      	str	r7, [sp, #0]
 800a3ec:	4633      	mov	r3, r6
 800a3ee:	aa0b      	add	r2, sp, #44	; 0x2c
 800a3f0:	4621      	mov	r1, r4
 800a3f2:	4628      	mov	r0, r5
 800a3f4:	f000 f9d8 	bl	800a7a8 <_printf_common>
 800a3f8:	3001      	adds	r0, #1
 800a3fa:	f040 8090 	bne.w	800a51e <_printf_float+0x1e2>
 800a3fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a402:	b00d      	add	sp, #52	; 0x34
 800a404:	ecbd 8b02 	vpop	{d8}
 800a408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a40c:	4642      	mov	r2, r8
 800a40e:	464b      	mov	r3, r9
 800a410:	4640      	mov	r0, r8
 800a412:	4649      	mov	r1, r9
 800a414:	f7f6 fb8a 	bl	8000b2c <__aeabi_dcmpun>
 800a418:	b140      	cbz	r0, 800a42c <_printf_float+0xf0>
 800a41a:	464b      	mov	r3, r9
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	bfbc      	itt	lt
 800a420:	232d      	movlt	r3, #45	; 0x2d
 800a422:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a426:	487f      	ldr	r0, [pc, #508]	; (800a624 <_printf_float+0x2e8>)
 800a428:	4b7f      	ldr	r3, [pc, #508]	; (800a628 <_printf_float+0x2ec>)
 800a42a:	e7d1      	b.n	800a3d0 <_printf_float+0x94>
 800a42c:	6863      	ldr	r3, [r4, #4]
 800a42e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a432:	9206      	str	r2, [sp, #24]
 800a434:	1c5a      	adds	r2, r3, #1
 800a436:	d13f      	bne.n	800a4b8 <_printf_float+0x17c>
 800a438:	2306      	movs	r3, #6
 800a43a:	6063      	str	r3, [r4, #4]
 800a43c:	9b05      	ldr	r3, [sp, #20]
 800a43e:	6861      	ldr	r1, [r4, #4]
 800a440:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a444:	2300      	movs	r3, #0
 800a446:	9303      	str	r3, [sp, #12]
 800a448:	ab0a      	add	r3, sp, #40	; 0x28
 800a44a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a44e:	ab09      	add	r3, sp, #36	; 0x24
 800a450:	ec49 8b10 	vmov	d0, r8, r9
 800a454:	9300      	str	r3, [sp, #0]
 800a456:	6022      	str	r2, [r4, #0]
 800a458:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a45c:	4628      	mov	r0, r5
 800a45e:	f7ff fecd 	bl	800a1fc <__cvt>
 800a462:	9b06      	ldr	r3, [sp, #24]
 800a464:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a466:	2b47      	cmp	r3, #71	; 0x47
 800a468:	4680      	mov	r8, r0
 800a46a:	d108      	bne.n	800a47e <_printf_float+0x142>
 800a46c:	1cc8      	adds	r0, r1, #3
 800a46e:	db02      	blt.n	800a476 <_printf_float+0x13a>
 800a470:	6863      	ldr	r3, [r4, #4]
 800a472:	4299      	cmp	r1, r3
 800a474:	dd41      	ble.n	800a4fa <_printf_float+0x1be>
 800a476:	f1ab 0b02 	sub.w	fp, fp, #2
 800a47a:	fa5f fb8b 	uxtb.w	fp, fp
 800a47e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a482:	d820      	bhi.n	800a4c6 <_printf_float+0x18a>
 800a484:	3901      	subs	r1, #1
 800a486:	465a      	mov	r2, fp
 800a488:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a48c:	9109      	str	r1, [sp, #36]	; 0x24
 800a48e:	f7ff ff17 	bl	800a2c0 <__exponent>
 800a492:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a494:	1813      	adds	r3, r2, r0
 800a496:	2a01      	cmp	r2, #1
 800a498:	4681      	mov	r9, r0
 800a49a:	6123      	str	r3, [r4, #16]
 800a49c:	dc02      	bgt.n	800a4a4 <_printf_float+0x168>
 800a49e:	6822      	ldr	r2, [r4, #0]
 800a4a0:	07d2      	lsls	r2, r2, #31
 800a4a2:	d501      	bpl.n	800a4a8 <_printf_float+0x16c>
 800a4a4:	3301      	adds	r3, #1
 800a4a6:	6123      	str	r3, [r4, #16]
 800a4a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d09c      	beq.n	800a3ea <_printf_float+0xae>
 800a4b0:	232d      	movs	r3, #45	; 0x2d
 800a4b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a4b6:	e798      	b.n	800a3ea <_printf_float+0xae>
 800a4b8:	9a06      	ldr	r2, [sp, #24]
 800a4ba:	2a47      	cmp	r2, #71	; 0x47
 800a4bc:	d1be      	bne.n	800a43c <_printf_float+0x100>
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d1bc      	bne.n	800a43c <_printf_float+0x100>
 800a4c2:	2301      	movs	r3, #1
 800a4c4:	e7b9      	b.n	800a43a <_printf_float+0xfe>
 800a4c6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a4ca:	d118      	bne.n	800a4fe <_printf_float+0x1c2>
 800a4cc:	2900      	cmp	r1, #0
 800a4ce:	6863      	ldr	r3, [r4, #4]
 800a4d0:	dd0b      	ble.n	800a4ea <_printf_float+0x1ae>
 800a4d2:	6121      	str	r1, [r4, #16]
 800a4d4:	b913      	cbnz	r3, 800a4dc <_printf_float+0x1a0>
 800a4d6:	6822      	ldr	r2, [r4, #0]
 800a4d8:	07d0      	lsls	r0, r2, #31
 800a4da:	d502      	bpl.n	800a4e2 <_printf_float+0x1a6>
 800a4dc:	3301      	adds	r3, #1
 800a4de:	440b      	add	r3, r1
 800a4e0:	6123      	str	r3, [r4, #16]
 800a4e2:	65a1      	str	r1, [r4, #88]	; 0x58
 800a4e4:	f04f 0900 	mov.w	r9, #0
 800a4e8:	e7de      	b.n	800a4a8 <_printf_float+0x16c>
 800a4ea:	b913      	cbnz	r3, 800a4f2 <_printf_float+0x1b6>
 800a4ec:	6822      	ldr	r2, [r4, #0]
 800a4ee:	07d2      	lsls	r2, r2, #31
 800a4f0:	d501      	bpl.n	800a4f6 <_printf_float+0x1ba>
 800a4f2:	3302      	adds	r3, #2
 800a4f4:	e7f4      	b.n	800a4e0 <_printf_float+0x1a4>
 800a4f6:	2301      	movs	r3, #1
 800a4f8:	e7f2      	b.n	800a4e0 <_printf_float+0x1a4>
 800a4fa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a4fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a500:	4299      	cmp	r1, r3
 800a502:	db05      	blt.n	800a510 <_printf_float+0x1d4>
 800a504:	6823      	ldr	r3, [r4, #0]
 800a506:	6121      	str	r1, [r4, #16]
 800a508:	07d8      	lsls	r0, r3, #31
 800a50a:	d5ea      	bpl.n	800a4e2 <_printf_float+0x1a6>
 800a50c:	1c4b      	adds	r3, r1, #1
 800a50e:	e7e7      	b.n	800a4e0 <_printf_float+0x1a4>
 800a510:	2900      	cmp	r1, #0
 800a512:	bfd4      	ite	le
 800a514:	f1c1 0202 	rsble	r2, r1, #2
 800a518:	2201      	movgt	r2, #1
 800a51a:	4413      	add	r3, r2
 800a51c:	e7e0      	b.n	800a4e0 <_printf_float+0x1a4>
 800a51e:	6823      	ldr	r3, [r4, #0]
 800a520:	055a      	lsls	r2, r3, #21
 800a522:	d407      	bmi.n	800a534 <_printf_float+0x1f8>
 800a524:	6923      	ldr	r3, [r4, #16]
 800a526:	4642      	mov	r2, r8
 800a528:	4631      	mov	r1, r6
 800a52a:	4628      	mov	r0, r5
 800a52c:	47b8      	blx	r7
 800a52e:	3001      	adds	r0, #1
 800a530:	d12c      	bne.n	800a58c <_printf_float+0x250>
 800a532:	e764      	b.n	800a3fe <_printf_float+0xc2>
 800a534:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a538:	f240 80e0 	bls.w	800a6fc <_printf_float+0x3c0>
 800a53c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a540:	2200      	movs	r2, #0
 800a542:	2300      	movs	r3, #0
 800a544:	f7f6 fac0 	bl	8000ac8 <__aeabi_dcmpeq>
 800a548:	2800      	cmp	r0, #0
 800a54a:	d034      	beq.n	800a5b6 <_printf_float+0x27a>
 800a54c:	4a37      	ldr	r2, [pc, #220]	; (800a62c <_printf_float+0x2f0>)
 800a54e:	2301      	movs	r3, #1
 800a550:	4631      	mov	r1, r6
 800a552:	4628      	mov	r0, r5
 800a554:	47b8      	blx	r7
 800a556:	3001      	adds	r0, #1
 800a558:	f43f af51 	beq.w	800a3fe <_printf_float+0xc2>
 800a55c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a560:	429a      	cmp	r2, r3
 800a562:	db02      	blt.n	800a56a <_printf_float+0x22e>
 800a564:	6823      	ldr	r3, [r4, #0]
 800a566:	07d8      	lsls	r0, r3, #31
 800a568:	d510      	bpl.n	800a58c <_printf_float+0x250>
 800a56a:	ee18 3a10 	vmov	r3, s16
 800a56e:	4652      	mov	r2, sl
 800a570:	4631      	mov	r1, r6
 800a572:	4628      	mov	r0, r5
 800a574:	47b8      	blx	r7
 800a576:	3001      	adds	r0, #1
 800a578:	f43f af41 	beq.w	800a3fe <_printf_float+0xc2>
 800a57c:	f04f 0800 	mov.w	r8, #0
 800a580:	f104 091a 	add.w	r9, r4, #26
 800a584:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a586:	3b01      	subs	r3, #1
 800a588:	4543      	cmp	r3, r8
 800a58a:	dc09      	bgt.n	800a5a0 <_printf_float+0x264>
 800a58c:	6823      	ldr	r3, [r4, #0]
 800a58e:	079b      	lsls	r3, r3, #30
 800a590:	f100 8105 	bmi.w	800a79e <_printf_float+0x462>
 800a594:	68e0      	ldr	r0, [r4, #12]
 800a596:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a598:	4298      	cmp	r0, r3
 800a59a:	bfb8      	it	lt
 800a59c:	4618      	movlt	r0, r3
 800a59e:	e730      	b.n	800a402 <_printf_float+0xc6>
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	464a      	mov	r2, r9
 800a5a4:	4631      	mov	r1, r6
 800a5a6:	4628      	mov	r0, r5
 800a5a8:	47b8      	blx	r7
 800a5aa:	3001      	adds	r0, #1
 800a5ac:	f43f af27 	beq.w	800a3fe <_printf_float+0xc2>
 800a5b0:	f108 0801 	add.w	r8, r8, #1
 800a5b4:	e7e6      	b.n	800a584 <_printf_float+0x248>
 800a5b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	dc39      	bgt.n	800a630 <_printf_float+0x2f4>
 800a5bc:	4a1b      	ldr	r2, [pc, #108]	; (800a62c <_printf_float+0x2f0>)
 800a5be:	2301      	movs	r3, #1
 800a5c0:	4631      	mov	r1, r6
 800a5c2:	4628      	mov	r0, r5
 800a5c4:	47b8      	blx	r7
 800a5c6:	3001      	adds	r0, #1
 800a5c8:	f43f af19 	beq.w	800a3fe <_printf_float+0xc2>
 800a5cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a5d0:	4313      	orrs	r3, r2
 800a5d2:	d102      	bne.n	800a5da <_printf_float+0x29e>
 800a5d4:	6823      	ldr	r3, [r4, #0]
 800a5d6:	07d9      	lsls	r1, r3, #31
 800a5d8:	d5d8      	bpl.n	800a58c <_printf_float+0x250>
 800a5da:	ee18 3a10 	vmov	r3, s16
 800a5de:	4652      	mov	r2, sl
 800a5e0:	4631      	mov	r1, r6
 800a5e2:	4628      	mov	r0, r5
 800a5e4:	47b8      	blx	r7
 800a5e6:	3001      	adds	r0, #1
 800a5e8:	f43f af09 	beq.w	800a3fe <_printf_float+0xc2>
 800a5ec:	f04f 0900 	mov.w	r9, #0
 800a5f0:	f104 0a1a 	add.w	sl, r4, #26
 800a5f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5f6:	425b      	negs	r3, r3
 800a5f8:	454b      	cmp	r3, r9
 800a5fa:	dc01      	bgt.n	800a600 <_printf_float+0x2c4>
 800a5fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5fe:	e792      	b.n	800a526 <_printf_float+0x1ea>
 800a600:	2301      	movs	r3, #1
 800a602:	4652      	mov	r2, sl
 800a604:	4631      	mov	r1, r6
 800a606:	4628      	mov	r0, r5
 800a608:	47b8      	blx	r7
 800a60a:	3001      	adds	r0, #1
 800a60c:	f43f aef7 	beq.w	800a3fe <_printf_float+0xc2>
 800a610:	f109 0901 	add.w	r9, r9, #1
 800a614:	e7ee      	b.n	800a5f4 <_printf_float+0x2b8>
 800a616:	bf00      	nop
 800a618:	7fefffff 	.word	0x7fefffff
 800a61c:	0800e680 	.word	0x0800e680
 800a620:	0800e684 	.word	0x0800e684
 800a624:	0800e68c 	.word	0x0800e68c
 800a628:	0800e688 	.word	0x0800e688
 800a62c:	0800e690 	.word	0x0800e690
 800a630:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a632:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a634:	429a      	cmp	r2, r3
 800a636:	bfa8      	it	ge
 800a638:	461a      	movge	r2, r3
 800a63a:	2a00      	cmp	r2, #0
 800a63c:	4691      	mov	r9, r2
 800a63e:	dc37      	bgt.n	800a6b0 <_printf_float+0x374>
 800a640:	f04f 0b00 	mov.w	fp, #0
 800a644:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a648:	f104 021a 	add.w	r2, r4, #26
 800a64c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a64e:	9305      	str	r3, [sp, #20]
 800a650:	eba3 0309 	sub.w	r3, r3, r9
 800a654:	455b      	cmp	r3, fp
 800a656:	dc33      	bgt.n	800a6c0 <_printf_float+0x384>
 800a658:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a65c:	429a      	cmp	r2, r3
 800a65e:	db3b      	blt.n	800a6d8 <_printf_float+0x39c>
 800a660:	6823      	ldr	r3, [r4, #0]
 800a662:	07da      	lsls	r2, r3, #31
 800a664:	d438      	bmi.n	800a6d8 <_printf_float+0x39c>
 800a666:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a668:	9a05      	ldr	r2, [sp, #20]
 800a66a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a66c:	1a9a      	subs	r2, r3, r2
 800a66e:	eba3 0901 	sub.w	r9, r3, r1
 800a672:	4591      	cmp	r9, r2
 800a674:	bfa8      	it	ge
 800a676:	4691      	movge	r9, r2
 800a678:	f1b9 0f00 	cmp.w	r9, #0
 800a67c:	dc35      	bgt.n	800a6ea <_printf_float+0x3ae>
 800a67e:	f04f 0800 	mov.w	r8, #0
 800a682:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a686:	f104 0a1a 	add.w	sl, r4, #26
 800a68a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a68e:	1a9b      	subs	r3, r3, r2
 800a690:	eba3 0309 	sub.w	r3, r3, r9
 800a694:	4543      	cmp	r3, r8
 800a696:	f77f af79 	ble.w	800a58c <_printf_float+0x250>
 800a69a:	2301      	movs	r3, #1
 800a69c:	4652      	mov	r2, sl
 800a69e:	4631      	mov	r1, r6
 800a6a0:	4628      	mov	r0, r5
 800a6a2:	47b8      	blx	r7
 800a6a4:	3001      	adds	r0, #1
 800a6a6:	f43f aeaa 	beq.w	800a3fe <_printf_float+0xc2>
 800a6aa:	f108 0801 	add.w	r8, r8, #1
 800a6ae:	e7ec      	b.n	800a68a <_printf_float+0x34e>
 800a6b0:	4613      	mov	r3, r2
 800a6b2:	4631      	mov	r1, r6
 800a6b4:	4642      	mov	r2, r8
 800a6b6:	4628      	mov	r0, r5
 800a6b8:	47b8      	blx	r7
 800a6ba:	3001      	adds	r0, #1
 800a6bc:	d1c0      	bne.n	800a640 <_printf_float+0x304>
 800a6be:	e69e      	b.n	800a3fe <_printf_float+0xc2>
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	4631      	mov	r1, r6
 800a6c4:	4628      	mov	r0, r5
 800a6c6:	9205      	str	r2, [sp, #20]
 800a6c8:	47b8      	blx	r7
 800a6ca:	3001      	adds	r0, #1
 800a6cc:	f43f ae97 	beq.w	800a3fe <_printf_float+0xc2>
 800a6d0:	9a05      	ldr	r2, [sp, #20]
 800a6d2:	f10b 0b01 	add.w	fp, fp, #1
 800a6d6:	e7b9      	b.n	800a64c <_printf_float+0x310>
 800a6d8:	ee18 3a10 	vmov	r3, s16
 800a6dc:	4652      	mov	r2, sl
 800a6de:	4631      	mov	r1, r6
 800a6e0:	4628      	mov	r0, r5
 800a6e2:	47b8      	blx	r7
 800a6e4:	3001      	adds	r0, #1
 800a6e6:	d1be      	bne.n	800a666 <_printf_float+0x32a>
 800a6e8:	e689      	b.n	800a3fe <_printf_float+0xc2>
 800a6ea:	9a05      	ldr	r2, [sp, #20]
 800a6ec:	464b      	mov	r3, r9
 800a6ee:	4442      	add	r2, r8
 800a6f0:	4631      	mov	r1, r6
 800a6f2:	4628      	mov	r0, r5
 800a6f4:	47b8      	blx	r7
 800a6f6:	3001      	adds	r0, #1
 800a6f8:	d1c1      	bne.n	800a67e <_printf_float+0x342>
 800a6fa:	e680      	b.n	800a3fe <_printf_float+0xc2>
 800a6fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a6fe:	2a01      	cmp	r2, #1
 800a700:	dc01      	bgt.n	800a706 <_printf_float+0x3ca>
 800a702:	07db      	lsls	r3, r3, #31
 800a704:	d538      	bpl.n	800a778 <_printf_float+0x43c>
 800a706:	2301      	movs	r3, #1
 800a708:	4642      	mov	r2, r8
 800a70a:	4631      	mov	r1, r6
 800a70c:	4628      	mov	r0, r5
 800a70e:	47b8      	blx	r7
 800a710:	3001      	adds	r0, #1
 800a712:	f43f ae74 	beq.w	800a3fe <_printf_float+0xc2>
 800a716:	ee18 3a10 	vmov	r3, s16
 800a71a:	4652      	mov	r2, sl
 800a71c:	4631      	mov	r1, r6
 800a71e:	4628      	mov	r0, r5
 800a720:	47b8      	blx	r7
 800a722:	3001      	adds	r0, #1
 800a724:	f43f ae6b 	beq.w	800a3fe <_printf_float+0xc2>
 800a728:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a72c:	2200      	movs	r2, #0
 800a72e:	2300      	movs	r3, #0
 800a730:	f7f6 f9ca 	bl	8000ac8 <__aeabi_dcmpeq>
 800a734:	b9d8      	cbnz	r0, 800a76e <_printf_float+0x432>
 800a736:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a738:	f108 0201 	add.w	r2, r8, #1
 800a73c:	3b01      	subs	r3, #1
 800a73e:	4631      	mov	r1, r6
 800a740:	4628      	mov	r0, r5
 800a742:	47b8      	blx	r7
 800a744:	3001      	adds	r0, #1
 800a746:	d10e      	bne.n	800a766 <_printf_float+0x42a>
 800a748:	e659      	b.n	800a3fe <_printf_float+0xc2>
 800a74a:	2301      	movs	r3, #1
 800a74c:	4652      	mov	r2, sl
 800a74e:	4631      	mov	r1, r6
 800a750:	4628      	mov	r0, r5
 800a752:	47b8      	blx	r7
 800a754:	3001      	adds	r0, #1
 800a756:	f43f ae52 	beq.w	800a3fe <_printf_float+0xc2>
 800a75a:	f108 0801 	add.w	r8, r8, #1
 800a75e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a760:	3b01      	subs	r3, #1
 800a762:	4543      	cmp	r3, r8
 800a764:	dcf1      	bgt.n	800a74a <_printf_float+0x40e>
 800a766:	464b      	mov	r3, r9
 800a768:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a76c:	e6dc      	b.n	800a528 <_printf_float+0x1ec>
 800a76e:	f04f 0800 	mov.w	r8, #0
 800a772:	f104 0a1a 	add.w	sl, r4, #26
 800a776:	e7f2      	b.n	800a75e <_printf_float+0x422>
 800a778:	2301      	movs	r3, #1
 800a77a:	4642      	mov	r2, r8
 800a77c:	e7df      	b.n	800a73e <_printf_float+0x402>
 800a77e:	2301      	movs	r3, #1
 800a780:	464a      	mov	r2, r9
 800a782:	4631      	mov	r1, r6
 800a784:	4628      	mov	r0, r5
 800a786:	47b8      	blx	r7
 800a788:	3001      	adds	r0, #1
 800a78a:	f43f ae38 	beq.w	800a3fe <_printf_float+0xc2>
 800a78e:	f108 0801 	add.w	r8, r8, #1
 800a792:	68e3      	ldr	r3, [r4, #12]
 800a794:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a796:	1a5b      	subs	r3, r3, r1
 800a798:	4543      	cmp	r3, r8
 800a79a:	dcf0      	bgt.n	800a77e <_printf_float+0x442>
 800a79c:	e6fa      	b.n	800a594 <_printf_float+0x258>
 800a79e:	f04f 0800 	mov.w	r8, #0
 800a7a2:	f104 0919 	add.w	r9, r4, #25
 800a7a6:	e7f4      	b.n	800a792 <_printf_float+0x456>

0800a7a8 <_printf_common>:
 800a7a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7ac:	4616      	mov	r6, r2
 800a7ae:	4699      	mov	r9, r3
 800a7b0:	688a      	ldr	r2, [r1, #8]
 800a7b2:	690b      	ldr	r3, [r1, #16]
 800a7b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a7b8:	4293      	cmp	r3, r2
 800a7ba:	bfb8      	it	lt
 800a7bc:	4613      	movlt	r3, r2
 800a7be:	6033      	str	r3, [r6, #0]
 800a7c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a7c4:	4607      	mov	r7, r0
 800a7c6:	460c      	mov	r4, r1
 800a7c8:	b10a      	cbz	r2, 800a7ce <_printf_common+0x26>
 800a7ca:	3301      	adds	r3, #1
 800a7cc:	6033      	str	r3, [r6, #0]
 800a7ce:	6823      	ldr	r3, [r4, #0]
 800a7d0:	0699      	lsls	r1, r3, #26
 800a7d2:	bf42      	ittt	mi
 800a7d4:	6833      	ldrmi	r3, [r6, #0]
 800a7d6:	3302      	addmi	r3, #2
 800a7d8:	6033      	strmi	r3, [r6, #0]
 800a7da:	6825      	ldr	r5, [r4, #0]
 800a7dc:	f015 0506 	ands.w	r5, r5, #6
 800a7e0:	d106      	bne.n	800a7f0 <_printf_common+0x48>
 800a7e2:	f104 0a19 	add.w	sl, r4, #25
 800a7e6:	68e3      	ldr	r3, [r4, #12]
 800a7e8:	6832      	ldr	r2, [r6, #0]
 800a7ea:	1a9b      	subs	r3, r3, r2
 800a7ec:	42ab      	cmp	r3, r5
 800a7ee:	dc26      	bgt.n	800a83e <_printf_common+0x96>
 800a7f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a7f4:	1e13      	subs	r3, r2, #0
 800a7f6:	6822      	ldr	r2, [r4, #0]
 800a7f8:	bf18      	it	ne
 800a7fa:	2301      	movne	r3, #1
 800a7fc:	0692      	lsls	r2, r2, #26
 800a7fe:	d42b      	bmi.n	800a858 <_printf_common+0xb0>
 800a800:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a804:	4649      	mov	r1, r9
 800a806:	4638      	mov	r0, r7
 800a808:	47c0      	blx	r8
 800a80a:	3001      	adds	r0, #1
 800a80c:	d01e      	beq.n	800a84c <_printf_common+0xa4>
 800a80e:	6823      	ldr	r3, [r4, #0]
 800a810:	68e5      	ldr	r5, [r4, #12]
 800a812:	6832      	ldr	r2, [r6, #0]
 800a814:	f003 0306 	and.w	r3, r3, #6
 800a818:	2b04      	cmp	r3, #4
 800a81a:	bf08      	it	eq
 800a81c:	1aad      	subeq	r5, r5, r2
 800a81e:	68a3      	ldr	r3, [r4, #8]
 800a820:	6922      	ldr	r2, [r4, #16]
 800a822:	bf0c      	ite	eq
 800a824:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a828:	2500      	movne	r5, #0
 800a82a:	4293      	cmp	r3, r2
 800a82c:	bfc4      	itt	gt
 800a82e:	1a9b      	subgt	r3, r3, r2
 800a830:	18ed      	addgt	r5, r5, r3
 800a832:	2600      	movs	r6, #0
 800a834:	341a      	adds	r4, #26
 800a836:	42b5      	cmp	r5, r6
 800a838:	d11a      	bne.n	800a870 <_printf_common+0xc8>
 800a83a:	2000      	movs	r0, #0
 800a83c:	e008      	b.n	800a850 <_printf_common+0xa8>
 800a83e:	2301      	movs	r3, #1
 800a840:	4652      	mov	r2, sl
 800a842:	4649      	mov	r1, r9
 800a844:	4638      	mov	r0, r7
 800a846:	47c0      	blx	r8
 800a848:	3001      	adds	r0, #1
 800a84a:	d103      	bne.n	800a854 <_printf_common+0xac>
 800a84c:	f04f 30ff 	mov.w	r0, #4294967295
 800a850:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a854:	3501      	adds	r5, #1
 800a856:	e7c6      	b.n	800a7e6 <_printf_common+0x3e>
 800a858:	18e1      	adds	r1, r4, r3
 800a85a:	1c5a      	adds	r2, r3, #1
 800a85c:	2030      	movs	r0, #48	; 0x30
 800a85e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a862:	4422      	add	r2, r4
 800a864:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a868:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a86c:	3302      	adds	r3, #2
 800a86e:	e7c7      	b.n	800a800 <_printf_common+0x58>
 800a870:	2301      	movs	r3, #1
 800a872:	4622      	mov	r2, r4
 800a874:	4649      	mov	r1, r9
 800a876:	4638      	mov	r0, r7
 800a878:	47c0      	blx	r8
 800a87a:	3001      	adds	r0, #1
 800a87c:	d0e6      	beq.n	800a84c <_printf_common+0xa4>
 800a87e:	3601      	adds	r6, #1
 800a880:	e7d9      	b.n	800a836 <_printf_common+0x8e>
	...

0800a884 <_printf_i>:
 800a884:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a888:	7e0f      	ldrb	r7, [r1, #24]
 800a88a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a88c:	2f78      	cmp	r7, #120	; 0x78
 800a88e:	4691      	mov	r9, r2
 800a890:	4680      	mov	r8, r0
 800a892:	460c      	mov	r4, r1
 800a894:	469a      	mov	sl, r3
 800a896:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a89a:	d807      	bhi.n	800a8ac <_printf_i+0x28>
 800a89c:	2f62      	cmp	r7, #98	; 0x62
 800a89e:	d80a      	bhi.n	800a8b6 <_printf_i+0x32>
 800a8a0:	2f00      	cmp	r7, #0
 800a8a2:	f000 80d8 	beq.w	800aa56 <_printf_i+0x1d2>
 800a8a6:	2f58      	cmp	r7, #88	; 0x58
 800a8a8:	f000 80a3 	beq.w	800a9f2 <_printf_i+0x16e>
 800a8ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a8b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a8b4:	e03a      	b.n	800a92c <_printf_i+0xa8>
 800a8b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a8ba:	2b15      	cmp	r3, #21
 800a8bc:	d8f6      	bhi.n	800a8ac <_printf_i+0x28>
 800a8be:	a101      	add	r1, pc, #4	; (adr r1, 800a8c4 <_printf_i+0x40>)
 800a8c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a8c4:	0800a91d 	.word	0x0800a91d
 800a8c8:	0800a931 	.word	0x0800a931
 800a8cc:	0800a8ad 	.word	0x0800a8ad
 800a8d0:	0800a8ad 	.word	0x0800a8ad
 800a8d4:	0800a8ad 	.word	0x0800a8ad
 800a8d8:	0800a8ad 	.word	0x0800a8ad
 800a8dc:	0800a931 	.word	0x0800a931
 800a8e0:	0800a8ad 	.word	0x0800a8ad
 800a8e4:	0800a8ad 	.word	0x0800a8ad
 800a8e8:	0800a8ad 	.word	0x0800a8ad
 800a8ec:	0800a8ad 	.word	0x0800a8ad
 800a8f0:	0800aa3d 	.word	0x0800aa3d
 800a8f4:	0800a961 	.word	0x0800a961
 800a8f8:	0800aa1f 	.word	0x0800aa1f
 800a8fc:	0800a8ad 	.word	0x0800a8ad
 800a900:	0800a8ad 	.word	0x0800a8ad
 800a904:	0800aa5f 	.word	0x0800aa5f
 800a908:	0800a8ad 	.word	0x0800a8ad
 800a90c:	0800a961 	.word	0x0800a961
 800a910:	0800a8ad 	.word	0x0800a8ad
 800a914:	0800a8ad 	.word	0x0800a8ad
 800a918:	0800aa27 	.word	0x0800aa27
 800a91c:	682b      	ldr	r3, [r5, #0]
 800a91e:	1d1a      	adds	r2, r3, #4
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	602a      	str	r2, [r5, #0]
 800a924:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a928:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a92c:	2301      	movs	r3, #1
 800a92e:	e0a3      	b.n	800aa78 <_printf_i+0x1f4>
 800a930:	6820      	ldr	r0, [r4, #0]
 800a932:	6829      	ldr	r1, [r5, #0]
 800a934:	0606      	lsls	r6, r0, #24
 800a936:	f101 0304 	add.w	r3, r1, #4
 800a93a:	d50a      	bpl.n	800a952 <_printf_i+0xce>
 800a93c:	680e      	ldr	r6, [r1, #0]
 800a93e:	602b      	str	r3, [r5, #0]
 800a940:	2e00      	cmp	r6, #0
 800a942:	da03      	bge.n	800a94c <_printf_i+0xc8>
 800a944:	232d      	movs	r3, #45	; 0x2d
 800a946:	4276      	negs	r6, r6
 800a948:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a94c:	485e      	ldr	r0, [pc, #376]	; (800aac8 <_printf_i+0x244>)
 800a94e:	230a      	movs	r3, #10
 800a950:	e019      	b.n	800a986 <_printf_i+0x102>
 800a952:	680e      	ldr	r6, [r1, #0]
 800a954:	602b      	str	r3, [r5, #0]
 800a956:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a95a:	bf18      	it	ne
 800a95c:	b236      	sxthne	r6, r6
 800a95e:	e7ef      	b.n	800a940 <_printf_i+0xbc>
 800a960:	682b      	ldr	r3, [r5, #0]
 800a962:	6820      	ldr	r0, [r4, #0]
 800a964:	1d19      	adds	r1, r3, #4
 800a966:	6029      	str	r1, [r5, #0]
 800a968:	0601      	lsls	r1, r0, #24
 800a96a:	d501      	bpl.n	800a970 <_printf_i+0xec>
 800a96c:	681e      	ldr	r6, [r3, #0]
 800a96e:	e002      	b.n	800a976 <_printf_i+0xf2>
 800a970:	0646      	lsls	r6, r0, #25
 800a972:	d5fb      	bpl.n	800a96c <_printf_i+0xe8>
 800a974:	881e      	ldrh	r6, [r3, #0]
 800a976:	4854      	ldr	r0, [pc, #336]	; (800aac8 <_printf_i+0x244>)
 800a978:	2f6f      	cmp	r7, #111	; 0x6f
 800a97a:	bf0c      	ite	eq
 800a97c:	2308      	moveq	r3, #8
 800a97e:	230a      	movne	r3, #10
 800a980:	2100      	movs	r1, #0
 800a982:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a986:	6865      	ldr	r5, [r4, #4]
 800a988:	60a5      	str	r5, [r4, #8]
 800a98a:	2d00      	cmp	r5, #0
 800a98c:	bfa2      	ittt	ge
 800a98e:	6821      	ldrge	r1, [r4, #0]
 800a990:	f021 0104 	bicge.w	r1, r1, #4
 800a994:	6021      	strge	r1, [r4, #0]
 800a996:	b90e      	cbnz	r6, 800a99c <_printf_i+0x118>
 800a998:	2d00      	cmp	r5, #0
 800a99a:	d04d      	beq.n	800aa38 <_printf_i+0x1b4>
 800a99c:	4615      	mov	r5, r2
 800a99e:	fbb6 f1f3 	udiv	r1, r6, r3
 800a9a2:	fb03 6711 	mls	r7, r3, r1, r6
 800a9a6:	5dc7      	ldrb	r7, [r0, r7]
 800a9a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a9ac:	4637      	mov	r7, r6
 800a9ae:	42bb      	cmp	r3, r7
 800a9b0:	460e      	mov	r6, r1
 800a9b2:	d9f4      	bls.n	800a99e <_printf_i+0x11a>
 800a9b4:	2b08      	cmp	r3, #8
 800a9b6:	d10b      	bne.n	800a9d0 <_printf_i+0x14c>
 800a9b8:	6823      	ldr	r3, [r4, #0]
 800a9ba:	07de      	lsls	r6, r3, #31
 800a9bc:	d508      	bpl.n	800a9d0 <_printf_i+0x14c>
 800a9be:	6923      	ldr	r3, [r4, #16]
 800a9c0:	6861      	ldr	r1, [r4, #4]
 800a9c2:	4299      	cmp	r1, r3
 800a9c4:	bfde      	ittt	le
 800a9c6:	2330      	movle	r3, #48	; 0x30
 800a9c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a9cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a9d0:	1b52      	subs	r2, r2, r5
 800a9d2:	6122      	str	r2, [r4, #16]
 800a9d4:	f8cd a000 	str.w	sl, [sp]
 800a9d8:	464b      	mov	r3, r9
 800a9da:	aa03      	add	r2, sp, #12
 800a9dc:	4621      	mov	r1, r4
 800a9de:	4640      	mov	r0, r8
 800a9e0:	f7ff fee2 	bl	800a7a8 <_printf_common>
 800a9e4:	3001      	adds	r0, #1
 800a9e6:	d14c      	bne.n	800aa82 <_printf_i+0x1fe>
 800a9e8:	f04f 30ff 	mov.w	r0, #4294967295
 800a9ec:	b004      	add	sp, #16
 800a9ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9f2:	4835      	ldr	r0, [pc, #212]	; (800aac8 <_printf_i+0x244>)
 800a9f4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a9f8:	6829      	ldr	r1, [r5, #0]
 800a9fa:	6823      	ldr	r3, [r4, #0]
 800a9fc:	f851 6b04 	ldr.w	r6, [r1], #4
 800aa00:	6029      	str	r1, [r5, #0]
 800aa02:	061d      	lsls	r5, r3, #24
 800aa04:	d514      	bpl.n	800aa30 <_printf_i+0x1ac>
 800aa06:	07df      	lsls	r7, r3, #31
 800aa08:	bf44      	itt	mi
 800aa0a:	f043 0320 	orrmi.w	r3, r3, #32
 800aa0e:	6023      	strmi	r3, [r4, #0]
 800aa10:	b91e      	cbnz	r6, 800aa1a <_printf_i+0x196>
 800aa12:	6823      	ldr	r3, [r4, #0]
 800aa14:	f023 0320 	bic.w	r3, r3, #32
 800aa18:	6023      	str	r3, [r4, #0]
 800aa1a:	2310      	movs	r3, #16
 800aa1c:	e7b0      	b.n	800a980 <_printf_i+0xfc>
 800aa1e:	6823      	ldr	r3, [r4, #0]
 800aa20:	f043 0320 	orr.w	r3, r3, #32
 800aa24:	6023      	str	r3, [r4, #0]
 800aa26:	2378      	movs	r3, #120	; 0x78
 800aa28:	4828      	ldr	r0, [pc, #160]	; (800aacc <_printf_i+0x248>)
 800aa2a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800aa2e:	e7e3      	b.n	800a9f8 <_printf_i+0x174>
 800aa30:	0659      	lsls	r1, r3, #25
 800aa32:	bf48      	it	mi
 800aa34:	b2b6      	uxthmi	r6, r6
 800aa36:	e7e6      	b.n	800aa06 <_printf_i+0x182>
 800aa38:	4615      	mov	r5, r2
 800aa3a:	e7bb      	b.n	800a9b4 <_printf_i+0x130>
 800aa3c:	682b      	ldr	r3, [r5, #0]
 800aa3e:	6826      	ldr	r6, [r4, #0]
 800aa40:	6961      	ldr	r1, [r4, #20]
 800aa42:	1d18      	adds	r0, r3, #4
 800aa44:	6028      	str	r0, [r5, #0]
 800aa46:	0635      	lsls	r5, r6, #24
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	d501      	bpl.n	800aa50 <_printf_i+0x1cc>
 800aa4c:	6019      	str	r1, [r3, #0]
 800aa4e:	e002      	b.n	800aa56 <_printf_i+0x1d2>
 800aa50:	0670      	lsls	r0, r6, #25
 800aa52:	d5fb      	bpl.n	800aa4c <_printf_i+0x1c8>
 800aa54:	8019      	strh	r1, [r3, #0]
 800aa56:	2300      	movs	r3, #0
 800aa58:	6123      	str	r3, [r4, #16]
 800aa5a:	4615      	mov	r5, r2
 800aa5c:	e7ba      	b.n	800a9d4 <_printf_i+0x150>
 800aa5e:	682b      	ldr	r3, [r5, #0]
 800aa60:	1d1a      	adds	r2, r3, #4
 800aa62:	602a      	str	r2, [r5, #0]
 800aa64:	681d      	ldr	r5, [r3, #0]
 800aa66:	6862      	ldr	r2, [r4, #4]
 800aa68:	2100      	movs	r1, #0
 800aa6a:	4628      	mov	r0, r5
 800aa6c:	f7f5 fbb8 	bl	80001e0 <memchr>
 800aa70:	b108      	cbz	r0, 800aa76 <_printf_i+0x1f2>
 800aa72:	1b40      	subs	r0, r0, r5
 800aa74:	6060      	str	r0, [r4, #4]
 800aa76:	6863      	ldr	r3, [r4, #4]
 800aa78:	6123      	str	r3, [r4, #16]
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa80:	e7a8      	b.n	800a9d4 <_printf_i+0x150>
 800aa82:	6923      	ldr	r3, [r4, #16]
 800aa84:	462a      	mov	r2, r5
 800aa86:	4649      	mov	r1, r9
 800aa88:	4640      	mov	r0, r8
 800aa8a:	47d0      	blx	sl
 800aa8c:	3001      	adds	r0, #1
 800aa8e:	d0ab      	beq.n	800a9e8 <_printf_i+0x164>
 800aa90:	6823      	ldr	r3, [r4, #0]
 800aa92:	079b      	lsls	r3, r3, #30
 800aa94:	d413      	bmi.n	800aabe <_printf_i+0x23a>
 800aa96:	68e0      	ldr	r0, [r4, #12]
 800aa98:	9b03      	ldr	r3, [sp, #12]
 800aa9a:	4298      	cmp	r0, r3
 800aa9c:	bfb8      	it	lt
 800aa9e:	4618      	movlt	r0, r3
 800aaa0:	e7a4      	b.n	800a9ec <_printf_i+0x168>
 800aaa2:	2301      	movs	r3, #1
 800aaa4:	4632      	mov	r2, r6
 800aaa6:	4649      	mov	r1, r9
 800aaa8:	4640      	mov	r0, r8
 800aaaa:	47d0      	blx	sl
 800aaac:	3001      	adds	r0, #1
 800aaae:	d09b      	beq.n	800a9e8 <_printf_i+0x164>
 800aab0:	3501      	adds	r5, #1
 800aab2:	68e3      	ldr	r3, [r4, #12]
 800aab4:	9903      	ldr	r1, [sp, #12]
 800aab6:	1a5b      	subs	r3, r3, r1
 800aab8:	42ab      	cmp	r3, r5
 800aaba:	dcf2      	bgt.n	800aaa2 <_printf_i+0x21e>
 800aabc:	e7eb      	b.n	800aa96 <_printf_i+0x212>
 800aabe:	2500      	movs	r5, #0
 800aac0:	f104 0619 	add.w	r6, r4, #25
 800aac4:	e7f5      	b.n	800aab2 <_printf_i+0x22e>
 800aac6:	bf00      	nop
 800aac8:	0800e692 	.word	0x0800e692
 800aacc:	0800e6a3 	.word	0x0800e6a3

0800aad0 <iprintf>:
 800aad0:	b40f      	push	{r0, r1, r2, r3}
 800aad2:	4b0a      	ldr	r3, [pc, #40]	; (800aafc <iprintf+0x2c>)
 800aad4:	b513      	push	{r0, r1, r4, lr}
 800aad6:	681c      	ldr	r4, [r3, #0]
 800aad8:	b124      	cbz	r4, 800aae4 <iprintf+0x14>
 800aada:	69a3      	ldr	r3, [r4, #24]
 800aadc:	b913      	cbnz	r3, 800aae4 <iprintf+0x14>
 800aade:	4620      	mov	r0, r4
 800aae0:	f001 f902 	bl	800bce8 <__sinit>
 800aae4:	ab05      	add	r3, sp, #20
 800aae6:	9a04      	ldr	r2, [sp, #16]
 800aae8:	68a1      	ldr	r1, [r4, #8]
 800aaea:	9301      	str	r3, [sp, #4]
 800aaec:	4620      	mov	r0, r4
 800aaee:	f001 fff5 	bl	800cadc <_vfiprintf_r>
 800aaf2:	b002      	add	sp, #8
 800aaf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aaf8:	b004      	add	sp, #16
 800aafa:	4770      	bx	lr
 800aafc:	2000001c 	.word	0x2000001c

0800ab00 <sniprintf>:
 800ab00:	b40c      	push	{r2, r3}
 800ab02:	b530      	push	{r4, r5, lr}
 800ab04:	4b17      	ldr	r3, [pc, #92]	; (800ab64 <sniprintf+0x64>)
 800ab06:	1e0c      	subs	r4, r1, #0
 800ab08:	681d      	ldr	r5, [r3, #0]
 800ab0a:	b09d      	sub	sp, #116	; 0x74
 800ab0c:	da08      	bge.n	800ab20 <sniprintf+0x20>
 800ab0e:	238b      	movs	r3, #139	; 0x8b
 800ab10:	602b      	str	r3, [r5, #0]
 800ab12:	f04f 30ff 	mov.w	r0, #4294967295
 800ab16:	b01d      	add	sp, #116	; 0x74
 800ab18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ab1c:	b002      	add	sp, #8
 800ab1e:	4770      	bx	lr
 800ab20:	f44f 7302 	mov.w	r3, #520	; 0x208
 800ab24:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ab28:	bf14      	ite	ne
 800ab2a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ab2e:	4623      	moveq	r3, r4
 800ab30:	9304      	str	r3, [sp, #16]
 800ab32:	9307      	str	r3, [sp, #28]
 800ab34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ab38:	9002      	str	r0, [sp, #8]
 800ab3a:	9006      	str	r0, [sp, #24]
 800ab3c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ab40:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ab42:	ab21      	add	r3, sp, #132	; 0x84
 800ab44:	a902      	add	r1, sp, #8
 800ab46:	4628      	mov	r0, r5
 800ab48:	9301      	str	r3, [sp, #4]
 800ab4a:	f001 fe9d 	bl	800c888 <_svfiprintf_r>
 800ab4e:	1c43      	adds	r3, r0, #1
 800ab50:	bfbc      	itt	lt
 800ab52:	238b      	movlt	r3, #139	; 0x8b
 800ab54:	602b      	strlt	r3, [r5, #0]
 800ab56:	2c00      	cmp	r4, #0
 800ab58:	d0dd      	beq.n	800ab16 <sniprintf+0x16>
 800ab5a:	9b02      	ldr	r3, [sp, #8]
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	701a      	strb	r2, [r3, #0]
 800ab60:	e7d9      	b.n	800ab16 <sniprintf+0x16>
 800ab62:	bf00      	nop
 800ab64:	2000001c 	.word	0x2000001c

0800ab68 <strcspn>:
 800ab68:	b570      	push	{r4, r5, r6, lr}
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	461e      	mov	r6, r3
 800ab6e:	f813 4b01 	ldrb.w	r4, [r3], #1
 800ab72:	b144      	cbz	r4, 800ab86 <strcspn+0x1e>
 800ab74:	1e4a      	subs	r2, r1, #1
 800ab76:	e001      	b.n	800ab7c <strcspn+0x14>
 800ab78:	42a5      	cmp	r5, r4
 800ab7a:	d004      	beq.n	800ab86 <strcspn+0x1e>
 800ab7c:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800ab80:	2d00      	cmp	r5, #0
 800ab82:	d1f9      	bne.n	800ab78 <strcspn+0x10>
 800ab84:	e7f2      	b.n	800ab6c <strcspn+0x4>
 800ab86:	1a30      	subs	r0, r6, r0
 800ab88:	bd70      	pop	{r4, r5, r6, pc}

0800ab8a <strstr>:
 800ab8a:	780a      	ldrb	r2, [r1, #0]
 800ab8c:	b570      	push	{r4, r5, r6, lr}
 800ab8e:	b96a      	cbnz	r2, 800abac <strstr+0x22>
 800ab90:	bd70      	pop	{r4, r5, r6, pc}
 800ab92:	429a      	cmp	r2, r3
 800ab94:	d109      	bne.n	800abaa <strstr+0x20>
 800ab96:	460c      	mov	r4, r1
 800ab98:	4605      	mov	r5, r0
 800ab9a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d0f6      	beq.n	800ab90 <strstr+0x6>
 800aba2:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800aba6:	429e      	cmp	r6, r3
 800aba8:	d0f7      	beq.n	800ab9a <strstr+0x10>
 800abaa:	3001      	adds	r0, #1
 800abac:	7803      	ldrb	r3, [r0, #0]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d1ef      	bne.n	800ab92 <strstr+0x8>
 800abb2:	4618      	mov	r0, r3
 800abb4:	e7ec      	b.n	800ab90 <strstr+0x6>
	...

0800abb8 <_strtol_l.constprop.0>:
 800abb8:	2b01      	cmp	r3, #1
 800abba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abbe:	d001      	beq.n	800abc4 <_strtol_l.constprop.0+0xc>
 800abc0:	2b24      	cmp	r3, #36	; 0x24
 800abc2:	d906      	bls.n	800abd2 <_strtol_l.constprop.0+0x1a>
 800abc4:	f7ff fada 	bl	800a17c <__errno>
 800abc8:	2316      	movs	r3, #22
 800abca:	6003      	str	r3, [r0, #0]
 800abcc:	2000      	movs	r0, #0
 800abce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abd2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800acb8 <_strtol_l.constprop.0+0x100>
 800abd6:	460d      	mov	r5, r1
 800abd8:	462e      	mov	r6, r5
 800abda:	f815 4b01 	ldrb.w	r4, [r5], #1
 800abde:	f814 700c 	ldrb.w	r7, [r4, ip]
 800abe2:	f017 0708 	ands.w	r7, r7, #8
 800abe6:	d1f7      	bne.n	800abd8 <_strtol_l.constprop.0+0x20>
 800abe8:	2c2d      	cmp	r4, #45	; 0x2d
 800abea:	d132      	bne.n	800ac52 <_strtol_l.constprop.0+0x9a>
 800abec:	782c      	ldrb	r4, [r5, #0]
 800abee:	2701      	movs	r7, #1
 800abf0:	1cb5      	adds	r5, r6, #2
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d05b      	beq.n	800acae <_strtol_l.constprop.0+0xf6>
 800abf6:	2b10      	cmp	r3, #16
 800abf8:	d109      	bne.n	800ac0e <_strtol_l.constprop.0+0x56>
 800abfa:	2c30      	cmp	r4, #48	; 0x30
 800abfc:	d107      	bne.n	800ac0e <_strtol_l.constprop.0+0x56>
 800abfe:	782c      	ldrb	r4, [r5, #0]
 800ac00:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ac04:	2c58      	cmp	r4, #88	; 0x58
 800ac06:	d14d      	bne.n	800aca4 <_strtol_l.constprop.0+0xec>
 800ac08:	786c      	ldrb	r4, [r5, #1]
 800ac0a:	2310      	movs	r3, #16
 800ac0c:	3502      	adds	r5, #2
 800ac0e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ac12:	f108 38ff 	add.w	r8, r8, #4294967295
 800ac16:	f04f 0c00 	mov.w	ip, #0
 800ac1a:	fbb8 f9f3 	udiv	r9, r8, r3
 800ac1e:	4666      	mov	r6, ip
 800ac20:	fb03 8a19 	mls	sl, r3, r9, r8
 800ac24:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800ac28:	f1be 0f09 	cmp.w	lr, #9
 800ac2c:	d816      	bhi.n	800ac5c <_strtol_l.constprop.0+0xa4>
 800ac2e:	4674      	mov	r4, lr
 800ac30:	42a3      	cmp	r3, r4
 800ac32:	dd24      	ble.n	800ac7e <_strtol_l.constprop.0+0xc6>
 800ac34:	f1bc 0f00 	cmp.w	ip, #0
 800ac38:	db1e      	blt.n	800ac78 <_strtol_l.constprop.0+0xc0>
 800ac3a:	45b1      	cmp	r9, r6
 800ac3c:	d31c      	bcc.n	800ac78 <_strtol_l.constprop.0+0xc0>
 800ac3e:	d101      	bne.n	800ac44 <_strtol_l.constprop.0+0x8c>
 800ac40:	45a2      	cmp	sl, r4
 800ac42:	db19      	blt.n	800ac78 <_strtol_l.constprop.0+0xc0>
 800ac44:	fb06 4603 	mla	r6, r6, r3, r4
 800ac48:	f04f 0c01 	mov.w	ip, #1
 800ac4c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac50:	e7e8      	b.n	800ac24 <_strtol_l.constprop.0+0x6c>
 800ac52:	2c2b      	cmp	r4, #43	; 0x2b
 800ac54:	bf04      	itt	eq
 800ac56:	782c      	ldrbeq	r4, [r5, #0]
 800ac58:	1cb5      	addeq	r5, r6, #2
 800ac5a:	e7ca      	b.n	800abf2 <_strtol_l.constprop.0+0x3a>
 800ac5c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800ac60:	f1be 0f19 	cmp.w	lr, #25
 800ac64:	d801      	bhi.n	800ac6a <_strtol_l.constprop.0+0xb2>
 800ac66:	3c37      	subs	r4, #55	; 0x37
 800ac68:	e7e2      	b.n	800ac30 <_strtol_l.constprop.0+0x78>
 800ac6a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800ac6e:	f1be 0f19 	cmp.w	lr, #25
 800ac72:	d804      	bhi.n	800ac7e <_strtol_l.constprop.0+0xc6>
 800ac74:	3c57      	subs	r4, #87	; 0x57
 800ac76:	e7db      	b.n	800ac30 <_strtol_l.constprop.0+0x78>
 800ac78:	f04f 3cff 	mov.w	ip, #4294967295
 800ac7c:	e7e6      	b.n	800ac4c <_strtol_l.constprop.0+0x94>
 800ac7e:	f1bc 0f00 	cmp.w	ip, #0
 800ac82:	da05      	bge.n	800ac90 <_strtol_l.constprop.0+0xd8>
 800ac84:	2322      	movs	r3, #34	; 0x22
 800ac86:	6003      	str	r3, [r0, #0]
 800ac88:	4646      	mov	r6, r8
 800ac8a:	b942      	cbnz	r2, 800ac9e <_strtol_l.constprop.0+0xe6>
 800ac8c:	4630      	mov	r0, r6
 800ac8e:	e79e      	b.n	800abce <_strtol_l.constprop.0+0x16>
 800ac90:	b107      	cbz	r7, 800ac94 <_strtol_l.constprop.0+0xdc>
 800ac92:	4276      	negs	r6, r6
 800ac94:	2a00      	cmp	r2, #0
 800ac96:	d0f9      	beq.n	800ac8c <_strtol_l.constprop.0+0xd4>
 800ac98:	f1bc 0f00 	cmp.w	ip, #0
 800ac9c:	d000      	beq.n	800aca0 <_strtol_l.constprop.0+0xe8>
 800ac9e:	1e69      	subs	r1, r5, #1
 800aca0:	6011      	str	r1, [r2, #0]
 800aca2:	e7f3      	b.n	800ac8c <_strtol_l.constprop.0+0xd4>
 800aca4:	2430      	movs	r4, #48	; 0x30
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d1b1      	bne.n	800ac0e <_strtol_l.constprop.0+0x56>
 800acaa:	2308      	movs	r3, #8
 800acac:	e7af      	b.n	800ac0e <_strtol_l.constprop.0+0x56>
 800acae:	2c30      	cmp	r4, #48	; 0x30
 800acb0:	d0a5      	beq.n	800abfe <_strtol_l.constprop.0+0x46>
 800acb2:	230a      	movs	r3, #10
 800acb4:	e7ab      	b.n	800ac0e <_strtol_l.constprop.0+0x56>
 800acb6:	bf00      	nop
 800acb8:	0800e6b5 	.word	0x0800e6b5

0800acbc <strtol>:
 800acbc:	4613      	mov	r3, r2
 800acbe:	460a      	mov	r2, r1
 800acc0:	4601      	mov	r1, r0
 800acc2:	4802      	ldr	r0, [pc, #8]	; (800accc <strtol+0x10>)
 800acc4:	6800      	ldr	r0, [r0, #0]
 800acc6:	f7ff bf77 	b.w	800abb8 <_strtol_l.constprop.0>
 800acca:	bf00      	nop
 800accc:	2000001c 	.word	0x2000001c

0800acd0 <quorem>:
 800acd0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acd4:	6903      	ldr	r3, [r0, #16]
 800acd6:	690c      	ldr	r4, [r1, #16]
 800acd8:	42a3      	cmp	r3, r4
 800acda:	4607      	mov	r7, r0
 800acdc:	f2c0 8081 	blt.w	800ade2 <quorem+0x112>
 800ace0:	3c01      	subs	r4, #1
 800ace2:	f101 0814 	add.w	r8, r1, #20
 800ace6:	f100 0514 	add.w	r5, r0, #20
 800acea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800acee:	9301      	str	r3, [sp, #4]
 800acf0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800acf4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800acf8:	3301      	adds	r3, #1
 800acfa:	429a      	cmp	r2, r3
 800acfc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ad00:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ad04:	fbb2 f6f3 	udiv	r6, r2, r3
 800ad08:	d331      	bcc.n	800ad6e <quorem+0x9e>
 800ad0a:	f04f 0e00 	mov.w	lr, #0
 800ad0e:	4640      	mov	r0, r8
 800ad10:	46ac      	mov	ip, r5
 800ad12:	46f2      	mov	sl, lr
 800ad14:	f850 2b04 	ldr.w	r2, [r0], #4
 800ad18:	b293      	uxth	r3, r2
 800ad1a:	fb06 e303 	mla	r3, r6, r3, lr
 800ad1e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ad22:	b29b      	uxth	r3, r3
 800ad24:	ebaa 0303 	sub.w	r3, sl, r3
 800ad28:	f8dc a000 	ldr.w	sl, [ip]
 800ad2c:	0c12      	lsrs	r2, r2, #16
 800ad2e:	fa13 f38a 	uxtah	r3, r3, sl
 800ad32:	fb06 e202 	mla	r2, r6, r2, lr
 800ad36:	9300      	str	r3, [sp, #0]
 800ad38:	9b00      	ldr	r3, [sp, #0]
 800ad3a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ad3e:	b292      	uxth	r2, r2
 800ad40:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ad44:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ad48:	f8bd 3000 	ldrh.w	r3, [sp]
 800ad4c:	4581      	cmp	r9, r0
 800ad4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad52:	f84c 3b04 	str.w	r3, [ip], #4
 800ad56:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ad5a:	d2db      	bcs.n	800ad14 <quorem+0x44>
 800ad5c:	f855 300b 	ldr.w	r3, [r5, fp]
 800ad60:	b92b      	cbnz	r3, 800ad6e <quorem+0x9e>
 800ad62:	9b01      	ldr	r3, [sp, #4]
 800ad64:	3b04      	subs	r3, #4
 800ad66:	429d      	cmp	r5, r3
 800ad68:	461a      	mov	r2, r3
 800ad6a:	d32e      	bcc.n	800adca <quorem+0xfa>
 800ad6c:	613c      	str	r4, [r7, #16]
 800ad6e:	4638      	mov	r0, r7
 800ad70:	f001 faea 	bl	800c348 <__mcmp>
 800ad74:	2800      	cmp	r0, #0
 800ad76:	db24      	blt.n	800adc2 <quorem+0xf2>
 800ad78:	3601      	adds	r6, #1
 800ad7a:	4628      	mov	r0, r5
 800ad7c:	f04f 0c00 	mov.w	ip, #0
 800ad80:	f858 2b04 	ldr.w	r2, [r8], #4
 800ad84:	f8d0 e000 	ldr.w	lr, [r0]
 800ad88:	b293      	uxth	r3, r2
 800ad8a:	ebac 0303 	sub.w	r3, ip, r3
 800ad8e:	0c12      	lsrs	r2, r2, #16
 800ad90:	fa13 f38e 	uxtah	r3, r3, lr
 800ad94:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ad98:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ad9c:	b29b      	uxth	r3, r3
 800ad9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ada2:	45c1      	cmp	r9, r8
 800ada4:	f840 3b04 	str.w	r3, [r0], #4
 800ada8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800adac:	d2e8      	bcs.n	800ad80 <quorem+0xb0>
 800adae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800adb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800adb6:	b922      	cbnz	r2, 800adc2 <quorem+0xf2>
 800adb8:	3b04      	subs	r3, #4
 800adba:	429d      	cmp	r5, r3
 800adbc:	461a      	mov	r2, r3
 800adbe:	d30a      	bcc.n	800add6 <quorem+0x106>
 800adc0:	613c      	str	r4, [r7, #16]
 800adc2:	4630      	mov	r0, r6
 800adc4:	b003      	add	sp, #12
 800adc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adca:	6812      	ldr	r2, [r2, #0]
 800adcc:	3b04      	subs	r3, #4
 800adce:	2a00      	cmp	r2, #0
 800add0:	d1cc      	bne.n	800ad6c <quorem+0x9c>
 800add2:	3c01      	subs	r4, #1
 800add4:	e7c7      	b.n	800ad66 <quorem+0x96>
 800add6:	6812      	ldr	r2, [r2, #0]
 800add8:	3b04      	subs	r3, #4
 800adda:	2a00      	cmp	r2, #0
 800addc:	d1f0      	bne.n	800adc0 <quorem+0xf0>
 800adde:	3c01      	subs	r4, #1
 800ade0:	e7eb      	b.n	800adba <quorem+0xea>
 800ade2:	2000      	movs	r0, #0
 800ade4:	e7ee      	b.n	800adc4 <quorem+0xf4>
	...

0800ade8 <_dtoa_r>:
 800ade8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adec:	ed2d 8b04 	vpush	{d8-d9}
 800adf0:	ec57 6b10 	vmov	r6, r7, d0
 800adf4:	b093      	sub	sp, #76	; 0x4c
 800adf6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800adf8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800adfc:	9106      	str	r1, [sp, #24]
 800adfe:	ee10 aa10 	vmov	sl, s0
 800ae02:	4604      	mov	r4, r0
 800ae04:	9209      	str	r2, [sp, #36]	; 0x24
 800ae06:	930c      	str	r3, [sp, #48]	; 0x30
 800ae08:	46bb      	mov	fp, r7
 800ae0a:	b975      	cbnz	r5, 800ae2a <_dtoa_r+0x42>
 800ae0c:	2010      	movs	r0, #16
 800ae0e:	f001 f811 	bl	800be34 <malloc>
 800ae12:	4602      	mov	r2, r0
 800ae14:	6260      	str	r0, [r4, #36]	; 0x24
 800ae16:	b920      	cbnz	r0, 800ae22 <_dtoa_r+0x3a>
 800ae18:	4ba7      	ldr	r3, [pc, #668]	; (800b0b8 <_dtoa_r+0x2d0>)
 800ae1a:	21ea      	movs	r1, #234	; 0xea
 800ae1c:	48a7      	ldr	r0, [pc, #668]	; (800b0bc <_dtoa_r+0x2d4>)
 800ae1e:	f002 f8bb 	bl	800cf98 <__assert_func>
 800ae22:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ae26:	6005      	str	r5, [r0, #0]
 800ae28:	60c5      	str	r5, [r0, #12]
 800ae2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae2c:	6819      	ldr	r1, [r3, #0]
 800ae2e:	b151      	cbz	r1, 800ae46 <_dtoa_r+0x5e>
 800ae30:	685a      	ldr	r2, [r3, #4]
 800ae32:	604a      	str	r2, [r1, #4]
 800ae34:	2301      	movs	r3, #1
 800ae36:	4093      	lsls	r3, r2
 800ae38:	608b      	str	r3, [r1, #8]
 800ae3a:	4620      	mov	r0, r4
 800ae3c:	f001 f842 	bl	800bec4 <_Bfree>
 800ae40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae42:	2200      	movs	r2, #0
 800ae44:	601a      	str	r2, [r3, #0]
 800ae46:	1e3b      	subs	r3, r7, #0
 800ae48:	bfaa      	itet	ge
 800ae4a:	2300      	movge	r3, #0
 800ae4c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800ae50:	f8c8 3000 	strge.w	r3, [r8]
 800ae54:	4b9a      	ldr	r3, [pc, #616]	; (800b0c0 <_dtoa_r+0x2d8>)
 800ae56:	bfbc      	itt	lt
 800ae58:	2201      	movlt	r2, #1
 800ae5a:	f8c8 2000 	strlt.w	r2, [r8]
 800ae5e:	ea33 030b 	bics.w	r3, r3, fp
 800ae62:	d11b      	bne.n	800ae9c <_dtoa_r+0xb4>
 800ae64:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ae66:	f242 730f 	movw	r3, #9999	; 0x270f
 800ae6a:	6013      	str	r3, [r2, #0]
 800ae6c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ae70:	4333      	orrs	r3, r6
 800ae72:	f000 8592 	beq.w	800b99a <_dtoa_r+0xbb2>
 800ae76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae78:	b963      	cbnz	r3, 800ae94 <_dtoa_r+0xac>
 800ae7a:	4b92      	ldr	r3, [pc, #584]	; (800b0c4 <_dtoa_r+0x2dc>)
 800ae7c:	e022      	b.n	800aec4 <_dtoa_r+0xdc>
 800ae7e:	4b92      	ldr	r3, [pc, #584]	; (800b0c8 <_dtoa_r+0x2e0>)
 800ae80:	9301      	str	r3, [sp, #4]
 800ae82:	3308      	adds	r3, #8
 800ae84:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ae86:	6013      	str	r3, [r2, #0]
 800ae88:	9801      	ldr	r0, [sp, #4]
 800ae8a:	b013      	add	sp, #76	; 0x4c
 800ae8c:	ecbd 8b04 	vpop	{d8-d9}
 800ae90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae94:	4b8b      	ldr	r3, [pc, #556]	; (800b0c4 <_dtoa_r+0x2dc>)
 800ae96:	9301      	str	r3, [sp, #4]
 800ae98:	3303      	adds	r3, #3
 800ae9a:	e7f3      	b.n	800ae84 <_dtoa_r+0x9c>
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	2300      	movs	r3, #0
 800aea0:	4650      	mov	r0, sl
 800aea2:	4659      	mov	r1, fp
 800aea4:	f7f5 fe10 	bl	8000ac8 <__aeabi_dcmpeq>
 800aea8:	ec4b ab19 	vmov	d9, sl, fp
 800aeac:	4680      	mov	r8, r0
 800aeae:	b158      	cbz	r0, 800aec8 <_dtoa_r+0xe0>
 800aeb0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aeb2:	2301      	movs	r3, #1
 800aeb4:	6013      	str	r3, [r2, #0]
 800aeb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	f000 856b 	beq.w	800b994 <_dtoa_r+0xbac>
 800aebe:	4883      	ldr	r0, [pc, #524]	; (800b0cc <_dtoa_r+0x2e4>)
 800aec0:	6018      	str	r0, [r3, #0]
 800aec2:	1e43      	subs	r3, r0, #1
 800aec4:	9301      	str	r3, [sp, #4]
 800aec6:	e7df      	b.n	800ae88 <_dtoa_r+0xa0>
 800aec8:	ec4b ab10 	vmov	d0, sl, fp
 800aecc:	aa10      	add	r2, sp, #64	; 0x40
 800aece:	a911      	add	r1, sp, #68	; 0x44
 800aed0:	4620      	mov	r0, r4
 800aed2:	f001 fadf 	bl	800c494 <__d2b>
 800aed6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800aeda:	ee08 0a10 	vmov	s16, r0
 800aede:	2d00      	cmp	r5, #0
 800aee0:	f000 8084 	beq.w	800afec <_dtoa_r+0x204>
 800aee4:	ee19 3a90 	vmov	r3, s19
 800aee8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aeec:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800aef0:	4656      	mov	r6, sl
 800aef2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800aef6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800aefa:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800aefe:	4b74      	ldr	r3, [pc, #464]	; (800b0d0 <_dtoa_r+0x2e8>)
 800af00:	2200      	movs	r2, #0
 800af02:	4630      	mov	r0, r6
 800af04:	4639      	mov	r1, r7
 800af06:	f7f5 f9bf 	bl	8000288 <__aeabi_dsub>
 800af0a:	a365      	add	r3, pc, #404	; (adr r3, 800b0a0 <_dtoa_r+0x2b8>)
 800af0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af10:	f7f5 fb72 	bl	80005f8 <__aeabi_dmul>
 800af14:	a364      	add	r3, pc, #400	; (adr r3, 800b0a8 <_dtoa_r+0x2c0>)
 800af16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af1a:	f7f5 f9b7 	bl	800028c <__adddf3>
 800af1e:	4606      	mov	r6, r0
 800af20:	4628      	mov	r0, r5
 800af22:	460f      	mov	r7, r1
 800af24:	f7f5 fafe 	bl	8000524 <__aeabi_i2d>
 800af28:	a361      	add	r3, pc, #388	; (adr r3, 800b0b0 <_dtoa_r+0x2c8>)
 800af2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af2e:	f7f5 fb63 	bl	80005f8 <__aeabi_dmul>
 800af32:	4602      	mov	r2, r0
 800af34:	460b      	mov	r3, r1
 800af36:	4630      	mov	r0, r6
 800af38:	4639      	mov	r1, r7
 800af3a:	f7f5 f9a7 	bl	800028c <__adddf3>
 800af3e:	4606      	mov	r6, r0
 800af40:	460f      	mov	r7, r1
 800af42:	f7f5 fe09 	bl	8000b58 <__aeabi_d2iz>
 800af46:	2200      	movs	r2, #0
 800af48:	9000      	str	r0, [sp, #0]
 800af4a:	2300      	movs	r3, #0
 800af4c:	4630      	mov	r0, r6
 800af4e:	4639      	mov	r1, r7
 800af50:	f7f5 fdc4 	bl	8000adc <__aeabi_dcmplt>
 800af54:	b150      	cbz	r0, 800af6c <_dtoa_r+0x184>
 800af56:	9800      	ldr	r0, [sp, #0]
 800af58:	f7f5 fae4 	bl	8000524 <__aeabi_i2d>
 800af5c:	4632      	mov	r2, r6
 800af5e:	463b      	mov	r3, r7
 800af60:	f7f5 fdb2 	bl	8000ac8 <__aeabi_dcmpeq>
 800af64:	b910      	cbnz	r0, 800af6c <_dtoa_r+0x184>
 800af66:	9b00      	ldr	r3, [sp, #0]
 800af68:	3b01      	subs	r3, #1
 800af6a:	9300      	str	r3, [sp, #0]
 800af6c:	9b00      	ldr	r3, [sp, #0]
 800af6e:	2b16      	cmp	r3, #22
 800af70:	d85a      	bhi.n	800b028 <_dtoa_r+0x240>
 800af72:	9a00      	ldr	r2, [sp, #0]
 800af74:	4b57      	ldr	r3, [pc, #348]	; (800b0d4 <_dtoa_r+0x2ec>)
 800af76:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800af7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af7e:	ec51 0b19 	vmov	r0, r1, d9
 800af82:	f7f5 fdab 	bl	8000adc <__aeabi_dcmplt>
 800af86:	2800      	cmp	r0, #0
 800af88:	d050      	beq.n	800b02c <_dtoa_r+0x244>
 800af8a:	9b00      	ldr	r3, [sp, #0]
 800af8c:	3b01      	subs	r3, #1
 800af8e:	9300      	str	r3, [sp, #0]
 800af90:	2300      	movs	r3, #0
 800af92:	930b      	str	r3, [sp, #44]	; 0x2c
 800af94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800af96:	1b5d      	subs	r5, r3, r5
 800af98:	1e6b      	subs	r3, r5, #1
 800af9a:	9305      	str	r3, [sp, #20]
 800af9c:	bf45      	ittet	mi
 800af9e:	f1c5 0301 	rsbmi	r3, r5, #1
 800afa2:	9304      	strmi	r3, [sp, #16]
 800afa4:	2300      	movpl	r3, #0
 800afa6:	2300      	movmi	r3, #0
 800afa8:	bf4c      	ite	mi
 800afaa:	9305      	strmi	r3, [sp, #20]
 800afac:	9304      	strpl	r3, [sp, #16]
 800afae:	9b00      	ldr	r3, [sp, #0]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	db3d      	blt.n	800b030 <_dtoa_r+0x248>
 800afb4:	9b05      	ldr	r3, [sp, #20]
 800afb6:	9a00      	ldr	r2, [sp, #0]
 800afb8:	920a      	str	r2, [sp, #40]	; 0x28
 800afba:	4413      	add	r3, r2
 800afbc:	9305      	str	r3, [sp, #20]
 800afbe:	2300      	movs	r3, #0
 800afc0:	9307      	str	r3, [sp, #28]
 800afc2:	9b06      	ldr	r3, [sp, #24]
 800afc4:	2b09      	cmp	r3, #9
 800afc6:	f200 8089 	bhi.w	800b0dc <_dtoa_r+0x2f4>
 800afca:	2b05      	cmp	r3, #5
 800afcc:	bfc4      	itt	gt
 800afce:	3b04      	subgt	r3, #4
 800afd0:	9306      	strgt	r3, [sp, #24]
 800afd2:	9b06      	ldr	r3, [sp, #24]
 800afd4:	f1a3 0302 	sub.w	r3, r3, #2
 800afd8:	bfcc      	ite	gt
 800afda:	2500      	movgt	r5, #0
 800afdc:	2501      	movle	r5, #1
 800afde:	2b03      	cmp	r3, #3
 800afe0:	f200 8087 	bhi.w	800b0f2 <_dtoa_r+0x30a>
 800afe4:	e8df f003 	tbb	[pc, r3]
 800afe8:	59383a2d 	.word	0x59383a2d
 800afec:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800aff0:	441d      	add	r5, r3
 800aff2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800aff6:	2b20      	cmp	r3, #32
 800aff8:	bfc1      	itttt	gt
 800affa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800affe:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b002:	fa0b f303 	lslgt.w	r3, fp, r3
 800b006:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b00a:	bfda      	itte	le
 800b00c:	f1c3 0320 	rsble	r3, r3, #32
 800b010:	fa06 f003 	lslle.w	r0, r6, r3
 800b014:	4318      	orrgt	r0, r3
 800b016:	f7f5 fa75 	bl	8000504 <__aeabi_ui2d>
 800b01a:	2301      	movs	r3, #1
 800b01c:	4606      	mov	r6, r0
 800b01e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b022:	3d01      	subs	r5, #1
 800b024:	930e      	str	r3, [sp, #56]	; 0x38
 800b026:	e76a      	b.n	800aefe <_dtoa_r+0x116>
 800b028:	2301      	movs	r3, #1
 800b02a:	e7b2      	b.n	800af92 <_dtoa_r+0x1aa>
 800b02c:	900b      	str	r0, [sp, #44]	; 0x2c
 800b02e:	e7b1      	b.n	800af94 <_dtoa_r+0x1ac>
 800b030:	9b04      	ldr	r3, [sp, #16]
 800b032:	9a00      	ldr	r2, [sp, #0]
 800b034:	1a9b      	subs	r3, r3, r2
 800b036:	9304      	str	r3, [sp, #16]
 800b038:	4253      	negs	r3, r2
 800b03a:	9307      	str	r3, [sp, #28]
 800b03c:	2300      	movs	r3, #0
 800b03e:	930a      	str	r3, [sp, #40]	; 0x28
 800b040:	e7bf      	b.n	800afc2 <_dtoa_r+0x1da>
 800b042:	2300      	movs	r3, #0
 800b044:	9308      	str	r3, [sp, #32]
 800b046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b048:	2b00      	cmp	r3, #0
 800b04a:	dc55      	bgt.n	800b0f8 <_dtoa_r+0x310>
 800b04c:	2301      	movs	r3, #1
 800b04e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b052:	461a      	mov	r2, r3
 800b054:	9209      	str	r2, [sp, #36]	; 0x24
 800b056:	e00c      	b.n	800b072 <_dtoa_r+0x28a>
 800b058:	2301      	movs	r3, #1
 800b05a:	e7f3      	b.n	800b044 <_dtoa_r+0x25c>
 800b05c:	2300      	movs	r3, #0
 800b05e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b060:	9308      	str	r3, [sp, #32]
 800b062:	9b00      	ldr	r3, [sp, #0]
 800b064:	4413      	add	r3, r2
 800b066:	9302      	str	r3, [sp, #8]
 800b068:	3301      	adds	r3, #1
 800b06a:	2b01      	cmp	r3, #1
 800b06c:	9303      	str	r3, [sp, #12]
 800b06e:	bfb8      	it	lt
 800b070:	2301      	movlt	r3, #1
 800b072:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b074:	2200      	movs	r2, #0
 800b076:	6042      	str	r2, [r0, #4]
 800b078:	2204      	movs	r2, #4
 800b07a:	f102 0614 	add.w	r6, r2, #20
 800b07e:	429e      	cmp	r6, r3
 800b080:	6841      	ldr	r1, [r0, #4]
 800b082:	d93d      	bls.n	800b100 <_dtoa_r+0x318>
 800b084:	4620      	mov	r0, r4
 800b086:	f000 fedd 	bl	800be44 <_Balloc>
 800b08a:	9001      	str	r0, [sp, #4]
 800b08c:	2800      	cmp	r0, #0
 800b08e:	d13b      	bne.n	800b108 <_dtoa_r+0x320>
 800b090:	4b11      	ldr	r3, [pc, #68]	; (800b0d8 <_dtoa_r+0x2f0>)
 800b092:	4602      	mov	r2, r0
 800b094:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b098:	e6c0      	b.n	800ae1c <_dtoa_r+0x34>
 800b09a:	2301      	movs	r3, #1
 800b09c:	e7df      	b.n	800b05e <_dtoa_r+0x276>
 800b09e:	bf00      	nop
 800b0a0:	636f4361 	.word	0x636f4361
 800b0a4:	3fd287a7 	.word	0x3fd287a7
 800b0a8:	8b60c8b3 	.word	0x8b60c8b3
 800b0ac:	3fc68a28 	.word	0x3fc68a28
 800b0b0:	509f79fb 	.word	0x509f79fb
 800b0b4:	3fd34413 	.word	0x3fd34413
 800b0b8:	0800e7c2 	.word	0x0800e7c2
 800b0bc:	0800e7d9 	.word	0x0800e7d9
 800b0c0:	7ff00000 	.word	0x7ff00000
 800b0c4:	0800e7be 	.word	0x0800e7be
 800b0c8:	0800e7b5 	.word	0x0800e7b5
 800b0cc:	0800e691 	.word	0x0800e691
 800b0d0:	3ff80000 	.word	0x3ff80000
 800b0d4:	0800e930 	.word	0x0800e930
 800b0d8:	0800e834 	.word	0x0800e834
 800b0dc:	2501      	movs	r5, #1
 800b0de:	2300      	movs	r3, #0
 800b0e0:	9306      	str	r3, [sp, #24]
 800b0e2:	9508      	str	r5, [sp, #32]
 800b0e4:	f04f 33ff 	mov.w	r3, #4294967295
 800b0e8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	2312      	movs	r3, #18
 800b0f0:	e7b0      	b.n	800b054 <_dtoa_r+0x26c>
 800b0f2:	2301      	movs	r3, #1
 800b0f4:	9308      	str	r3, [sp, #32]
 800b0f6:	e7f5      	b.n	800b0e4 <_dtoa_r+0x2fc>
 800b0f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0fa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b0fe:	e7b8      	b.n	800b072 <_dtoa_r+0x28a>
 800b100:	3101      	adds	r1, #1
 800b102:	6041      	str	r1, [r0, #4]
 800b104:	0052      	lsls	r2, r2, #1
 800b106:	e7b8      	b.n	800b07a <_dtoa_r+0x292>
 800b108:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b10a:	9a01      	ldr	r2, [sp, #4]
 800b10c:	601a      	str	r2, [r3, #0]
 800b10e:	9b03      	ldr	r3, [sp, #12]
 800b110:	2b0e      	cmp	r3, #14
 800b112:	f200 809d 	bhi.w	800b250 <_dtoa_r+0x468>
 800b116:	2d00      	cmp	r5, #0
 800b118:	f000 809a 	beq.w	800b250 <_dtoa_r+0x468>
 800b11c:	9b00      	ldr	r3, [sp, #0]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	dd32      	ble.n	800b188 <_dtoa_r+0x3a0>
 800b122:	4ab7      	ldr	r2, [pc, #732]	; (800b400 <_dtoa_r+0x618>)
 800b124:	f003 030f 	and.w	r3, r3, #15
 800b128:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b12c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b130:	9b00      	ldr	r3, [sp, #0]
 800b132:	05d8      	lsls	r0, r3, #23
 800b134:	ea4f 1723 	mov.w	r7, r3, asr #4
 800b138:	d516      	bpl.n	800b168 <_dtoa_r+0x380>
 800b13a:	4bb2      	ldr	r3, [pc, #712]	; (800b404 <_dtoa_r+0x61c>)
 800b13c:	ec51 0b19 	vmov	r0, r1, d9
 800b140:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b144:	f7f5 fb82 	bl	800084c <__aeabi_ddiv>
 800b148:	f007 070f 	and.w	r7, r7, #15
 800b14c:	4682      	mov	sl, r0
 800b14e:	468b      	mov	fp, r1
 800b150:	2503      	movs	r5, #3
 800b152:	4eac      	ldr	r6, [pc, #688]	; (800b404 <_dtoa_r+0x61c>)
 800b154:	b957      	cbnz	r7, 800b16c <_dtoa_r+0x384>
 800b156:	4642      	mov	r2, r8
 800b158:	464b      	mov	r3, r9
 800b15a:	4650      	mov	r0, sl
 800b15c:	4659      	mov	r1, fp
 800b15e:	f7f5 fb75 	bl	800084c <__aeabi_ddiv>
 800b162:	4682      	mov	sl, r0
 800b164:	468b      	mov	fp, r1
 800b166:	e028      	b.n	800b1ba <_dtoa_r+0x3d2>
 800b168:	2502      	movs	r5, #2
 800b16a:	e7f2      	b.n	800b152 <_dtoa_r+0x36a>
 800b16c:	07f9      	lsls	r1, r7, #31
 800b16e:	d508      	bpl.n	800b182 <_dtoa_r+0x39a>
 800b170:	4640      	mov	r0, r8
 800b172:	4649      	mov	r1, r9
 800b174:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b178:	f7f5 fa3e 	bl	80005f8 <__aeabi_dmul>
 800b17c:	3501      	adds	r5, #1
 800b17e:	4680      	mov	r8, r0
 800b180:	4689      	mov	r9, r1
 800b182:	107f      	asrs	r7, r7, #1
 800b184:	3608      	adds	r6, #8
 800b186:	e7e5      	b.n	800b154 <_dtoa_r+0x36c>
 800b188:	f000 809b 	beq.w	800b2c2 <_dtoa_r+0x4da>
 800b18c:	9b00      	ldr	r3, [sp, #0]
 800b18e:	4f9d      	ldr	r7, [pc, #628]	; (800b404 <_dtoa_r+0x61c>)
 800b190:	425e      	negs	r6, r3
 800b192:	4b9b      	ldr	r3, [pc, #620]	; (800b400 <_dtoa_r+0x618>)
 800b194:	f006 020f 	and.w	r2, r6, #15
 800b198:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b19c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1a0:	ec51 0b19 	vmov	r0, r1, d9
 800b1a4:	f7f5 fa28 	bl	80005f8 <__aeabi_dmul>
 800b1a8:	1136      	asrs	r6, r6, #4
 800b1aa:	4682      	mov	sl, r0
 800b1ac:	468b      	mov	fp, r1
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	2502      	movs	r5, #2
 800b1b2:	2e00      	cmp	r6, #0
 800b1b4:	d17a      	bne.n	800b2ac <_dtoa_r+0x4c4>
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d1d3      	bne.n	800b162 <_dtoa_r+0x37a>
 800b1ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	f000 8082 	beq.w	800b2c6 <_dtoa_r+0x4de>
 800b1c2:	4b91      	ldr	r3, [pc, #580]	; (800b408 <_dtoa_r+0x620>)
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	4650      	mov	r0, sl
 800b1c8:	4659      	mov	r1, fp
 800b1ca:	f7f5 fc87 	bl	8000adc <__aeabi_dcmplt>
 800b1ce:	2800      	cmp	r0, #0
 800b1d0:	d079      	beq.n	800b2c6 <_dtoa_r+0x4de>
 800b1d2:	9b03      	ldr	r3, [sp, #12]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d076      	beq.n	800b2c6 <_dtoa_r+0x4de>
 800b1d8:	9b02      	ldr	r3, [sp, #8]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	dd36      	ble.n	800b24c <_dtoa_r+0x464>
 800b1de:	9b00      	ldr	r3, [sp, #0]
 800b1e0:	4650      	mov	r0, sl
 800b1e2:	4659      	mov	r1, fp
 800b1e4:	1e5f      	subs	r7, r3, #1
 800b1e6:	2200      	movs	r2, #0
 800b1e8:	4b88      	ldr	r3, [pc, #544]	; (800b40c <_dtoa_r+0x624>)
 800b1ea:	f7f5 fa05 	bl	80005f8 <__aeabi_dmul>
 800b1ee:	9e02      	ldr	r6, [sp, #8]
 800b1f0:	4682      	mov	sl, r0
 800b1f2:	468b      	mov	fp, r1
 800b1f4:	3501      	adds	r5, #1
 800b1f6:	4628      	mov	r0, r5
 800b1f8:	f7f5 f994 	bl	8000524 <__aeabi_i2d>
 800b1fc:	4652      	mov	r2, sl
 800b1fe:	465b      	mov	r3, fp
 800b200:	f7f5 f9fa 	bl	80005f8 <__aeabi_dmul>
 800b204:	4b82      	ldr	r3, [pc, #520]	; (800b410 <_dtoa_r+0x628>)
 800b206:	2200      	movs	r2, #0
 800b208:	f7f5 f840 	bl	800028c <__adddf3>
 800b20c:	46d0      	mov	r8, sl
 800b20e:	46d9      	mov	r9, fp
 800b210:	4682      	mov	sl, r0
 800b212:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800b216:	2e00      	cmp	r6, #0
 800b218:	d158      	bne.n	800b2cc <_dtoa_r+0x4e4>
 800b21a:	4b7e      	ldr	r3, [pc, #504]	; (800b414 <_dtoa_r+0x62c>)
 800b21c:	2200      	movs	r2, #0
 800b21e:	4640      	mov	r0, r8
 800b220:	4649      	mov	r1, r9
 800b222:	f7f5 f831 	bl	8000288 <__aeabi_dsub>
 800b226:	4652      	mov	r2, sl
 800b228:	465b      	mov	r3, fp
 800b22a:	4680      	mov	r8, r0
 800b22c:	4689      	mov	r9, r1
 800b22e:	f7f5 fc73 	bl	8000b18 <__aeabi_dcmpgt>
 800b232:	2800      	cmp	r0, #0
 800b234:	f040 8295 	bne.w	800b762 <_dtoa_r+0x97a>
 800b238:	4652      	mov	r2, sl
 800b23a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b23e:	4640      	mov	r0, r8
 800b240:	4649      	mov	r1, r9
 800b242:	f7f5 fc4b 	bl	8000adc <__aeabi_dcmplt>
 800b246:	2800      	cmp	r0, #0
 800b248:	f040 8289 	bne.w	800b75e <_dtoa_r+0x976>
 800b24c:	ec5b ab19 	vmov	sl, fp, d9
 800b250:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b252:	2b00      	cmp	r3, #0
 800b254:	f2c0 8148 	blt.w	800b4e8 <_dtoa_r+0x700>
 800b258:	9a00      	ldr	r2, [sp, #0]
 800b25a:	2a0e      	cmp	r2, #14
 800b25c:	f300 8144 	bgt.w	800b4e8 <_dtoa_r+0x700>
 800b260:	4b67      	ldr	r3, [pc, #412]	; (800b400 <_dtoa_r+0x618>)
 800b262:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b266:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b26a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	f280 80d5 	bge.w	800b41c <_dtoa_r+0x634>
 800b272:	9b03      	ldr	r3, [sp, #12]
 800b274:	2b00      	cmp	r3, #0
 800b276:	f300 80d1 	bgt.w	800b41c <_dtoa_r+0x634>
 800b27a:	f040 826f 	bne.w	800b75c <_dtoa_r+0x974>
 800b27e:	4b65      	ldr	r3, [pc, #404]	; (800b414 <_dtoa_r+0x62c>)
 800b280:	2200      	movs	r2, #0
 800b282:	4640      	mov	r0, r8
 800b284:	4649      	mov	r1, r9
 800b286:	f7f5 f9b7 	bl	80005f8 <__aeabi_dmul>
 800b28a:	4652      	mov	r2, sl
 800b28c:	465b      	mov	r3, fp
 800b28e:	f7f5 fc39 	bl	8000b04 <__aeabi_dcmpge>
 800b292:	9e03      	ldr	r6, [sp, #12]
 800b294:	4637      	mov	r7, r6
 800b296:	2800      	cmp	r0, #0
 800b298:	f040 8245 	bne.w	800b726 <_dtoa_r+0x93e>
 800b29c:	9d01      	ldr	r5, [sp, #4]
 800b29e:	2331      	movs	r3, #49	; 0x31
 800b2a0:	f805 3b01 	strb.w	r3, [r5], #1
 800b2a4:	9b00      	ldr	r3, [sp, #0]
 800b2a6:	3301      	adds	r3, #1
 800b2a8:	9300      	str	r3, [sp, #0]
 800b2aa:	e240      	b.n	800b72e <_dtoa_r+0x946>
 800b2ac:	07f2      	lsls	r2, r6, #31
 800b2ae:	d505      	bpl.n	800b2bc <_dtoa_r+0x4d4>
 800b2b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b2b4:	f7f5 f9a0 	bl	80005f8 <__aeabi_dmul>
 800b2b8:	3501      	adds	r5, #1
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	1076      	asrs	r6, r6, #1
 800b2be:	3708      	adds	r7, #8
 800b2c0:	e777      	b.n	800b1b2 <_dtoa_r+0x3ca>
 800b2c2:	2502      	movs	r5, #2
 800b2c4:	e779      	b.n	800b1ba <_dtoa_r+0x3d2>
 800b2c6:	9f00      	ldr	r7, [sp, #0]
 800b2c8:	9e03      	ldr	r6, [sp, #12]
 800b2ca:	e794      	b.n	800b1f6 <_dtoa_r+0x40e>
 800b2cc:	9901      	ldr	r1, [sp, #4]
 800b2ce:	4b4c      	ldr	r3, [pc, #304]	; (800b400 <_dtoa_r+0x618>)
 800b2d0:	4431      	add	r1, r6
 800b2d2:	910d      	str	r1, [sp, #52]	; 0x34
 800b2d4:	9908      	ldr	r1, [sp, #32]
 800b2d6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b2da:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b2de:	2900      	cmp	r1, #0
 800b2e0:	d043      	beq.n	800b36a <_dtoa_r+0x582>
 800b2e2:	494d      	ldr	r1, [pc, #308]	; (800b418 <_dtoa_r+0x630>)
 800b2e4:	2000      	movs	r0, #0
 800b2e6:	f7f5 fab1 	bl	800084c <__aeabi_ddiv>
 800b2ea:	4652      	mov	r2, sl
 800b2ec:	465b      	mov	r3, fp
 800b2ee:	f7f4 ffcb 	bl	8000288 <__aeabi_dsub>
 800b2f2:	9d01      	ldr	r5, [sp, #4]
 800b2f4:	4682      	mov	sl, r0
 800b2f6:	468b      	mov	fp, r1
 800b2f8:	4649      	mov	r1, r9
 800b2fa:	4640      	mov	r0, r8
 800b2fc:	f7f5 fc2c 	bl	8000b58 <__aeabi_d2iz>
 800b300:	4606      	mov	r6, r0
 800b302:	f7f5 f90f 	bl	8000524 <__aeabi_i2d>
 800b306:	4602      	mov	r2, r0
 800b308:	460b      	mov	r3, r1
 800b30a:	4640      	mov	r0, r8
 800b30c:	4649      	mov	r1, r9
 800b30e:	f7f4 ffbb 	bl	8000288 <__aeabi_dsub>
 800b312:	3630      	adds	r6, #48	; 0x30
 800b314:	f805 6b01 	strb.w	r6, [r5], #1
 800b318:	4652      	mov	r2, sl
 800b31a:	465b      	mov	r3, fp
 800b31c:	4680      	mov	r8, r0
 800b31e:	4689      	mov	r9, r1
 800b320:	f7f5 fbdc 	bl	8000adc <__aeabi_dcmplt>
 800b324:	2800      	cmp	r0, #0
 800b326:	d163      	bne.n	800b3f0 <_dtoa_r+0x608>
 800b328:	4642      	mov	r2, r8
 800b32a:	464b      	mov	r3, r9
 800b32c:	4936      	ldr	r1, [pc, #216]	; (800b408 <_dtoa_r+0x620>)
 800b32e:	2000      	movs	r0, #0
 800b330:	f7f4 ffaa 	bl	8000288 <__aeabi_dsub>
 800b334:	4652      	mov	r2, sl
 800b336:	465b      	mov	r3, fp
 800b338:	f7f5 fbd0 	bl	8000adc <__aeabi_dcmplt>
 800b33c:	2800      	cmp	r0, #0
 800b33e:	f040 80b5 	bne.w	800b4ac <_dtoa_r+0x6c4>
 800b342:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b344:	429d      	cmp	r5, r3
 800b346:	d081      	beq.n	800b24c <_dtoa_r+0x464>
 800b348:	4b30      	ldr	r3, [pc, #192]	; (800b40c <_dtoa_r+0x624>)
 800b34a:	2200      	movs	r2, #0
 800b34c:	4650      	mov	r0, sl
 800b34e:	4659      	mov	r1, fp
 800b350:	f7f5 f952 	bl	80005f8 <__aeabi_dmul>
 800b354:	4b2d      	ldr	r3, [pc, #180]	; (800b40c <_dtoa_r+0x624>)
 800b356:	4682      	mov	sl, r0
 800b358:	468b      	mov	fp, r1
 800b35a:	4640      	mov	r0, r8
 800b35c:	4649      	mov	r1, r9
 800b35e:	2200      	movs	r2, #0
 800b360:	f7f5 f94a 	bl	80005f8 <__aeabi_dmul>
 800b364:	4680      	mov	r8, r0
 800b366:	4689      	mov	r9, r1
 800b368:	e7c6      	b.n	800b2f8 <_dtoa_r+0x510>
 800b36a:	4650      	mov	r0, sl
 800b36c:	4659      	mov	r1, fp
 800b36e:	f7f5 f943 	bl	80005f8 <__aeabi_dmul>
 800b372:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b374:	9d01      	ldr	r5, [sp, #4]
 800b376:	930f      	str	r3, [sp, #60]	; 0x3c
 800b378:	4682      	mov	sl, r0
 800b37a:	468b      	mov	fp, r1
 800b37c:	4649      	mov	r1, r9
 800b37e:	4640      	mov	r0, r8
 800b380:	f7f5 fbea 	bl	8000b58 <__aeabi_d2iz>
 800b384:	4606      	mov	r6, r0
 800b386:	f7f5 f8cd 	bl	8000524 <__aeabi_i2d>
 800b38a:	3630      	adds	r6, #48	; 0x30
 800b38c:	4602      	mov	r2, r0
 800b38e:	460b      	mov	r3, r1
 800b390:	4640      	mov	r0, r8
 800b392:	4649      	mov	r1, r9
 800b394:	f7f4 ff78 	bl	8000288 <__aeabi_dsub>
 800b398:	f805 6b01 	strb.w	r6, [r5], #1
 800b39c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b39e:	429d      	cmp	r5, r3
 800b3a0:	4680      	mov	r8, r0
 800b3a2:	4689      	mov	r9, r1
 800b3a4:	f04f 0200 	mov.w	r2, #0
 800b3a8:	d124      	bne.n	800b3f4 <_dtoa_r+0x60c>
 800b3aa:	4b1b      	ldr	r3, [pc, #108]	; (800b418 <_dtoa_r+0x630>)
 800b3ac:	4650      	mov	r0, sl
 800b3ae:	4659      	mov	r1, fp
 800b3b0:	f7f4 ff6c 	bl	800028c <__adddf3>
 800b3b4:	4602      	mov	r2, r0
 800b3b6:	460b      	mov	r3, r1
 800b3b8:	4640      	mov	r0, r8
 800b3ba:	4649      	mov	r1, r9
 800b3bc:	f7f5 fbac 	bl	8000b18 <__aeabi_dcmpgt>
 800b3c0:	2800      	cmp	r0, #0
 800b3c2:	d173      	bne.n	800b4ac <_dtoa_r+0x6c4>
 800b3c4:	4652      	mov	r2, sl
 800b3c6:	465b      	mov	r3, fp
 800b3c8:	4913      	ldr	r1, [pc, #76]	; (800b418 <_dtoa_r+0x630>)
 800b3ca:	2000      	movs	r0, #0
 800b3cc:	f7f4 ff5c 	bl	8000288 <__aeabi_dsub>
 800b3d0:	4602      	mov	r2, r0
 800b3d2:	460b      	mov	r3, r1
 800b3d4:	4640      	mov	r0, r8
 800b3d6:	4649      	mov	r1, r9
 800b3d8:	f7f5 fb80 	bl	8000adc <__aeabi_dcmplt>
 800b3dc:	2800      	cmp	r0, #0
 800b3de:	f43f af35 	beq.w	800b24c <_dtoa_r+0x464>
 800b3e2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b3e4:	1e6b      	subs	r3, r5, #1
 800b3e6:	930f      	str	r3, [sp, #60]	; 0x3c
 800b3e8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b3ec:	2b30      	cmp	r3, #48	; 0x30
 800b3ee:	d0f8      	beq.n	800b3e2 <_dtoa_r+0x5fa>
 800b3f0:	9700      	str	r7, [sp, #0]
 800b3f2:	e049      	b.n	800b488 <_dtoa_r+0x6a0>
 800b3f4:	4b05      	ldr	r3, [pc, #20]	; (800b40c <_dtoa_r+0x624>)
 800b3f6:	f7f5 f8ff 	bl	80005f8 <__aeabi_dmul>
 800b3fa:	4680      	mov	r8, r0
 800b3fc:	4689      	mov	r9, r1
 800b3fe:	e7bd      	b.n	800b37c <_dtoa_r+0x594>
 800b400:	0800e930 	.word	0x0800e930
 800b404:	0800e908 	.word	0x0800e908
 800b408:	3ff00000 	.word	0x3ff00000
 800b40c:	40240000 	.word	0x40240000
 800b410:	401c0000 	.word	0x401c0000
 800b414:	40140000 	.word	0x40140000
 800b418:	3fe00000 	.word	0x3fe00000
 800b41c:	9d01      	ldr	r5, [sp, #4]
 800b41e:	4656      	mov	r6, sl
 800b420:	465f      	mov	r7, fp
 800b422:	4642      	mov	r2, r8
 800b424:	464b      	mov	r3, r9
 800b426:	4630      	mov	r0, r6
 800b428:	4639      	mov	r1, r7
 800b42a:	f7f5 fa0f 	bl	800084c <__aeabi_ddiv>
 800b42e:	f7f5 fb93 	bl	8000b58 <__aeabi_d2iz>
 800b432:	4682      	mov	sl, r0
 800b434:	f7f5 f876 	bl	8000524 <__aeabi_i2d>
 800b438:	4642      	mov	r2, r8
 800b43a:	464b      	mov	r3, r9
 800b43c:	f7f5 f8dc 	bl	80005f8 <__aeabi_dmul>
 800b440:	4602      	mov	r2, r0
 800b442:	460b      	mov	r3, r1
 800b444:	4630      	mov	r0, r6
 800b446:	4639      	mov	r1, r7
 800b448:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b44c:	f7f4 ff1c 	bl	8000288 <__aeabi_dsub>
 800b450:	f805 6b01 	strb.w	r6, [r5], #1
 800b454:	9e01      	ldr	r6, [sp, #4]
 800b456:	9f03      	ldr	r7, [sp, #12]
 800b458:	1bae      	subs	r6, r5, r6
 800b45a:	42b7      	cmp	r7, r6
 800b45c:	4602      	mov	r2, r0
 800b45e:	460b      	mov	r3, r1
 800b460:	d135      	bne.n	800b4ce <_dtoa_r+0x6e6>
 800b462:	f7f4 ff13 	bl	800028c <__adddf3>
 800b466:	4642      	mov	r2, r8
 800b468:	464b      	mov	r3, r9
 800b46a:	4606      	mov	r6, r0
 800b46c:	460f      	mov	r7, r1
 800b46e:	f7f5 fb53 	bl	8000b18 <__aeabi_dcmpgt>
 800b472:	b9d0      	cbnz	r0, 800b4aa <_dtoa_r+0x6c2>
 800b474:	4642      	mov	r2, r8
 800b476:	464b      	mov	r3, r9
 800b478:	4630      	mov	r0, r6
 800b47a:	4639      	mov	r1, r7
 800b47c:	f7f5 fb24 	bl	8000ac8 <__aeabi_dcmpeq>
 800b480:	b110      	cbz	r0, 800b488 <_dtoa_r+0x6a0>
 800b482:	f01a 0f01 	tst.w	sl, #1
 800b486:	d110      	bne.n	800b4aa <_dtoa_r+0x6c2>
 800b488:	4620      	mov	r0, r4
 800b48a:	ee18 1a10 	vmov	r1, s16
 800b48e:	f000 fd19 	bl	800bec4 <_Bfree>
 800b492:	2300      	movs	r3, #0
 800b494:	9800      	ldr	r0, [sp, #0]
 800b496:	702b      	strb	r3, [r5, #0]
 800b498:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b49a:	3001      	adds	r0, #1
 800b49c:	6018      	str	r0, [r3, #0]
 800b49e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	f43f acf1 	beq.w	800ae88 <_dtoa_r+0xa0>
 800b4a6:	601d      	str	r5, [r3, #0]
 800b4a8:	e4ee      	b.n	800ae88 <_dtoa_r+0xa0>
 800b4aa:	9f00      	ldr	r7, [sp, #0]
 800b4ac:	462b      	mov	r3, r5
 800b4ae:	461d      	mov	r5, r3
 800b4b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b4b4:	2a39      	cmp	r2, #57	; 0x39
 800b4b6:	d106      	bne.n	800b4c6 <_dtoa_r+0x6de>
 800b4b8:	9a01      	ldr	r2, [sp, #4]
 800b4ba:	429a      	cmp	r2, r3
 800b4bc:	d1f7      	bne.n	800b4ae <_dtoa_r+0x6c6>
 800b4be:	9901      	ldr	r1, [sp, #4]
 800b4c0:	2230      	movs	r2, #48	; 0x30
 800b4c2:	3701      	adds	r7, #1
 800b4c4:	700a      	strb	r2, [r1, #0]
 800b4c6:	781a      	ldrb	r2, [r3, #0]
 800b4c8:	3201      	adds	r2, #1
 800b4ca:	701a      	strb	r2, [r3, #0]
 800b4cc:	e790      	b.n	800b3f0 <_dtoa_r+0x608>
 800b4ce:	4ba6      	ldr	r3, [pc, #664]	; (800b768 <_dtoa_r+0x980>)
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	f7f5 f891 	bl	80005f8 <__aeabi_dmul>
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	2300      	movs	r3, #0
 800b4da:	4606      	mov	r6, r0
 800b4dc:	460f      	mov	r7, r1
 800b4de:	f7f5 faf3 	bl	8000ac8 <__aeabi_dcmpeq>
 800b4e2:	2800      	cmp	r0, #0
 800b4e4:	d09d      	beq.n	800b422 <_dtoa_r+0x63a>
 800b4e6:	e7cf      	b.n	800b488 <_dtoa_r+0x6a0>
 800b4e8:	9a08      	ldr	r2, [sp, #32]
 800b4ea:	2a00      	cmp	r2, #0
 800b4ec:	f000 80d7 	beq.w	800b69e <_dtoa_r+0x8b6>
 800b4f0:	9a06      	ldr	r2, [sp, #24]
 800b4f2:	2a01      	cmp	r2, #1
 800b4f4:	f300 80ba 	bgt.w	800b66c <_dtoa_r+0x884>
 800b4f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b4fa:	2a00      	cmp	r2, #0
 800b4fc:	f000 80b2 	beq.w	800b664 <_dtoa_r+0x87c>
 800b500:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b504:	9e07      	ldr	r6, [sp, #28]
 800b506:	9d04      	ldr	r5, [sp, #16]
 800b508:	9a04      	ldr	r2, [sp, #16]
 800b50a:	441a      	add	r2, r3
 800b50c:	9204      	str	r2, [sp, #16]
 800b50e:	9a05      	ldr	r2, [sp, #20]
 800b510:	2101      	movs	r1, #1
 800b512:	441a      	add	r2, r3
 800b514:	4620      	mov	r0, r4
 800b516:	9205      	str	r2, [sp, #20]
 800b518:	f000 fd8c 	bl	800c034 <__i2b>
 800b51c:	4607      	mov	r7, r0
 800b51e:	2d00      	cmp	r5, #0
 800b520:	dd0c      	ble.n	800b53c <_dtoa_r+0x754>
 800b522:	9b05      	ldr	r3, [sp, #20]
 800b524:	2b00      	cmp	r3, #0
 800b526:	dd09      	ble.n	800b53c <_dtoa_r+0x754>
 800b528:	42ab      	cmp	r3, r5
 800b52a:	9a04      	ldr	r2, [sp, #16]
 800b52c:	bfa8      	it	ge
 800b52e:	462b      	movge	r3, r5
 800b530:	1ad2      	subs	r2, r2, r3
 800b532:	9204      	str	r2, [sp, #16]
 800b534:	9a05      	ldr	r2, [sp, #20]
 800b536:	1aed      	subs	r5, r5, r3
 800b538:	1ad3      	subs	r3, r2, r3
 800b53a:	9305      	str	r3, [sp, #20]
 800b53c:	9b07      	ldr	r3, [sp, #28]
 800b53e:	b31b      	cbz	r3, 800b588 <_dtoa_r+0x7a0>
 800b540:	9b08      	ldr	r3, [sp, #32]
 800b542:	2b00      	cmp	r3, #0
 800b544:	f000 80af 	beq.w	800b6a6 <_dtoa_r+0x8be>
 800b548:	2e00      	cmp	r6, #0
 800b54a:	dd13      	ble.n	800b574 <_dtoa_r+0x78c>
 800b54c:	4639      	mov	r1, r7
 800b54e:	4632      	mov	r2, r6
 800b550:	4620      	mov	r0, r4
 800b552:	f000 fe2f 	bl	800c1b4 <__pow5mult>
 800b556:	ee18 2a10 	vmov	r2, s16
 800b55a:	4601      	mov	r1, r0
 800b55c:	4607      	mov	r7, r0
 800b55e:	4620      	mov	r0, r4
 800b560:	f000 fd7e 	bl	800c060 <__multiply>
 800b564:	ee18 1a10 	vmov	r1, s16
 800b568:	4680      	mov	r8, r0
 800b56a:	4620      	mov	r0, r4
 800b56c:	f000 fcaa 	bl	800bec4 <_Bfree>
 800b570:	ee08 8a10 	vmov	s16, r8
 800b574:	9b07      	ldr	r3, [sp, #28]
 800b576:	1b9a      	subs	r2, r3, r6
 800b578:	d006      	beq.n	800b588 <_dtoa_r+0x7a0>
 800b57a:	ee18 1a10 	vmov	r1, s16
 800b57e:	4620      	mov	r0, r4
 800b580:	f000 fe18 	bl	800c1b4 <__pow5mult>
 800b584:	ee08 0a10 	vmov	s16, r0
 800b588:	2101      	movs	r1, #1
 800b58a:	4620      	mov	r0, r4
 800b58c:	f000 fd52 	bl	800c034 <__i2b>
 800b590:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b592:	2b00      	cmp	r3, #0
 800b594:	4606      	mov	r6, r0
 800b596:	f340 8088 	ble.w	800b6aa <_dtoa_r+0x8c2>
 800b59a:	461a      	mov	r2, r3
 800b59c:	4601      	mov	r1, r0
 800b59e:	4620      	mov	r0, r4
 800b5a0:	f000 fe08 	bl	800c1b4 <__pow5mult>
 800b5a4:	9b06      	ldr	r3, [sp, #24]
 800b5a6:	2b01      	cmp	r3, #1
 800b5a8:	4606      	mov	r6, r0
 800b5aa:	f340 8081 	ble.w	800b6b0 <_dtoa_r+0x8c8>
 800b5ae:	f04f 0800 	mov.w	r8, #0
 800b5b2:	6933      	ldr	r3, [r6, #16]
 800b5b4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b5b8:	6918      	ldr	r0, [r3, #16]
 800b5ba:	f000 fceb 	bl	800bf94 <__hi0bits>
 800b5be:	f1c0 0020 	rsb	r0, r0, #32
 800b5c2:	9b05      	ldr	r3, [sp, #20]
 800b5c4:	4418      	add	r0, r3
 800b5c6:	f010 001f 	ands.w	r0, r0, #31
 800b5ca:	f000 8092 	beq.w	800b6f2 <_dtoa_r+0x90a>
 800b5ce:	f1c0 0320 	rsb	r3, r0, #32
 800b5d2:	2b04      	cmp	r3, #4
 800b5d4:	f340 808a 	ble.w	800b6ec <_dtoa_r+0x904>
 800b5d8:	f1c0 001c 	rsb	r0, r0, #28
 800b5dc:	9b04      	ldr	r3, [sp, #16]
 800b5de:	4403      	add	r3, r0
 800b5e0:	9304      	str	r3, [sp, #16]
 800b5e2:	9b05      	ldr	r3, [sp, #20]
 800b5e4:	4403      	add	r3, r0
 800b5e6:	4405      	add	r5, r0
 800b5e8:	9305      	str	r3, [sp, #20]
 800b5ea:	9b04      	ldr	r3, [sp, #16]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	dd07      	ble.n	800b600 <_dtoa_r+0x818>
 800b5f0:	ee18 1a10 	vmov	r1, s16
 800b5f4:	461a      	mov	r2, r3
 800b5f6:	4620      	mov	r0, r4
 800b5f8:	f000 fe36 	bl	800c268 <__lshift>
 800b5fc:	ee08 0a10 	vmov	s16, r0
 800b600:	9b05      	ldr	r3, [sp, #20]
 800b602:	2b00      	cmp	r3, #0
 800b604:	dd05      	ble.n	800b612 <_dtoa_r+0x82a>
 800b606:	4631      	mov	r1, r6
 800b608:	461a      	mov	r2, r3
 800b60a:	4620      	mov	r0, r4
 800b60c:	f000 fe2c 	bl	800c268 <__lshift>
 800b610:	4606      	mov	r6, r0
 800b612:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b614:	2b00      	cmp	r3, #0
 800b616:	d06e      	beq.n	800b6f6 <_dtoa_r+0x90e>
 800b618:	ee18 0a10 	vmov	r0, s16
 800b61c:	4631      	mov	r1, r6
 800b61e:	f000 fe93 	bl	800c348 <__mcmp>
 800b622:	2800      	cmp	r0, #0
 800b624:	da67      	bge.n	800b6f6 <_dtoa_r+0x90e>
 800b626:	9b00      	ldr	r3, [sp, #0]
 800b628:	3b01      	subs	r3, #1
 800b62a:	ee18 1a10 	vmov	r1, s16
 800b62e:	9300      	str	r3, [sp, #0]
 800b630:	220a      	movs	r2, #10
 800b632:	2300      	movs	r3, #0
 800b634:	4620      	mov	r0, r4
 800b636:	f000 fc67 	bl	800bf08 <__multadd>
 800b63a:	9b08      	ldr	r3, [sp, #32]
 800b63c:	ee08 0a10 	vmov	s16, r0
 800b640:	2b00      	cmp	r3, #0
 800b642:	f000 81b1 	beq.w	800b9a8 <_dtoa_r+0xbc0>
 800b646:	2300      	movs	r3, #0
 800b648:	4639      	mov	r1, r7
 800b64a:	220a      	movs	r2, #10
 800b64c:	4620      	mov	r0, r4
 800b64e:	f000 fc5b 	bl	800bf08 <__multadd>
 800b652:	9b02      	ldr	r3, [sp, #8]
 800b654:	2b00      	cmp	r3, #0
 800b656:	4607      	mov	r7, r0
 800b658:	f300 808e 	bgt.w	800b778 <_dtoa_r+0x990>
 800b65c:	9b06      	ldr	r3, [sp, #24]
 800b65e:	2b02      	cmp	r3, #2
 800b660:	dc51      	bgt.n	800b706 <_dtoa_r+0x91e>
 800b662:	e089      	b.n	800b778 <_dtoa_r+0x990>
 800b664:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b666:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b66a:	e74b      	b.n	800b504 <_dtoa_r+0x71c>
 800b66c:	9b03      	ldr	r3, [sp, #12]
 800b66e:	1e5e      	subs	r6, r3, #1
 800b670:	9b07      	ldr	r3, [sp, #28]
 800b672:	42b3      	cmp	r3, r6
 800b674:	bfbf      	itttt	lt
 800b676:	9b07      	ldrlt	r3, [sp, #28]
 800b678:	9607      	strlt	r6, [sp, #28]
 800b67a:	1af2      	sublt	r2, r6, r3
 800b67c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b67e:	bfb6      	itet	lt
 800b680:	189b      	addlt	r3, r3, r2
 800b682:	1b9e      	subge	r6, r3, r6
 800b684:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b686:	9b03      	ldr	r3, [sp, #12]
 800b688:	bfb8      	it	lt
 800b68a:	2600      	movlt	r6, #0
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	bfb7      	itett	lt
 800b690:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b694:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b698:	1a9d      	sublt	r5, r3, r2
 800b69a:	2300      	movlt	r3, #0
 800b69c:	e734      	b.n	800b508 <_dtoa_r+0x720>
 800b69e:	9e07      	ldr	r6, [sp, #28]
 800b6a0:	9d04      	ldr	r5, [sp, #16]
 800b6a2:	9f08      	ldr	r7, [sp, #32]
 800b6a4:	e73b      	b.n	800b51e <_dtoa_r+0x736>
 800b6a6:	9a07      	ldr	r2, [sp, #28]
 800b6a8:	e767      	b.n	800b57a <_dtoa_r+0x792>
 800b6aa:	9b06      	ldr	r3, [sp, #24]
 800b6ac:	2b01      	cmp	r3, #1
 800b6ae:	dc18      	bgt.n	800b6e2 <_dtoa_r+0x8fa>
 800b6b0:	f1ba 0f00 	cmp.w	sl, #0
 800b6b4:	d115      	bne.n	800b6e2 <_dtoa_r+0x8fa>
 800b6b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b6ba:	b993      	cbnz	r3, 800b6e2 <_dtoa_r+0x8fa>
 800b6bc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b6c0:	0d1b      	lsrs	r3, r3, #20
 800b6c2:	051b      	lsls	r3, r3, #20
 800b6c4:	b183      	cbz	r3, 800b6e8 <_dtoa_r+0x900>
 800b6c6:	9b04      	ldr	r3, [sp, #16]
 800b6c8:	3301      	adds	r3, #1
 800b6ca:	9304      	str	r3, [sp, #16]
 800b6cc:	9b05      	ldr	r3, [sp, #20]
 800b6ce:	3301      	adds	r3, #1
 800b6d0:	9305      	str	r3, [sp, #20]
 800b6d2:	f04f 0801 	mov.w	r8, #1
 800b6d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	f47f af6a 	bne.w	800b5b2 <_dtoa_r+0x7ca>
 800b6de:	2001      	movs	r0, #1
 800b6e0:	e76f      	b.n	800b5c2 <_dtoa_r+0x7da>
 800b6e2:	f04f 0800 	mov.w	r8, #0
 800b6e6:	e7f6      	b.n	800b6d6 <_dtoa_r+0x8ee>
 800b6e8:	4698      	mov	r8, r3
 800b6ea:	e7f4      	b.n	800b6d6 <_dtoa_r+0x8ee>
 800b6ec:	f43f af7d 	beq.w	800b5ea <_dtoa_r+0x802>
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	301c      	adds	r0, #28
 800b6f4:	e772      	b.n	800b5dc <_dtoa_r+0x7f4>
 800b6f6:	9b03      	ldr	r3, [sp, #12]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	dc37      	bgt.n	800b76c <_dtoa_r+0x984>
 800b6fc:	9b06      	ldr	r3, [sp, #24]
 800b6fe:	2b02      	cmp	r3, #2
 800b700:	dd34      	ble.n	800b76c <_dtoa_r+0x984>
 800b702:	9b03      	ldr	r3, [sp, #12]
 800b704:	9302      	str	r3, [sp, #8]
 800b706:	9b02      	ldr	r3, [sp, #8]
 800b708:	b96b      	cbnz	r3, 800b726 <_dtoa_r+0x93e>
 800b70a:	4631      	mov	r1, r6
 800b70c:	2205      	movs	r2, #5
 800b70e:	4620      	mov	r0, r4
 800b710:	f000 fbfa 	bl	800bf08 <__multadd>
 800b714:	4601      	mov	r1, r0
 800b716:	4606      	mov	r6, r0
 800b718:	ee18 0a10 	vmov	r0, s16
 800b71c:	f000 fe14 	bl	800c348 <__mcmp>
 800b720:	2800      	cmp	r0, #0
 800b722:	f73f adbb 	bgt.w	800b29c <_dtoa_r+0x4b4>
 800b726:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b728:	9d01      	ldr	r5, [sp, #4]
 800b72a:	43db      	mvns	r3, r3
 800b72c:	9300      	str	r3, [sp, #0]
 800b72e:	f04f 0800 	mov.w	r8, #0
 800b732:	4631      	mov	r1, r6
 800b734:	4620      	mov	r0, r4
 800b736:	f000 fbc5 	bl	800bec4 <_Bfree>
 800b73a:	2f00      	cmp	r7, #0
 800b73c:	f43f aea4 	beq.w	800b488 <_dtoa_r+0x6a0>
 800b740:	f1b8 0f00 	cmp.w	r8, #0
 800b744:	d005      	beq.n	800b752 <_dtoa_r+0x96a>
 800b746:	45b8      	cmp	r8, r7
 800b748:	d003      	beq.n	800b752 <_dtoa_r+0x96a>
 800b74a:	4641      	mov	r1, r8
 800b74c:	4620      	mov	r0, r4
 800b74e:	f000 fbb9 	bl	800bec4 <_Bfree>
 800b752:	4639      	mov	r1, r7
 800b754:	4620      	mov	r0, r4
 800b756:	f000 fbb5 	bl	800bec4 <_Bfree>
 800b75a:	e695      	b.n	800b488 <_dtoa_r+0x6a0>
 800b75c:	2600      	movs	r6, #0
 800b75e:	4637      	mov	r7, r6
 800b760:	e7e1      	b.n	800b726 <_dtoa_r+0x93e>
 800b762:	9700      	str	r7, [sp, #0]
 800b764:	4637      	mov	r7, r6
 800b766:	e599      	b.n	800b29c <_dtoa_r+0x4b4>
 800b768:	40240000 	.word	0x40240000
 800b76c:	9b08      	ldr	r3, [sp, #32]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	f000 80ca 	beq.w	800b908 <_dtoa_r+0xb20>
 800b774:	9b03      	ldr	r3, [sp, #12]
 800b776:	9302      	str	r3, [sp, #8]
 800b778:	2d00      	cmp	r5, #0
 800b77a:	dd05      	ble.n	800b788 <_dtoa_r+0x9a0>
 800b77c:	4639      	mov	r1, r7
 800b77e:	462a      	mov	r2, r5
 800b780:	4620      	mov	r0, r4
 800b782:	f000 fd71 	bl	800c268 <__lshift>
 800b786:	4607      	mov	r7, r0
 800b788:	f1b8 0f00 	cmp.w	r8, #0
 800b78c:	d05b      	beq.n	800b846 <_dtoa_r+0xa5e>
 800b78e:	6879      	ldr	r1, [r7, #4]
 800b790:	4620      	mov	r0, r4
 800b792:	f000 fb57 	bl	800be44 <_Balloc>
 800b796:	4605      	mov	r5, r0
 800b798:	b928      	cbnz	r0, 800b7a6 <_dtoa_r+0x9be>
 800b79a:	4b87      	ldr	r3, [pc, #540]	; (800b9b8 <_dtoa_r+0xbd0>)
 800b79c:	4602      	mov	r2, r0
 800b79e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b7a2:	f7ff bb3b 	b.w	800ae1c <_dtoa_r+0x34>
 800b7a6:	693a      	ldr	r2, [r7, #16]
 800b7a8:	3202      	adds	r2, #2
 800b7aa:	0092      	lsls	r2, r2, #2
 800b7ac:	f107 010c 	add.w	r1, r7, #12
 800b7b0:	300c      	adds	r0, #12
 800b7b2:	f7fe fd0d 	bl	800a1d0 <memcpy>
 800b7b6:	2201      	movs	r2, #1
 800b7b8:	4629      	mov	r1, r5
 800b7ba:	4620      	mov	r0, r4
 800b7bc:	f000 fd54 	bl	800c268 <__lshift>
 800b7c0:	9b01      	ldr	r3, [sp, #4]
 800b7c2:	f103 0901 	add.w	r9, r3, #1
 800b7c6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b7ca:	4413      	add	r3, r2
 800b7cc:	9305      	str	r3, [sp, #20]
 800b7ce:	f00a 0301 	and.w	r3, sl, #1
 800b7d2:	46b8      	mov	r8, r7
 800b7d4:	9304      	str	r3, [sp, #16]
 800b7d6:	4607      	mov	r7, r0
 800b7d8:	4631      	mov	r1, r6
 800b7da:	ee18 0a10 	vmov	r0, s16
 800b7de:	f7ff fa77 	bl	800acd0 <quorem>
 800b7e2:	4641      	mov	r1, r8
 800b7e4:	9002      	str	r0, [sp, #8]
 800b7e6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b7ea:	ee18 0a10 	vmov	r0, s16
 800b7ee:	f000 fdab 	bl	800c348 <__mcmp>
 800b7f2:	463a      	mov	r2, r7
 800b7f4:	9003      	str	r0, [sp, #12]
 800b7f6:	4631      	mov	r1, r6
 800b7f8:	4620      	mov	r0, r4
 800b7fa:	f000 fdc1 	bl	800c380 <__mdiff>
 800b7fe:	68c2      	ldr	r2, [r0, #12]
 800b800:	f109 3bff 	add.w	fp, r9, #4294967295
 800b804:	4605      	mov	r5, r0
 800b806:	bb02      	cbnz	r2, 800b84a <_dtoa_r+0xa62>
 800b808:	4601      	mov	r1, r0
 800b80a:	ee18 0a10 	vmov	r0, s16
 800b80e:	f000 fd9b 	bl	800c348 <__mcmp>
 800b812:	4602      	mov	r2, r0
 800b814:	4629      	mov	r1, r5
 800b816:	4620      	mov	r0, r4
 800b818:	9207      	str	r2, [sp, #28]
 800b81a:	f000 fb53 	bl	800bec4 <_Bfree>
 800b81e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b822:	ea43 0102 	orr.w	r1, r3, r2
 800b826:	9b04      	ldr	r3, [sp, #16]
 800b828:	430b      	orrs	r3, r1
 800b82a:	464d      	mov	r5, r9
 800b82c:	d10f      	bne.n	800b84e <_dtoa_r+0xa66>
 800b82e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b832:	d02a      	beq.n	800b88a <_dtoa_r+0xaa2>
 800b834:	9b03      	ldr	r3, [sp, #12]
 800b836:	2b00      	cmp	r3, #0
 800b838:	dd02      	ble.n	800b840 <_dtoa_r+0xa58>
 800b83a:	9b02      	ldr	r3, [sp, #8]
 800b83c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b840:	f88b a000 	strb.w	sl, [fp]
 800b844:	e775      	b.n	800b732 <_dtoa_r+0x94a>
 800b846:	4638      	mov	r0, r7
 800b848:	e7ba      	b.n	800b7c0 <_dtoa_r+0x9d8>
 800b84a:	2201      	movs	r2, #1
 800b84c:	e7e2      	b.n	800b814 <_dtoa_r+0xa2c>
 800b84e:	9b03      	ldr	r3, [sp, #12]
 800b850:	2b00      	cmp	r3, #0
 800b852:	db04      	blt.n	800b85e <_dtoa_r+0xa76>
 800b854:	9906      	ldr	r1, [sp, #24]
 800b856:	430b      	orrs	r3, r1
 800b858:	9904      	ldr	r1, [sp, #16]
 800b85a:	430b      	orrs	r3, r1
 800b85c:	d122      	bne.n	800b8a4 <_dtoa_r+0xabc>
 800b85e:	2a00      	cmp	r2, #0
 800b860:	ddee      	ble.n	800b840 <_dtoa_r+0xa58>
 800b862:	ee18 1a10 	vmov	r1, s16
 800b866:	2201      	movs	r2, #1
 800b868:	4620      	mov	r0, r4
 800b86a:	f000 fcfd 	bl	800c268 <__lshift>
 800b86e:	4631      	mov	r1, r6
 800b870:	ee08 0a10 	vmov	s16, r0
 800b874:	f000 fd68 	bl	800c348 <__mcmp>
 800b878:	2800      	cmp	r0, #0
 800b87a:	dc03      	bgt.n	800b884 <_dtoa_r+0xa9c>
 800b87c:	d1e0      	bne.n	800b840 <_dtoa_r+0xa58>
 800b87e:	f01a 0f01 	tst.w	sl, #1
 800b882:	d0dd      	beq.n	800b840 <_dtoa_r+0xa58>
 800b884:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b888:	d1d7      	bne.n	800b83a <_dtoa_r+0xa52>
 800b88a:	2339      	movs	r3, #57	; 0x39
 800b88c:	f88b 3000 	strb.w	r3, [fp]
 800b890:	462b      	mov	r3, r5
 800b892:	461d      	mov	r5, r3
 800b894:	3b01      	subs	r3, #1
 800b896:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b89a:	2a39      	cmp	r2, #57	; 0x39
 800b89c:	d071      	beq.n	800b982 <_dtoa_r+0xb9a>
 800b89e:	3201      	adds	r2, #1
 800b8a0:	701a      	strb	r2, [r3, #0]
 800b8a2:	e746      	b.n	800b732 <_dtoa_r+0x94a>
 800b8a4:	2a00      	cmp	r2, #0
 800b8a6:	dd07      	ble.n	800b8b8 <_dtoa_r+0xad0>
 800b8a8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b8ac:	d0ed      	beq.n	800b88a <_dtoa_r+0xaa2>
 800b8ae:	f10a 0301 	add.w	r3, sl, #1
 800b8b2:	f88b 3000 	strb.w	r3, [fp]
 800b8b6:	e73c      	b.n	800b732 <_dtoa_r+0x94a>
 800b8b8:	9b05      	ldr	r3, [sp, #20]
 800b8ba:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b8be:	4599      	cmp	r9, r3
 800b8c0:	d047      	beq.n	800b952 <_dtoa_r+0xb6a>
 800b8c2:	ee18 1a10 	vmov	r1, s16
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	220a      	movs	r2, #10
 800b8ca:	4620      	mov	r0, r4
 800b8cc:	f000 fb1c 	bl	800bf08 <__multadd>
 800b8d0:	45b8      	cmp	r8, r7
 800b8d2:	ee08 0a10 	vmov	s16, r0
 800b8d6:	f04f 0300 	mov.w	r3, #0
 800b8da:	f04f 020a 	mov.w	r2, #10
 800b8de:	4641      	mov	r1, r8
 800b8e0:	4620      	mov	r0, r4
 800b8e2:	d106      	bne.n	800b8f2 <_dtoa_r+0xb0a>
 800b8e4:	f000 fb10 	bl	800bf08 <__multadd>
 800b8e8:	4680      	mov	r8, r0
 800b8ea:	4607      	mov	r7, r0
 800b8ec:	f109 0901 	add.w	r9, r9, #1
 800b8f0:	e772      	b.n	800b7d8 <_dtoa_r+0x9f0>
 800b8f2:	f000 fb09 	bl	800bf08 <__multadd>
 800b8f6:	4639      	mov	r1, r7
 800b8f8:	4680      	mov	r8, r0
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	220a      	movs	r2, #10
 800b8fe:	4620      	mov	r0, r4
 800b900:	f000 fb02 	bl	800bf08 <__multadd>
 800b904:	4607      	mov	r7, r0
 800b906:	e7f1      	b.n	800b8ec <_dtoa_r+0xb04>
 800b908:	9b03      	ldr	r3, [sp, #12]
 800b90a:	9302      	str	r3, [sp, #8]
 800b90c:	9d01      	ldr	r5, [sp, #4]
 800b90e:	ee18 0a10 	vmov	r0, s16
 800b912:	4631      	mov	r1, r6
 800b914:	f7ff f9dc 	bl	800acd0 <quorem>
 800b918:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b91c:	9b01      	ldr	r3, [sp, #4]
 800b91e:	f805 ab01 	strb.w	sl, [r5], #1
 800b922:	1aea      	subs	r2, r5, r3
 800b924:	9b02      	ldr	r3, [sp, #8]
 800b926:	4293      	cmp	r3, r2
 800b928:	dd09      	ble.n	800b93e <_dtoa_r+0xb56>
 800b92a:	ee18 1a10 	vmov	r1, s16
 800b92e:	2300      	movs	r3, #0
 800b930:	220a      	movs	r2, #10
 800b932:	4620      	mov	r0, r4
 800b934:	f000 fae8 	bl	800bf08 <__multadd>
 800b938:	ee08 0a10 	vmov	s16, r0
 800b93c:	e7e7      	b.n	800b90e <_dtoa_r+0xb26>
 800b93e:	9b02      	ldr	r3, [sp, #8]
 800b940:	2b00      	cmp	r3, #0
 800b942:	bfc8      	it	gt
 800b944:	461d      	movgt	r5, r3
 800b946:	9b01      	ldr	r3, [sp, #4]
 800b948:	bfd8      	it	le
 800b94a:	2501      	movle	r5, #1
 800b94c:	441d      	add	r5, r3
 800b94e:	f04f 0800 	mov.w	r8, #0
 800b952:	ee18 1a10 	vmov	r1, s16
 800b956:	2201      	movs	r2, #1
 800b958:	4620      	mov	r0, r4
 800b95a:	f000 fc85 	bl	800c268 <__lshift>
 800b95e:	4631      	mov	r1, r6
 800b960:	ee08 0a10 	vmov	s16, r0
 800b964:	f000 fcf0 	bl	800c348 <__mcmp>
 800b968:	2800      	cmp	r0, #0
 800b96a:	dc91      	bgt.n	800b890 <_dtoa_r+0xaa8>
 800b96c:	d102      	bne.n	800b974 <_dtoa_r+0xb8c>
 800b96e:	f01a 0f01 	tst.w	sl, #1
 800b972:	d18d      	bne.n	800b890 <_dtoa_r+0xaa8>
 800b974:	462b      	mov	r3, r5
 800b976:	461d      	mov	r5, r3
 800b978:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b97c:	2a30      	cmp	r2, #48	; 0x30
 800b97e:	d0fa      	beq.n	800b976 <_dtoa_r+0xb8e>
 800b980:	e6d7      	b.n	800b732 <_dtoa_r+0x94a>
 800b982:	9a01      	ldr	r2, [sp, #4]
 800b984:	429a      	cmp	r2, r3
 800b986:	d184      	bne.n	800b892 <_dtoa_r+0xaaa>
 800b988:	9b00      	ldr	r3, [sp, #0]
 800b98a:	3301      	adds	r3, #1
 800b98c:	9300      	str	r3, [sp, #0]
 800b98e:	2331      	movs	r3, #49	; 0x31
 800b990:	7013      	strb	r3, [r2, #0]
 800b992:	e6ce      	b.n	800b732 <_dtoa_r+0x94a>
 800b994:	4b09      	ldr	r3, [pc, #36]	; (800b9bc <_dtoa_r+0xbd4>)
 800b996:	f7ff ba95 	b.w	800aec4 <_dtoa_r+0xdc>
 800b99a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	f47f aa6e 	bne.w	800ae7e <_dtoa_r+0x96>
 800b9a2:	4b07      	ldr	r3, [pc, #28]	; (800b9c0 <_dtoa_r+0xbd8>)
 800b9a4:	f7ff ba8e 	b.w	800aec4 <_dtoa_r+0xdc>
 800b9a8:	9b02      	ldr	r3, [sp, #8]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	dcae      	bgt.n	800b90c <_dtoa_r+0xb24>
 800b9ae:	9b06      	ldr	r3, [sp, #24]
 800b9b0:	2b02      	cmp	r3, #2
 800b9b2:	f73f aea8 	bgt.w	800b706 <_dtoa_r+0x91e>
 800b9b6:	e7a9      	b.n	800b90c <_dtoa_r+0xb24>
 800b9b8:	0800e834 	.word	0x0800e834
 800b9bc:	0800e690 	.word	0x0800e690
 800b9c0:	0800e7b5 	.word	0x0800e7b5

0800b9c4 <print_e>:
 800b9c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9c6:	b087      	sub	sp, #28
 800b9c8:	ec43 2b10 	vmov	d0, r2, r3
 800b9cc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b9ce:	f89d 6034 	ldrb.w	r6, [sp, #52]	; 0x34
 800b9d2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800b9d4:	ab04      	add	r3, sp, #16
 800b9d6:	9301      	str	r3, [sp, #4]
 800b9d8:	ab03      	add	r3, sp, #12
 800b9da:	9300      	str	r3, [sp, #0]
 800b9dc:	1c62      	adds	r2, r4, #1
 800b9de:	ab05      	add	r3, sp, #20
 800b9e0:	460f      	mov	r7, r1
 800b9e2:	2102      	movs	r1, #2
 800b9e4:	f7ff fa00 	bl	800ade8 <_dtoa_r>
 800b9e8:	9a05      	ldr	r2, [sp, #20]
 800b9ea:	f242 730f 	movw	r3, #9999	; 0x270f
 800b9ee:	429a      	cmp	r2, r3
 800b9f0:	d105      	bne.n	800b9fe <print_e+0x3a>
 800b9f2:	4601      	mov	r1, r0
 800b9f4:	4638      	mov	r0, r7
 800b9f6:	f001 f9f4 	bl	800cde2 <strcpy>
 800b9fa:	b007      	add	sp, #28
 800b9fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9fe:	463b      	mov	r3, r7
 800ba00:	7801      	ldrb	r1, [r0, #0]
 800ba02:	f803 1b01 	strb.w	r1, [r3], #1
 800ba06:	2c00      	cmp	r4, #0
 800ba08:	bfc8      	it	gt
 800ba0a:	2501      	movgt	r5, #1
 800ba0c:	212e      	movs	r1, #46	; 0x2e
 800ba0e:	f810 7f01 	ldrb.w	r7, [r0, #1]!
 800ba12:	b10f      	cbz	r7, 800ba18 <print_e+0x54>
 800ba14:	2c00      	cmp	r4, #0
 800ba16:	dc37      	bgt.n	800ba88 <print_e+0xc4>
 800ba18:	2e67      	cmp	r6, #103	; 0x67
 800ba1a:	d046      	beq.n	800baaa <print_e+0xe6>
 800ba1c:	2e47      	cmp	r6, #71	; 0x47
 800ba1e:	d046      	beq.n	800baae <print_e+0xea>
 800ba20:	212e      	movs	r1, #46	; 0x2e
 800ba22:	2030      	movs	r0, #48	; 0x30
 800ba24:	2c00      	cmp	r4, #0
 800ba26:	dc38      	bgt.n	800ba9a <print_e+0xd6>
 800ba28:	1e51      	subs	r1, r2, #1
 800ba2a:	2900      	cmp	r1, #0
 800ba2c:	bfb8      	it	lt
 800ba2e:	f1c2 0201 	rsblt	r2, r2, #1
 800ba32:	4618      	mov	r0, r3
 800ba34:	9105      	str	r1, [sp, #20]
 800ba36:	bfac      	ite	ge
 800ba38:	222b      	movge	r2, #43	; 0x2b
 800ba3a:	9205      	strlt	r2, [sp, #20]
 800ba3c:	f800 6b02 	strb.w	r6, [r0], #2
 800ba40:	bfa8      	it	ge
 800ba42:	705a      	strbge	r2, [r3, #1]
 800ba44:	9a05      	ldr	r2, [sp, #20]
 800ba46:	bfbc      	itt	lt
 800ba48:	212d      	movlt	r1, #45	; 0x2d
 800ba4a:	7059      	strblt	r1, [r3, #1]
 800ba4c:	2a63      	cmp	r2, #99	; 0x63
 800ba4e:	dd0b      	ble.n	800ba68 <print_e+0xa4>
 800ba50:	2164      	movs	r1, #100	; 0x64
 800ba52:	fb92 f1f1 	sdiv	r1, r2, r1
 800ba56:	f101 0430 	add.w	r4, r1, #48	; 0x30
 800ba5a:	1cd8      	adds	r0, r3, #3
 800ba5c:	709c      	strb	r4, [r3, #2]
 800ba5e:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800ba62:	fb03 2201 	mla	r2, r3, r1, r2
 800ba66:	9205      	str	r2, [sp, #20]
 800ba68:	9b05      	ldr	r3, [sp, #20]
 800ba6a:	220a      	movs	r2, #10
 800ba6c:	fb93 f2f2 	sdiv	r2, r3, r2
 800ba70:	f102 0130 	add.w	r1, r2, #48	; 0x30
 800ba74:	7001      	strb	r1, [r0, #0]
 800ba76:	f06f 0109 	mvn.w	r1, #9
 800ba7a:	fb01 3302 	mla	r3, r1, r2, r3
 800ba7e:	3330      	adds	r3, #48	; 0x30
 800ba80:	7043      	strb	r3, [r0, #1]
 800ba82:	2300      	movs	r3, #0
 800ba84:	7083      	strb	r3, [r0, #2]
 800ba86:	e7b8      	b.n	800b9fa <print_e+0x36>
 800ba88:	b10d      	cbz	r5, 800ba8e <print_e+0xca>
 800ba8a:	f803 1b01 	strb.w	r1, [r3], #1
 800ba8e:	7805      	ldrb	r5, [r0, #0]
 800ba90:	f803 5b01 	strb.w	r5, [r3], #1
 800ba94:	3c01      	subs	r4, #1
 800ba96:	2500      	movs	r5, #0
 800ba98:	e7b9      	b.n	800ba0e <print_e+0x4a>
 800ba9a:	b10d      	cbz	r5, 800baa0 <print_e+0xdc>
 800ba9c:	f803 1b01 	strb.w	r1, [r3], #1
 800baa0:	f803 0b01 	strb.w	r0, [r3], #1
 800baa4:	3c01      	subs	r4, #1
 800baa6:	2500      	movs	r5, #0
 800baa8:	e7bc      	b.n	800ba24 <print_e+0x60>
 800baaa:	2665      	movs	r6, #101	; 0x65
 800baac:	e7bc      	b.n	800ba28 <print_e+0x64>
 800baae:	2645      	movs	r6, #69	; 0x45
 800bab0:	e7ba      	b.n	800ba28 <print_e+0x64>
 800bab2:	0000      	movs	r0, r0
 800bab4:	0000      	movs	r0, r0
	...

0800bab8 <_gcvt>:
 800bab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800babc:	ec55 4b10 	vmov	r4, r5, d0
 800bac0:	b088      	sub	sp, #32
 800bac2:	4681      	mov	r9, r0
 800bac4:	4688      	mov	r8, r1
 800bac6:	4616      	mov	r6, r2
 800bac8:	469a      	mov	sl, r3
 800baca:	ee10 0a10 	vmov	r0, s0
 800bace:	2200      	movs	r2, #0
 800bad0:	2300      	movs	r3, #0
 800bad2:	4629      	mov	r1, r5
 800bad4:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800bad6:	f7f5 f801 	bl	8000adc <__aeabi_dcmplt>
 800bada:	b110      	cbz	r0, 800bae2 <_gcvt+0x2a>
 800badc:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800bae0:	461d      	mov	r5, r3
 800bae2:	2200      	movs	r2, #0
 800bae4:	2300      	movs	r3, #0
 800bae6:	4620      	mov	r0, r4
 800bae8:	4629      	mov	r1, r5
 800baea:	f7f4 ffed 	bl	8000ac8 <__aeabi_dcmpeq>
 800baee:	b138      	cbz	r0, 800bb00 <_gcvt+0x48>
 800baf0:	2330      	movs	r3, #48	; 0x30
 800baf2:	7033      	strb	r3, [r6, #0]
 800baf4:	2300      	movs	r3, #0
 800baf6:	7073      	strb	r3, [r6, #1]
 800baf8:	4630      	mov	r0, r6
 800bafa:	b008      	add	sp, #32
 800bafc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb00:	a34b      	add	r3, pc, #300	; (adr r3, 800bc30 <_gcvt+0x178>)
 800bb02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb06:	4620      	mov	r0, r4
 800bb08:	4629      	mov	r1, r5
 800bb0a:	f7f4 fff1 	bl	8000af0 <__aeabi_dcmple>
 800bb0e:	b158      	cbz	r0, 800bb28 <_gcvt+0x70>
 800bb10:	f108 31ff 	add.w	r1, r8, #4294967295
 800bb14:	9100      	str	r1, [sp, #0]
 800bb16:	e9cd a701 	strd	sl, r7, [sp, #4]
 800bb1a:	4622      	mov	r2, r4
 800bb1c:	462b      	mov	r3, r5
 800bb1e:	4631      	mov	r1, r6
 800bb20:	4648      	mov	r0, r9
 800bb22:	f7ff ff4f 	bl	800b9c4 <print_e>
 800bb26:	e7e7      	b.n	800baf8 <_gcvt+0x40>
 800bb28:	4640      	mov	r0, r8
 800bb2a:	f000 fd0f 	bl	800c54c <_mprec_log10>
 800bb2e:	4622      	mov	r2, r4
 800bb30:	ec51 0b10 	vmov	r0, r1, d0
 800bb34:	462b      	mov	r3, r5
 800bb36:	f7f4 ffdb 	bl	8000af0 <__aeabi_dcmple>
 800bb3a:	2800      	cmp	r0, #0
 800bb3c:	d1e8      	bne.n	800bb10 <_gcvt+0x58>
 800bb3e:	ab07      	add	r3, sp, #28
 800bb40:	9301      	str	r3, [sp, #4]
 800bb42:	ab06      	add	r3, sp, #24
 800bb44:	9300      	str	r3, [sp, #0]
 800bb46:	4642      	mov	r2, r8
 800bb48:	ab05      	add	r3, sp, #20
 800bb4a:	ec45 4b10 	vmov	d0, r4, r5
 800bb4e:	2102      	movs	r1, #2
 800bb50:	4648      	mov	r0, r9
 800bb52:	f7ff f949 	bl	800ade8 <_dtoa_r>
 800bb56:	9a05      	ldr	r2, [sp, #20]
 800bb58:	f242 730f 	movw	r3, #9999	; 0x270f
 800bb5c:	429a      	cmp	r2, r3
 800bb5e:	d00e      	beq.n	800bb7e <_gcvt+0xc6>
 800bb60:	4633      	mov	r3, r6
 800bb62:	44b0      	add	r8, r6
 800bb64:	4605      	mov	r5, r0
 800bb66:	f810 1b01 	ldrb.w	r1, [r0], #1
 800bb6a:	9c05      	ldr	r4, [sp, #20]
 800bb6c:	eba8 0203 	sub.w	r2, r8, r3
 800bb70:	b109      	cbz	r1, 800bb76 <_gcvt+0xbe>
 800bb72:	2c00      	cmp	r4, #0
 800bb74:	dc08      	bgt.n	800bb88 <_gcvt+0xd0>
 800bb76:	2100      	movs	r1, #0
 800bb78:	f04f 0c30 	mov.w	ip, #48	; 0x30
 800bb7c:	e00d      	b.n	800bb9a <_gcvt+0xe2>
 800bb7e:	4601      	mov	r1, r0
 800bb80:	4630      	mov	r0, r6
 800bb82:	f001 f92e 	bl	800cde2 <strcpy>
 800bb86:	e7b7      	b.n	800baf8 <_gcvt+0x40>
 800bb88:	3c01      	subs	r4, #1
 800bb8a:	f803 1b01 	strb.w	r1, [r3], #1
 800bb8e:	9405      	str	r4, [sp, #20]
 800bb90:	e7e8      	b.n	800bb64 <_gcvt+0xac>
 800bb92:	f803 cb01 	strb.w	ip, [r3], #1
 800bb96:	3a01      	subs	r2, #1
 800bb98:	2101      	movs	r1, #1
 800bb9a:	2c00      	cmp	r4, #0
 800bb9c:	4620      	mov	r0, r4
 800bb9e:	dc2a      	bgt.n	800bbf6 <_gcvt+0x13e>
 800bba0:	b101      	cbz	r1, 800bba4 <_gcvt+0xec>
 800bba2:	9405      	str	r4, [sp, #20]
 800bba4:	b90f      	cbnz	r7, 800bbaa <_gcvt+0xf2>
 800bba6:	7829      	ldrb	r1, [r5, #0]
 800bba8:	b311      	cbz	r1, 800bbf0 <_gcvt+0x138>
 800bbaa:	42b3      	cmp	r3, r6
 800bbac:	bf04      	itt	eq
 800bbae:	2130      	moveq	r1, #48	; 0x30
 800bbb0:	f803 1b01 	strbeq.w	r1, [r3], #1
 800bbb4:	212e      	movs	r1, #46	; 0x2e
 800bbb6:	7019      	strb	r1, [r3, #0]
 800bbb8:	9905      	ldr	r1, [sp, #20]
 800bbba:	4618      	mov	r0, r3
 800bbbc:	2400      	movs	r4, #0
 800bbbe:	eba1 0c03 	sub.w	ip, r1, r3
 800bbc2:	f04f 0e30 	mov.w	lr, #48	; 0x30
 800bbc6:	eb1c 0f00 	cmn.w	ip, r0
 800bbca:	d41c      	bmi.n	800bc06 <_gcvt+0x14e>
 800bbcc:	2900      	cmp	r1, #0
 800bbce:	f1c1 0000 	rsb	r0, r1, #0
 800bbd2:	bfc8      	it	gt
 800bbd4:	2000      	movgt	r0, #0
 800bbd6:	f100 0c01 	add.w	ip, r0, #1
 800bbda:	4463      	add	r3, ip
 800bbdc:	4401      	add	r1, r0
 800bbde:	b104      	cbz	r4, 800bbe2 <_gcvt+0x12a>
 800bbe0:	9105      	str	r1, [sp, #20]
 800bbe2:	1e69      	subs	r1, r5, #1
 800bbe4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bbe8:	b108      	cbz	r0, 800bbee <_gcvt+0x136>
 800bbea:	2a00      	cmp	r2, #0
 800bbec:	dc0f      	bgt.n	800bc0e <_gcvt+0x156>
 800bbee:	b9df      	cbnz	r7, 800bc28 <_gcvt+0x170>
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	701a      	strb	r2, [r3, #0]
 800bbf4:	e780      	b.n	800baf8 <_gcvt+0x40>
 800bbf6:	2a00      	cmp	r2, #0
 800bbf8:	f104 34ff 	add.w	r4, r4, #4294967295
 800bbfc:	dcc9      	bgt.n	800bb92 <_gcvt+0xda>
 800bbfe:	2900      	cmp	r1, #0
 800bc00:	d0d0      	beq.n	800bba4 <_gcvt+0xec>
 800bc02:	9005      	str	r0, [sp, #20]
 800bc04:	e7ce      	b.n	800bba4 <_gcvt+0xec>
 800bc06:	f800 ef01 	strb.w	lr, [r0, #1]!
 800bc0a:	2401      	movs	r4, #1
 800bc0c:	e7db      	b.n	800bbc6 <_gcvt+0x10e>
 800bc0e:	f803 0b01 	strb.w	r0, [r3], #1
 800bc12:	3a01      	subs	r2, #1
 800bc14:	e7e6      	b.n	800bbe4 <_gcvt+0x12c>
 800bc16:	f801 5b01 	strb.w	r5, [r1], #1
 800bc1a:	1a60      	subs	r0, r4, r1
 800bc1c:	2800      	cmp	r0, #0
 800bc1e:	dcfa      	bgt.n	800bc16 <_gcvt+0x15e>
 800bc20:	2a00      	cmp	r2, #0
 800bc22:	bfa8      	it	ge
 800bc24:	189b      	addge	r3, r3, r2
 800bc26:	e7e3      	b.n	800bbf0 <_gcvt+0x138>
 800bc28:	4619      	mov	r1, r3
 800bc2a:	189c      	adds	r4, r3, r2
 800bc2c:	2530      	movs	r5, #48	; 0x30
 800bc2e:	e7f4      	b.n	800bc1a <_gcvt+0x162>
 800bc30:	eb1c432d 	.word	0xeb1c432d
 800bc34:	3f1a36e2 	.word	0x3f1a36e2

0800bc38 <std>:
 800bc38:	2300      	movs	r3, #0
 800bc3a:	b510      	push	{r4, lr}
 800bc3c:	4604      	mov	r4, r0
 800bc3e:	e9c0 3300 	strd	r3, r3, [r0]
 800bc42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc46:	6083      	str	r3, [r0, #8]
 800bc48:	8181      	strh	r1, [r0, #12]
 800bc4a:	6643      	str	r3, [r0, #100]	; 0x64
 800bc4c:	81c2      	strh	r2, [r0, #14]
 800bc4e:	6183      	str	r3, [r0, #24]
 800bc50:	4619      	mov	r1, r3
 800bc52:	2208      	movs	r2, #8
 800bc54:	305c      	adds	r0, #92	; 0x5c
 800bc56:	f7fe fac9 	bl	800a1ec <memset>
 800bc5a:	4b05      	ldr	r3, [pc, #20]	; (800bc70 <std+0x38>)
 800bc5c:	6263      	str	r3, [r4, #36]	; 0x24
 800bc5e:	4b05      	ldr	r3, [pc, #20]	; (800bc74 <std+0x3c>)
 800bc60:	62a3      	str	r3, [r4, #40]	; 0x28
 800bc62:	4b05      	ldr	r3, [pc, #20]	; (800bc78 <std+0x40>)
 800bc64:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bc66:	4b05      	ldr	r3, [pc, #20]	; (800bc7c <std+0x44>)
 800bc68:	6224      	str	r4, [r4, #32]
 800bc6a:	6323      	str	r3, [r4, #48]	; 0x30
 800bc6c:	bd10      	pop	{r4, pc}
 800bc6e:	bf00      	nop
 800bc70:	0800cd5d 	.word	0x0800cd5d
 800bc74:	0800cd7f 	.word	0x0800cd7f
 800bc78:	0800cdb7 	.word	0x0800cdb7
 800bc7c:	0800cddb 	.word	0x0800cddb

0800bc80 <_cleanup_r>:
 800bc80:	4901      	ldr	r1, [pc, #4]	; (800bc88 <_cleanup_r+0x8>)
 800bc82:	f000 b8af 	b.w	800bde4 <_fwalk_reent>
 800bc86:	bf00      	nop
 800bc88:	0800d101 	.word	0x0800d101

0800bc8c <__sfmoreglue>:
 800bc8c:	b570      	push	{r4, r5, r6, lr}
 800bc8e:	2268      	movs	r2, #104	; 0x68
 800bc90:	1e4d      	subs	r5, r1, #1
 800bc92:	4355      	muls	r5, r2
 800bc94:	460e      	mov	r6, r1
 800bc96:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bc9a:	f000 fcf7 	bl	800c68c <_malloc_r>
 800bc9e:	4604      	mov	r4, r0
 800bca0:	b140      	cbz	r0, 800bcb4 <__sfmoreglue+0x28>
 800bca2:	2100      	movs	r1, #0
 800bca4:	e9c0 1600 	strd	r1, r6, [r0]
 800bca8:	300c      	adds	r0, #12
 800bcaa:	60a0      	str	r0, [r4, #8]
 800bcac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bcb0:	f7fe fa9c 	bl	800a1ec <memset>
 800bcb4:	4620      	mov	r0, r4
 800bcb6:	bd70      	pop	{r4, r5, r6, pc}

0800bcb8 <__sfp_lock_acquire>:
 800bcb8:	4801      	ldr	r0, [pc, #4]	; (800bcc0 <__sfp_lock_acquire+0x8>)
 800bcba:	f000 b8b8 	b.w	800be2e <__retarget_lock_acquire_recursive>
 800bcbe:	bf00      	nop
 800bcc0:	20005509 	.word	0x20005509

0800bcc4 <__sfp_lock_release>:
 800bcc4:	4801      	ldr	r0, [pc, #4]	; (800bccc <__sfp_lock_release+0x8>)
 800bcc6:	f000 b8b3 	b.w	800be30 <__retarget_lock_release_recursive>
 800bcca:	bf00      	nop
 800bccc:	20005509 	.word	0x20005509

0800bcd0 <__sinit_lock_acquire>:
 800bcd0:	4801      	ldr	r0, [pc, #4]	; (800bcd8 <__sinit_lock_acquire+0x8>)
 800bcd2:	f000 b8ac 	b.w	800be2e <__retarget_lock_acquire_recursive>
 800bcd6:	bf00      	nop
 800bcd8:	2000550a 	.word	0x2000550a

0800bcdc <__sinit_lock_release>:
 800bcdc:	4801      	ldr	r0, [pc, #4]	; (800bce4 <__sinit_lock_release+0x8>)
 800bcde:	f000 b8a7 	b.w	800be30 <__retarget_lock_release_recursive>
 800bce2:	bf00      	nop
 800bce4:	2000550a 	.word	0x2000550a

0800bce8 <__sinit>:
 800bce8:	b510      	push	{r4, lr}
 800bcea:	4604      	mov	r4, r0
 800bcec:	f7ff fff0 	bl	800bcd0 <__sinit_lock_acquire>
 800bcf0:	69a3      	ldr	r3, [r4, #24]
 800bcf2:	b11b      	cbz	r3, 800bcfc <__sinit+0x14>
 800bcf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcf8:	f7ff bff0 	b.w	800bcdc <__sinit_lock_release>
 800bcfc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bd00:	6523      	str	r3, [r4, #80]	; 0x50
 800bd02:	4b13      	ldr	r3, [pc, #76]	; (800bd50 <__sinit+0x68>)
 800bd04:	4a13      	ldr	r2, [pc, #76]	; (800bd54 <__sinit+0x6c>)
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	62a2      	str	r2, [r4, #40]	; 0x28
 800bd0a:	42a3      	cmp	r3, r4
 800bd0c:	bf04      	itt	eq
 800bd0e:	2301      	moveq	r3, #1
 800bd10:	61a3      	streq	r3, [r4, #24]
 800bd12:	4620      	mov	r0, r4
 800bd14:	f000 f820 	bl	800bd58 <__sfp>
 800bd18:	6060      	str	r0, [r4, #4]
 800bd1a:	4620      	mov	r0, r4
 800bd1c:	f000 f81c 	bl	800bd58 <__sfp>
 800bd20:	60a0      	str	r0, [r4, #8]
 800bd22:	4620      	mov	r0, r4
 800bd24:	f000 f818 	bl	800bd58 <__sfp>
 800bd28:	2200      	movs	r2, #0
 800bd2a:	60e0      	str	r0, [r4, #12]
 800bd2c:	2104      	movs	r1, #4
 800bd2e:	6860      	ldr	r0, [r4, #4]
 800bd30:	f7ff ff82 	bl	800bc38 <std>
 800bd34:	68a0      	ldr	r0, [r4, #8]
 800bd36:	2201      	movs	r2, #1
 800bd38:	2109      	movs	r1, #9
 800bd3a:	f7ff ff7d 	bl	800bc38 <std>
 800bd3e:	68e0      	ldr	r0, [r4, #12]
 800bd40:	2202      	movs	r2, #2
 800bd42:	2112      	movs	r1, #18
 800bd44:	f7ff ff78 	bl	800bc38 <std>
 800bd48:	2301      	movs	r3, #1
 800bd4a:	61a3      	str	r3, [r4, #24]
 800bd4c:	e7d2      	b.n	800bcf4 <__sinit+0xc>
 800bd4e:	bf00      	nop
 800bd50:	0800e67c 	.word	0x0800e67c
 800bd54:	0800bc81 	.word	0x0800bc81

0800bd58 <__sfp>:
 800bd58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd5a:	4607      	mov	r7, r0
 800bd5c:	f7ff ffac 	bl	800bcb8 <__sfp_lock_acquire>
 800bd60:	4b1e      	ldr	r3, [pc, #120]	; (800bddc <__sfp+0x84>)
 800bd62:	681e      	ldr	r6, [r3, #0]
 800bd64:	69b3      	ldr	r3, [r6, #24]
 800bd66:	b913      	cbnz	r3, 800bd6e <__sfp+0x16>
 800bd68:	4630      	mov	r0, r6
 800bd6a:	f7ff ffbd 	bl	800bce8 <__sinit>
 800bd6e:	3648      	adds	r6, #72	; 0x48
 800bd70:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bd74:	3b01      	subs	r3, #1
 800bd76:	d503      	bpl.n	800bd80 <__sfp+0x28>
 800bd78:	6833      	ldr	r3, [r6, #0]
 800bd7a:	b30b      	cbz	r3, 800bdc0 <__sfp+0x68>
 800bd7c:	6836      	ldr	r6, [r6, #0]
 800bd7e:	e7f7      	b.n	800bd70 <__sfp+0x18>
 800bd80:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bd84:	b9d5      	cbnz	r5, 800bdbc <__sfp+0x64>
 800bd86:	4b16      	ldr	r3, [pc, #88]	; (800bde0 <__sfp+0x88>)
 800bd88:	60e3      	str	r3, [r4, #12]
 800bd8a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bd8e:	6665      	str	r5, [r4, #100]	; 0x64
 800bd90:	f000 f84c 	bl	800be2c <__retarget_lock_init_recursive>
 800bd94:	f7ff ff96 	bl	800bcc4 <__sfp_lock_release>
 800bd98:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bd9c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bda0:	6025      	str	r5, [r4, #0]
 800bda2:	61a5      	str	r5, [r4, #24]
 800bda4:	2208      	movs	r2, #8
 800bda6:	4629      	mov	r1, r5
 800bda8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bdac:	f7fe fa1e 	bl	800a1ec <memset>
 800bdb0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bdb4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bdb8:	4620      	mov	r0, r4
 800bdba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bdbc:	3468      	adds	r4, #104	; 0x68
 800bdbe:	e7d9      	b.n	800bd74 <__sfp+0x1c>
 800bdc0:	2104      	movs	r1, #4
 800bdc2:	4638      	mov	r0, r7
 800bdc4:	f7ff ff62 	bl	800bc8c <__sfmoreglue>
 800bdc8:	4604      	mov	r4, r0
 800bdca:	6030      	str	r0, [r6, #0]
 800bdcc:	2800      	cmp	r0, #0
 800bdce:	d1d5      	bne.n	800bd7c <__sfp+0x24>
 800bdd0:	f7ff ff78 	bl	800bcc4 <__sfp_lock_release>
 800bdd4:	230c      	movs	r3, #12
 800bdd6:	603b      	str	r3, [r7, #0]
 800bdd8:	e7ee      	b.n	800bdb8 <__sfp+0x60>
 800bdda:	bf00      	nop
 800bddc:	0800e67c 	.word	0x0800e67c
 800bde0:	ffff0001 	.word	0xffff0001

0800bde4 <_fwalk_reent>:
 800bde4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bde8:	4606      	mov	r6, r0
 800bdea:	4688      	mov	r8, r1
 800bdec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bdf0:	2700      	movs	r7, #0
 800bdf2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bdf6:	f1b9 0901 	subs.w	r9, r9, #1
 800bdfa:	d505      	bpl.n	800be08 <_fwalk_reent+0x24>
 800bdfc:	6824      	ldr	r4, [r4, #0]
 800bdfe:	2c00      	cmp	r4, #0
 800be00:	d1f7      	bne.n	800bdf2 <_fwalk_reent+0xe>
 800be02:	4638      	mov	r0, r7
 800be04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be08:	89ab      	ldrh	r3, [r5, #12]
 800be0a:	2b01      	cmp	r3, #1
 800be0c:	d907      	bls.n	800be1e <_fwalk_reent+0x3a>
 800be0e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800be12:	3301      	adds	r3, #1
 800be14:	d003      	beq.n	800be1e <_fwalk_reent+0x3a>
 800be16:	4629      	mov	r1, r5
 800be18:	4630      	mov	r0, r6
 800be1a:	47c0      	blx	r8
 800be1c:	4307      	orrs	r7, r0
 800be1e:	3568      	adds	r5, #104	; 0x68
 800be20:	e7e9      	b.n	800bdf6 <_fwalk_reent+0x12>
	...

0800be24 <_localeconv_r>:
 800be24:	4800      	ldr	r0, [pc, #0]	; (800be28 <_localeconv_r+0x4>)
 800be26:	4770      	bx	lr
 800be28:	20000170 	.word	0x20000170

0800be2c <__retarget_lock_init_recursive>:
 800be2c:	4770      	bx	lr

0800be2e <__retarget_lock_acquire_recursive>:
 800be2e:	4770      	bx	lr

0800be30 <__retarget_lock_release_recursive>:
 800be30:	4770      	bx	lr
	...

0800be34 <malloc>:
 800be34:	4b02      	ldr	r3, [pc, #8]	; (800be40 <malloc+0xc>)
 800be36:	4601      	mov	r1, r0
 800be38:	6818      	ldr	r0, [r3, #0]
 800be3a:	f000 bc27 	b.w	800c68c <_malloc_r>
 800be3e:	bf00      	nop
 800be40:	2000001c 	.word	0x2000001c

0800be44 <_Balloc>:
 800be44:	b570      	push	{r4, r5, r6, lr}
 800be46:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800be48:	4604      	mov	r4, r0
 800be4a:	460d      	mov	r5, r1
 800be4c:	b976      	cbnz	r6, 800be6c <_Balloc+0x28>
 800be4e:	2010      	movs	r0, #16
 800be50:	f7ff fff0 	bl	800be34 <malloc>
 800be54:	4602      	mov	r2, r0
 800be56:	6260      	str	r0, [r4, #36]	; 0x24
 800be58:	b920      	cbnz	r0, 800be64 <_Balloc+0x20>
 800be5a:	4b18      	ldr	r3, [pc, #96]	; (800bebc <_Balloc+0x78>)
 800be5c:	4818      	ldr	r0, [pc, #96]	; (800bec0 <_Balloc+0x7c>)
 800be5e:	2166      	movs	r1, #102	; 0x66
 800be60:	f001 f89a 	bl	800cf98 <__assert_func>
 800be64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be68:	6006      	str	r6, [r0, #0]
 800be6a:	60c6      	str	r6, [r0, #12]
 800be6c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800be6e:	68f3      	ldr	r3, [r6, #12]
 800be70:	b183      	cbz	r3, 800be94 <_Balloc+0x50>
 800be72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be74:	68db      	ldr	r3, [r3, #12]
 800be76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800be7a:	b9b8      	cbnz	r0, 800beac <_Balloc+0x68>
 800be7c:	2101      	movs	r1, #1
 800be7e:	fa01 f605 	lsl.w	r6, r1, r5
 800be82:	1d72      	adds	r2, r6, #5
 800be84:	0092      	lsls	r2, r2, #2
 800be86:	4620      	mov	r0, r4
 800be88:	f000 fb7e 	bl	800c588 <_calloc_r>
 800be8c:	b160      	cbz	r0, 800bea8 <_Balloc+0x64>
 800be8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800be92:	e00e      	b.n	800beb2 <_Balloc+0x6e>
 800be94:	2221      	movs	r2, #33	; 0x21
 800be96:	2104      	movs	r1, #4
 800be98:	4620      	mov	r0, r4
 800be9a:	f000 fb75 	bl	800c588 <_calloc_r>
 800be9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bea0:	60f0      	str	r0, [r6, #12]
 800bea2:	68db      	ldr	r3, [r3, #12]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d1e4      	bne.n	800be72 <_Balloc+0x2e>
 800bea8:	2000      	movs	r0, #0
 800beaa:	bd70      	pop	{r4, r5, r6, pc}
 800beac:	6802      	ldr	r2, [r0, #0]
 800beae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800beb2:	2300      	movs	r3, #0
 800beb4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800beb8:	e7f7      	b.n	800beaa <_Balloc+0x66>
 800beba:	bf00      	nop
 800bebc:	0800e7c2 	.word	0x0800e7c2
 800bec0:	0800e8a8 	.word	0x0800e8a8

0800bec4 <_Bfree>:
 800bec4:	b570      	push	{r4, r5, r6, lr}
 800bec6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bec8:	4605      	mov	r5, r0
 800beca:	460c      	mov	r4, r1
 800becc:	b976      	cbnz	r6, 800beec <_Bfree+0x28>
 800bece:	2010      	movs	r0, #16
 800bed0:	f7ff ffb0 	bl	800be34 <malloc>
 800bed4:	4602      	mov	r2, r0
 800bed6:	6268      	str	r0, [r5, #36]	; 0x24
 800bed8:	b920      	cbnz	r0, 800bee4 <_Bfree+0x20>
 800beda:	4b09      	ldr	r3, [pc, #36]	; (800bf00 <_Bfree+0x3c>)
 800bedc:	4809      	ldr	r0, [pc, #36]	; (800bf04 <_Bfree+0x40>)
 800bede:	218a      	movs	r1, #138	; 0x8a
 800bee0:	f001 f85a 	bl	800cf98 <__assert_func>
 800bee4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bee8:	6006      	str	r6, [r0, #0]
 800beea:	60c6      	str	r6, [r0, #12]
 800beec:	b13c      	cbz	r4, 800befe <_Bfree+0x3a>
 800beee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bef0:	6862      	ldr	r2, [r4, #4]
 800bef2:	68db      	ldr	r3, [r3, #12]
 800bef4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bef8:	6021      	str	r1, [r4, #0]
 800befa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800befe:	bd70      	pop	{r4, r5, r6, pc}
 800bf00:	0800e7c2 	.word	0x0800e7c2
 800bf04:	0800e8a8 	.word	0x0800e8a8

0800bf08 <__multadd>:
 800bf08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf0c:	690d      	ldr	r5, [r1, #16]
 800bf0e:	4607      	mov	r7, r0
 800bf10:	460c      	mov	r4, r1
 800bf12:	461e      	mov	r6, r3
 800bf14:	f101 0c14 	add.w	ip, r1, #20
 800bf18:	2000      	movs	r0, #0
 800bf1a:	f8dc 3000 	ldr.w	r3, [ip]
 800bf1e:	b299      	uxth	r1, r3
 800bf20:	fb02 6101 	mla	r1, r2, r1, r6
 800bf24:	0c1e      	lsrs	r6, r3, #16
 800bf26:	0c0b      	lsrs	r3, r1, #16
 800bf28:	fb02 3306 	mla	r3, r2, r6, r3
 800bf2c:	b289      	uxth	r1, r1
 800bf2e:	3001      	adds	r0, #1
 800bf30:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bf34:	4285      	cmp	r5, r0
 800bf36:	f84c 1b04 	str.w	r1, [ip], #4
 800bf3a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bf3e:	dcec      	bgt.n	800bf1a <__multadd+0x12>
 800bf40:	b30e      	cbz	r6, 800bf86 <__multadd+0x7e>
 800bf42:	68a3      	ldr	r3, [r4, #8]
 800bf44:	42ab      	cmp	r3, r5
 800bf46:	dc19      	bgt.n	800bf7c <__multadd+0x74>
 800bf48:	6861      	ldr	r1, [r4, #4]
 800bf4a:	4638      	mov	r0, r7
 800bf4c:	3101      	adds	r1, #1
 800bf4e:	f7ff ff79 	bl	800be44 <_Balloc>
 800bf52:	4680      	mov	r8, r0
 800bf54:	b928      	cbnz	r0, 800bf62 <__multadd+0x5a>
 800bf56:	4602      	mov	r2, r0
 800bf58:	4b0c      	ldr	r3, [pc, #48]	; (800bf8c <__multadd+0x84>)
 800bf5a:	480d      	ldr	r0, [pc, #52]	; (800bf90 <__multadd+0x88>)
 800bf5c:	21b5      	movs	r1, #181	; 0xb5
 800bf5e:	f001 f81b 	bl	800cf98 <__assert_func>
 800bf62:	6922      	ldr	r2, [r4, #16]
 800bf64:	3202      	adds	r2, #2
 800bf66:	f104 010c 	add.w	r1, r4, #12
 800bf6a:	0092      	lsls	r2, r2, #2
 800bf6c:	300c      	adds	r0, #12
 800bf6e:	f7fe f92f 	bl	800a1d0 <memcpy>
 800bf72:	4621      	mov	r1, r4
 800bf74:	4638      	mov	r0, r7
 800bf76:	f7ff ffa5 	bl	800bec4 <_Bfree>
 800bf7a:	4644      	mov	r4, r8
 800bf7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bf80:	3501      	adds	r5, #1
 800bf82:	615e      	str	r6, [r3, #20]
 800bf84:	6125      	str	r5, [r4, #16]
 800bf86:	4620      	mov	r0, r4
 800bf88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf8c:	0800e834 	.word	0x0800e834
 800bf90:	0800e8a8 	.word	0x0800e8a8

0800bf94 <__hi0bits>:
 800bf94:	0c03      	lsrs	r3, r0, #16
 800bf96:	041b      	lsls	r3, r3, #16
 800bf98:	b9d3      	cbnz	r3, 800bfd0 <__hi0bits+0x3c>
 800bf9a:	0400      	lsls	r0, r0, #16
 800bf9c:	2310      	movs	r3, #16
 800bf9e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bfa2:	bf04      	itt	eq
 800bfa4:	0200      	lsleq	r0, r0, #8
 800bfa6:	3308      	addeq	r3, #8
 800bfa8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bfac:	bf04      	itt	eq
 800bfae:	0100      	lsleq	r0, r0, #4
 800bfb0:	3304      	addeq	r3, #4
 800bfb2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bfb6:	bf04      	itt	eq
 800bfb8:	0080      	lsleq	r0, r0, #2
 800bfba:	3302      	addeq	r3, #2
 800bfbc:	2800      	cmp	r0, #0
 800bfbe:	db05      	blt.n	800bfcc <__hi0bits+0x38>
 800bfc0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bfc4:	f103 0301 	add.w	r3, r3, #1
 800bfc8:	bf08      	it	eq
 800bfca:	2320      	moveq	r3, #32
 800bfcc:	4618      	mov	r0, r3
 800bfce:	4770      	bx	lr
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	e7e4      	b.n	800bf9e <__hi0bits+0xa>

0800bfd4 <__lo0bits>:
 800bfd4:	6803      	ldr	r3, [r0, #0]
 800bfd6:	f013 0207 	ands.w	r2, r3, #7
 800bfda:	4601      	mov	r1, r0
 800bfdc:	d00b      	beq.n	800bff6 <__lo0bits+0x22>
 800bfde:	07da      	lsls	r2, r3, #31
 800bfe0:	d423      	bmi.n	800c02a <__lo0bits+0x56>
 800bfe2:	0798      	lsls	r0, r3, #30
 800bfe4:	bf49      	itett	mi
 800bfe6:	085b      	lsrmi	r3, r3, #1
 800bfe8:	089b      	lsrpl	r3, r3, #2
 800bfea:	2001      	movmi	r0, #1
 800bfec:	600b      	strmi	r3, [r1, #0]
 800bfee:	bf5c      	itt	pl
 800bff0:	600b      	strpl	r3, [r1, #0]
 800bff2:	2002      	movpl	r0, #2
 800bff4:	4770      	bx	lr
 800bff6:	b298      	uxth	r0, r3
 800bff8:	b9a8      	cbnz	r0, 800c026 <__lo0bits+0x52>
 800bffa:	0c1b      	lsrs	r3, r3, #16
 800bffc:	2010      	movs	r0, #16
 800bffe:	b2da      	uxtb	r2, r3
 800c000:	b90a      	cbnz	r2, 800c006 <__lo0bits+0x32>
 800c002:	3008      	adds	r0, #8
 800c004:	0a1b      	lsrs	r3, r3, #8
 800c006:	071a      	lsls	r2, r3, #28
 800c008:	bf04      	itt	eq
 800c00a:	091b      	lsreq	r3, r3, #4
 800c00c:	3004      	addeq	r0, #4
 800c00e:	079a      	lsls	r2, r3, #30
 800c010:	bf04      	itt	eq
 800c012:	089b      	lsreq	r3, r3, #2
 800c014:	3002      	addeq	r0, #2
 800c016:	07da      	lsls	r2, r3, #31
 800c018:	d403      	bmi.n	800c022 <__lo0bits+0x4e>
 800c01a:	085b      	lsrs	r3, r3, #1
 800c01c:	f100 0001 	add.w	r0, r0, #1
 800c020:	d005      	beq.n	800c02e <__lo0bits+0x5a>
 800c022:	600b      	str	r3, [r1, #0]
 800c024:	4770      	bx	lr
 800c026:	4610      	mov	r0, r2
 800c028:	e7e9      	b.n	800bffe <__lo0bits+0x2a>
 800c02a:	2000      	movs	r0, #0
 800c02c:	4770      	bx	lr
 800c02e:	2020      	movs	r0, #32
 800c030:	4770      	bx	lr
	...

0800c034 <__i2b>:
 800c034:	b510      	push	{r4, lr}
 800c036:	460c      	mov	r4, r1
 800c038:	2101      	movs	r1, #1
 800c03a:	f7ff ff03 	bl	800be44 <_Balloc>
 800c03e:	4602      	mov	r2, r0
 800c040:	b928      	cbnz	r0, 800c04e <__i2b+0x1a>
 800c042:	4b05      	ldr	r3, [pc, #20]	; (800c058 <__i2b+0x24>)
 800c044:	4805      	ldr	r0, [pc, #20]	; (800c05c <__i2b+0x28>)
 800c046:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c04a:	f000 ffa5 	bl	800cf98 <__assert_func>
 800c04e:	2301      	movs	r3, #1
 800c050:	6144      	str	r4, [r0, #20]
 800c052:	6103      	str	r3, [r0, #16]
 800c054:	bd10      	pop	{r4, pc}
 800c056:	bf00      	nop
 800c058:	0800e834 	.word	0x0800e834
 800c05c:	0800e8a8 	.word	0x0800e8a8

0800c060 <__multiply>:
 800c060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c064:	4691      	mov	r9, r2
 800c066:	690a      	ldr	r2, [r1, #16]
 800c068:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c06c:	429a      	cmp	r2, r3
 800c06e:	bfb8      	it	lt
 800c070:	460b      	movlt	r3, r1
 800c072:	460c      	mov	r4, r1
 800c074:	bfbc      	itt	lt
 800c076:	464c      	movlt	r4, r9
 800c078:	4699      	movlt	r9, r3
 800c07a:	6927      	ldr	r7, [r4, #16]
 800c07c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c080:	68a3      	ldr	r3, [r4, #8]
 800c082:	6861      	ldr	r1, [r4, #4]
 800c084:	eb07 060a 	add.w	r6, r7, sl
 800c088:	42b3      	cmp	r3, r6
 800c08a:	b085      	sub	sp, #20
 800c08c:	bfb8      	it	lt
 800c08e:	3101      	addlt	r1, #1
 800c090:	f7ff fed8 	bl	800be44 <_Balloc>
 800c094:	b930      	cbnz	r0, 800c0a4 <__multiply+0x44>
 800c096:	4602      	mov	r2, r0
 800c098:	4b44      	ldr	r3, [pc, #272]	; (800c1ac <__multiply+0x14c>)
 800c09a:	4845      	ldr	r0, [pc, #276]	; (800c1b0 <__multiply+0x150>)
 800c09c:	f240 115d 	movw	r1, #349	; 0x15d
 800c0a0:	f000 ff7a 	bl	800cf98 <__assert_func>
 800c0a4:	f100 0514 	add.w	r5, r0, #20
 800c0a8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c0ac:	462b      	mov	r3, r5
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	4543      	cmp	r3, r8
 800c0b2:	d321      	bcc.n	800c0f8 <__multiply+0x98>
 800c0b4:	f104 0314 	add.w	r3, r4, #20
 800c0b8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c0bc:	f109 0314 	add.w	r3, r9, #20
 800c0c0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c0c4:	9202      	str	r2, [sp, #8]
 800c0c6:	1b3a      	subs	r2, r7, r4
 800c0c8:	3a15      	subs	r2, #21
 800c0ca:	f022 0203 	bic.w	r2, r2, #3
 800c0ce:	3204      	adds	r2, #4
 800c0d0:	f104 0115 	add.w	r1, r4, #21
 800c0d4:	428f      	cmp	r7, r1
 800c0d6:	bf38      	it	cc
 800c0d8:	2204      	movcc	r2, #4
 800c0da:	9201      	str	r2, [sp, #4]
 800c0dc:	9a02      	ldr	r2, [sp, #8]
 800c0de:	9303      	str	r3, [sp, #12]
 800c0e0:	429a      	cmp	r2, r3
 800c0e2:	d80c      	bhi.n	800c0fe <__multiply+0x9e>
 800c0e4:	2e00      	cmp	r6, #0
 800c0e6:	dd03      	ble.n	800c0f0 <__multiply+0x90>
 800c0e8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d05a      	beq.n	800c1a6 <__multiply+0x146>
 800c0f0:	6106      	str	r6, [r0, #16]
 800c0f2:	b005      	add	sp, #20
 800c0f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0f8:	f843 2b04 	str.w	r2, [r3], #4
 800c0fc:	e7d8      	b.n	800c0b0 <__multiply+0x50>
 800c0fe:	f8b3 a000 	ldrh.w	sl, [r3]
 800c102:	f1ba 0f00 	cmp.w	sl, #0
 800c106:	d024      	beq.n	800c152 <__multiply+0xf2>
 800c108:	f104 0e14 	add.w	lr, r4, #20
 800c10c:	46a9      	mov	r9, r5
 800c10e:	f04f 0c00 	mov.w	ip, #0
 800c112:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c116:	f8d9 1000 	ldr.w	r1, [r9]
 800c11a:	fa1f fb82 	uxth.w	fp, r2
 800c11e:	b289      	uxth	r1, r1
 800c120:	fb0a 110b 	mla	r1, sl, fp, r1
 800c124:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c128:	f8d9 2000 	ldr.w	r2, [r9]
 800c12c:	4461      	add	r1, ip
 800c12e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c132:	fb0a c20b 	mla	r2, sl, fp, ip
 800c136:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c13a:	b289      	uxth	r1, r1
 800c13c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c140:	4577      	cmp	r7, lr
 800c142:	f849 1b04 	str.w	r1, [r9], #4
 800c146:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c14a:	d8e2      	bhi.n	800c112 <__multiply+0xb2>
 800c14c:	9a01      	ldr	r2, [sp, #4]
 800c14e:	f845 c002 	str.w	ip, [r5, r2]
 800c152:	9a03      	ldr	r2, [sp, #12]
 800c154:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c158:	3304      	adds	r3, #4
 800c15a:	f1b9 0f00 	cmp.w	r9, #0
 800c15e:	d020      	beq.n	800c1a2 <__multiply+0x142>
 800c160:	6829      	ldr	r1, [r5, #0]
 800c162:	f104 0c14 	add.w	ip, r4, #20
 800c166:	46ae      	mov	lr, r5
 800c168:	f04f 0a00 	mov.w	sl, #0
 800c16c:	f8bc b000 	ldrh.w	fp, [ip]
 800c170:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c174:	fb09 220b 	mla	r2, r9, fp, r2
 800c178:	4492      	add	sl, r2
 800c17a:	b289      	uxth	r1, r1
 800c17c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c180:	f84e 1b04 	str.w	r1, [lr], #4
 800c184:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c188:	f8be 1000 	ldrh.w	r1, [lr]
 800c18c:	0c12      	lsrs	r2, r2, #16
 800c18e:	fb09 1102 	mla	r1, r9, r2, r1
 800c192:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c196:	4567      	cmp	r7, ip
 800c198:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c19c:	d8e6      	bhi.n	800c16c <__multiply+0x10c>
 800c19e:	9a01      	ldr	r2, [sp, #4]
 800c1a0:	50a9      	str	r1, [r5, r2]
 800c1a2:	3504      	adds	r5, #4
 800c1a4:	e79a      	b.n	800c0dc <__multiply+0x7c>
 800c1a6:	3e01      	subs	r6, #1
 800c1a8:	e79c      	b.n	800c0e4 <__multiply+0x84>
 800c1aa:	bf00      	nop
 800c1ac:	0800e834 	.word	0x0800e834
 800c1b0:	0800e8a8 	.word	0x0800e8a8

0800c1b4 <__pow5mult>:
 800c1b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1b8:	4615      	mov	r5, r2
 800c1ba:	f012 0203 	ands.w	r2, r2, #3
 800c1be:	4606      	mov	r6, r0
 800c1c0:	460f      	mov	r7, r1
 800c1c2:	d007      	beq.n	800c1d4 <__pow5mult+0x20>
 800c1c4:	4c25      	ldr	r4, [pc, #148]	; (800c25c <__pow5mult+0xa8>)
 800c1c6:	3a01      	subs	r2, #1
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c1ce:	f7ff fe9b 	bl	800bf08 <__multadd>
 800c1d2:	4607      	mov	r7, r0
 800c1d4:	10ad      	asrs	r5, r5, #2
 800c1d6:	d03d      	beq.n	800c254 <__pow5mult+0xa0>
 800c1d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c1da:	b97c      	cbnz	r4, 800c1fc <__pow5mult+0x48>
 800c1dc:	2010      	movs	r0, #16
 800c1de:	f7ff fe29 	bl	800be34 <malloc>
 800c1e2:	4602      	mov	r2, r0
 800c1e4:	6270      	str	r0, [r6, #36]	; 0x24
 800c1e6:	b928      	cbnz	r0, 800c1f4 <__pow5mult+0x40>
 800c1e8:	4b1d      	ldr	r3, [pc, #116]	; (800c260 <__pow5mult+0xac>)
 800c1ea:	481e      	ldr	r0, [pc, #120]	; (800c264 <__pow5mult+0xb0>)
 800c1ec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c1f0:	f000 fed2 	bl	800cf98 <__assert_func>
 800c1f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c1f8:	6004      	str	r4, [r0, #0]
 800c1fa:	60c4      	str	r4, [r0, #12]
 800c1fc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c200:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c204:	b94c      	cbnz	r4, 800c21a <__pow5mult+0x66>
 800c206:	f240 2171 	movw	r1, #625	; 0x271
 800c20a:	4630      	mov	r0, r6
 800c20c:	f7ff ff12 	bl	800c034 <__i2b>
 800c210:	2300      	movs	r3, #0
 800c212:	f8c8 0008 	str.w	r0, [r8, #8]
 800c216:	4604      	mov	r4, r0
 800c218:	6003      	str	r3, [r0, #0]
 800c21a:	f04f 0900 	mov.w	r9, #0
 800c21e:	07eb      	lsls	r3, r5, #31
 800c220:	d50a      	bpl.n	800c238 <__pow5mult+0x84>
 800c222:	4639      	mov	r1, r7
 800c224:	4622      	mov	r2, r4
 800c226:	4630      	mov	r0, r6
 800c228:	f7ff ff1a 	bl	800c060 <__multiply>
 800c22c:	4639      	mov	r1, r7
 800c22e:	4680      	mov	r8, r0
 800c230:	4630      	mov	r0, r6
 800c232:	f7ff fe47 	bl	800bec4 <_Bfree>
 800c236:	4647      	mov	r7, r8
 800c238:	106d      	asrs	r5, r5, #1
 800c23a:	d00b      	beq.n	800c254 <__pow5mult+0xa0>
 800c23c:	6820      	ldr	r0, [r4, #0]
 800c23e:	b938      	cbnz	r0, 800c250 <__pow5mult+0x9c>
 800c240:	4622      	mov	r2, r4
 800c242:	4621      	mov	r1, r4
 800c244:	4630      	mov	r0, r6
 800c246:	f7ff ff0b 	bl	800c060 <__multiply>
 800c24a:	6020      	str	r0, [r4, #0]
 800c24c:	f8c0 9000 	str.w	r9, [r0]
 800c250:	4604      	mov	r4, r0
 800c252:	e7e4      	b.n	800c21e <__pow5mult+0x6a>
 800c254:	4638      	mov	r0, r7
 800c256:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c25a:	bf00      	nop
 800c25c:	0800e9f8 	.word	0x0800e9f8
 800c260:	0800e7c2 	.word	0x0800e7c2
 800c264:	0800e8a8 	.word	0x0800e8a8

0800c268 <__lshift>:
 800c268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c26c:	460c      	mov	r4, r1
 800c26e:	6849      	ldr	r1, [r1, #4]
 800c270:	6923      	ldr	r3, [r4, #16]
 800c272:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c276:	68a3      	ldr	r3, [r4, #8]
 800c278:	4607      	mov	r7, r0
 800c27a:	4691      	mov	r9, r2
 800c27c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c280:	f108 0601 	add.w	r6, r8, #1
 800c284:	42b3      	cmp	r3, r6
 800c286:	db0b      	blt.n	800c2a0 <__lshift+0x38>
 800c288:	4638      	mov	r0, r7
 800c28a:	f7ff fddb 	bl	800be44 <_Balloc>
 800c28e:	4605      	mov	r5, r0
 800c290:	b948      	cbnz	r0, 800c2a6 <__lshift+0x3e>
 800c292:	4602      	mov	r2, r0
 800c294:	4b2a      	ldr	r3, [pc, #168]	; (800c340 <__lshift+0xd8>)
 800c296:	482b      	ldr	r0, [pc, #172]	; (800c344 <__lshift+0xdc>)
 800c298:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c29c:	f000 fe7c 	bl	800cf98 <__assert_func>
 800c2a0:	3101      	adds	r1, #1
 800c2a2:	005b      	lsls	r3, r3, #1
 800c2a4:	e7ee      	b.n	800c284 <__lshift+0x1c>
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	f100 0114 	add.w	r1, r0, #20
 800c2ac:	f100 0210 	add.w	r2, r0, #16
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	4553      	cmp	r3, sl
 800c2b4:	db37      	blt.n	800c326 <__lshift+0xbe>
 800c2b6:	6920      	ldr	r0, [r4, #16]
 800c2b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c2bc:	f104 0314 	add.w	r3, r4, #20
 800c2c0:	f019 091f 	ands.w	r9, r9, #31
 800c2c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c2c8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c2cc:	d02f      	beq.n	800c32e <__lshift+0xc6>
 800c2ce:	f1c9 0e20 	rsb	lr, r9, #32
 800c2d2:	468a      	mov	sl, r1
 800c2d4:	f04f 0c00 	mov.w	ip, #0
 800c2d8:	681a      	ldr	r2, [r3, #0]
 800c2da:	fa02 f209 	lsl.w	r2, r2, r9
 800c2de:	ea42 020c 	orr.w	r2, r2, ip
 800c2e2:	f84a 2b04 	str.w	r2, [sl], #4
 800c2e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2ea:	4298      	cmp	r0, r3
 800c2ec:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c2f0:	d8f2      	bhi.n	800c2d8 <__lshift+0x70>
 800c2f2:	1b03      	subs	r3, r0, r4
 800c2f4:	3b15      	subs	r3, #21
 800c2f6:	f023 0303 	bic.w	r3, r3, #3
 800c2fa:	3304      	adds	r3, #4
 800c2fc:	f104 0215 	add.w	r2, r4, #21
 800c300:	4290      	cmp	r0, r2
 800c302:	bf38      	it	cc
 800c304:	2304      	movcc	r3, #4
 800c306:	f841 c003 	str.w	ip, [r1, r3]
 800c30a:	f1bc 0f00 	cmp.w	ip, #0
 800c30e:	d001      	beq.n	800c314 <__lshift+0xac>
 800c310:	f108 0602 	add.w	r6, r8, #2
 800c314:	3e01      	subs	r6, #1
 800c316:	4638      	mov	r0, r7
 800c318:	612e      	str	r6, [r5, #16]
 800c31a:	4621      	mov	r1, r4
 800c31c:	f7ff fdd2 	bl	800bec4 <_Bfree>
 800c320:	4628      	mov	r0, r5
 800c322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c326:	f842 0f04 	str.w	r0, [r2, #4]!
 800c32a:	3301      	adds	r3, #1
 800c32c:	e7c1      	b.n	800c2b2 <__lshift+0x4a>
 800c32e:	3904      	subs	r1, #4
 800c330:	f853 2b04 	ldr.w	r2, [r3], #4
 800c334:	f841 2f04 	str.w	r2, [r1, #4]!
 800c338:	4298      	cmp	r0, r3
 800c33a:	d8f9      	bhi.n	800c330 <__lshift+0xc8>
 800c33c:	e7ea      	b.n	800c314 <__lshift+0xac>
 800c33e:	bf00      	nop
 800c340:	0800e834 	.word	0x0800e834
 800c344:	0800e8a8 	.word	0x0800e8a8

0800c348 <__mcmp>:
 800c348:	b530      	push	{r4, r5, lr}
 800c34a:	6902      	ldr	r2, [r0, #16]
 800c34c:	690c      	ldr	r4, [r1, #16]
 800c34e:	1b12      	subs	r2, r2, r4
 800c350:	d10e      	bne.n	800c370 <__mcmp+0x28>
 800c352:	f100 0314 	add.w	r3, r0, #20
 800c356:	3114      	adds	r1, #20
 800c358:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c35c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c360:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c364:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c368:	42a5      	cmp	r5, r4
 800c36a:	d003      	beq.n	800c374 <__mcmp+0x2c>
 800c36c:	d305      	bcc.n	800c37a <__mcmp+0x32>
 800c36e:	2201      	movs	r2, #1
 800c370:	4610      	mov	r0, r2
 800c372:	bd30      	pop	{r4, r5, pc}
 800c374:	4283      	cmp	r3, r0
 800c376:	d3f3      	bcc.n	800c360 <__mcmp+0x18>
 800c378:	e7fa      	b.n	800c370 <__mcmp+0x28>
 800c37a:	f04f 32ff 	mov.w	r2, #4294967295
 800c37e:	e7f7      	b.n	800c370 <__mcmp+0x28>

0800c380 <__mdiff>:
 800c380:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c384:	460c      	mov	r4, r1
 800c386:	4606      	mov	r6, r0
 800c388:	4611      	mov	r1, r2
 800c38a:	4620      	mov	r0, r4
 800c38c:	4690      	mov	r8, r2
 800c38e:	f7ff ffdb 	bl	800c348 <__mcmp>
 800c392:	1e05      	subs	r5, r0, #0
 800c394:	d110      	bne.n	800c3b8 <__mdiff+0x38>
 800c396:	4629      	mov	r1, r5
 800c398:	4630      	mov	r0, r6
 800c39a:	f7ff fd53 	bl	800be44 <_Balloc>
 800c39e:	b930      	cbnz	r0, 800c3ae <__mdiff+0x2e>
 800c3a0:	4b3a      	ldr	r3, [pc, #232]	; (800c48c <__mdiff+0x10c>)
 800c3a2:	4602      	mov	r2, r0
 800c3a4:	f240 2132 	movw	r1, #562	; 0x232
 800c3a8:	4839      	ldr	r0, [pc, #228]	; (800c490 <__mdiff+0x110>)
 800c3aa:	f000 fdf5 	bl	800cf98 <__assert_func>
 800c3ae:	2301      	movs	r3, #1
 800c3b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c3b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3b8:	bfa4      	itt	ge
 800c3ba:	4643      	movge	r3, r8
 800c3bc:	46a0      	movge	r8, r4
 800c3be:	4630      	mov	r0, r6
 800c3c0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c3c4:	bfa6      	itte	ge
 800c3c6:	461c      	movge	r4, r3
 800c3c8:	2500      	movge	r5, #0
 800c3ca:	2501      	movlt	r5, #1
 800c3cc:	f7ff fd3a 	bl	800be44 <_Balloc>
 800c3d0:	b920      	cbnz	r0, 800c3dc <__mdiff+0x5c>
 800c3d2:	4b2e      	ldr	r3, [pc, #184]	; (800c48c <__mdiff+0x10c>)
 800c3d4:	4602      	mov	r2, r0
 800c3d6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c3da:	e7e5      	b.n	800c3a8 <__mdiff+0x28>
 800c3dc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c3e0:	6926      	ldr	r6, [r4, #16]
 800c3e2:	60c5      	str	r5, [r0, #12]
 800c3e4:	f104 0914 	add.w	r9, r4, #20
 800c3e8:	f108 0514 	add.w	r5, r8, #20
 800c3ec:	f100 0e14 	add.w	lr, r0, #20
 800c3f0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c3f4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c3f8:	f108 0210 	add.w	r2, r8, #16
 800c3fc:	46f2      	mov	sl, lr
 800c3fe:	2100      	movs	r1, #0
 800c400:	f859 3b04 	ldr.w	r3, [r9], #4
 800c404:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c408:	fa1f f883 	uxth.w	r8, r3
 800c40c:	fa11 f18b 	uxtah	r1, r1, fp
 800c410:	0c1b      	lsrs	r3, r3, #16
 800c412:	eba1 0808 	sub.w	r8, r1, r8
 800c416:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c41a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c41e:	fa1f f888 	uxth.w	r8, r8
 800c422:	1419      	asrs	r1, r3, #16
 800c424:	454e      	cmp	r6, r9
 800c426:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c42a:	f84a 3b04 	str.w	r3, [sl], #4
 800c42e:	d8e7      	bhi.n	800c400 <__mdiff+0x80>
 800c430:	1b33      	subs	r3, r6, r4
 800c432:	3b15      	subs	r3, #21
 800c434:	f023 0303 	bic.w	r3, r3, #3
 800c438:	3304      	adds	r3, #4
 800c43a:	3415      	adds	r4, #21
 800c43c:	42a6      	cmp	r6, r4
 800c43e:	bf38      	it	cc
 800c440:	2304      	movcc	r3, #4
 800c442:	441d      	add	r5, r3
 800c444:	4473      	add	r3, lr
 800c446:	469e      	mov	lr, r3
 800c448:	462e      	mov	r6, r5
 800c44a:	4566      	cmp	r6, ip
 800c44c:	d30e      	bcc.n	800c46c <__mdiff+0xec>
 800c44e:	f10c 0203 	add.w	r2, ip, #3
 800c452:	1b52      	subs	r2, r2, r5
 800c454:	f022 0203 	bic.w	r2, r2, #3
 800c458:	3d03      	subs	r5, #3
 800c45a:	45ac      	cmp	ip, r5
 800c45c:	bf38      	it	cc
 800c45e:	2200      	movcc	r2, #0
 800c460:	441a      	add	r2, r3
 800c462:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c466:	b17b      	cbz	r3, 800c488 <__mdiff+0x108>
 800c468:	6107      	str	r7, [r0, #16]
 800c46a:	e7a3      	b.n	800c3b4 <__mdiff+0x34>
 800c46c:	f856 8b04 	ldr.w	r8, [r6], #4
 800c470:	fa11 f288 	uxtah	r2, r1, r8
 800c474:	1414      	asrs	r4, r2, #16
 800c476:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c47a:	b292      	uxth	r2, r2
 800c47c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c480:	f84e 2b04 	str.w	r2, [lr], #4
 800c484:	1421      	asrs	r1, r4, #16
 800c486:	e7e0      	b.n	800c44a <__mdiff+0xca>
 800c488:	3f01      	subs	r7, #1
 800c48a:	e7ea      	b.n	800c462 <__mdiff+0xe2>
 800c48c:	0800e834 	.word	0x0800e834
 800c490:	0800e8a8 	.word	0x0800e8a8

0800c494 <__d2b>:
 800c494:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c498:	4689      	mov	r9, r1
 800c49a:	2101      	movs	r1, #1
 800c49c:	ec57 6b10 	vmov	r6, r7, d0
 800c4a0:	4690      	mov	r8, r2
 800c4a2:	f7ff fccf 	bl	800be44 <_Balloc>
 800c4a6:	4604      	mov	r4, r0
 800c4a8:	b930      	cbnz	r0, 800c4b8 <__d2b+0x24>
 800c4aa:	4602      	mov	r2, r0
 800c4ac:	4b25      	ldr	r3, [pc, #148]	; (800c544 <__d2b+0xb0>)
 800c4ae:	4826      	ldr	r0, [pc, #152]	; (800c548 <__d2b+0xb4>)
 800c4b0:	f240 310a 	movw	r1, #778	; 0x30a
 800c4b4:	f000 fd70 	bl	800cf98 <__assert_func>
 800c4b8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c4bc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c4c0:	bb35      	cbnz	r5, 800c510 <__d2b+0x7c>
 800c4c2:	2e00      	cmp	r6, #0
 800c4c4:	9301      	str	r3, [sp, #4]
 800c4c6:	d028      	beq.n	800c51a <__d2b+0x86>
 800c4c8:	4668      	mov	r0, sp
 800c4ca:	9600      	str	r6, [sp, #0]
 800c4cc:	f7ff fd82 	bl	800bfd4 <__lo0bits>
 800c4d0:	9900      	ldr	r1, [sp, #0]
 800c4d2:	b300      	cbz	r0, 800c516 <__d2b+0x82>
 800c4d4:	9a01      	ldr	r2, [sp, #4]
 800c4d6:	f1c0 0320 	rsb	r3, r0, #32
 800c4da:	fa02 f303 	lsl.w	r3, r2, r3
 800c4de:	430b      	orrs	r3, r1
 800c4e0:	40c2      	lsrs	r2, r0
 800c4e2:	6163      	str	r3, [r4, #20]
 800c4e4:	9201      	str	r2, [sp, #4]
 800c4e6:	9b01      	ldr	r3, [sp, #4]
 800c4e8:	61a3      	str	r3, [r4, #24]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	bf14      	ite	ne
 800c4ee:	2202      	movne	r2, #2
 800c4f0:	2201      	moveq	r2, #1
 800c4f2:	6122      	str	r2, [r4, #16]
 800c4f4:	b1d5      	cbz	r5, 800c52c <__d2b+0x98>
 800c4f6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c4fa:	4405      	add	r5, r0
 800c4fc:	f8c9 5000 	str.w	r5, [r9]
 800c500:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c504:	f8c8 0000 	str.w	r0, [r8]
 800c508:	4620      	mov	r0, r4
 800c50a:	b003      	add	sp, #12
 800c50c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c510:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c514:	e7d5      	b.n	800c4c2 <__d2b+0x2e>
 800c516:	6161      	str	r1, [r4, #20]
 800c518:	e7e5      	b.n	800c4e6 <__d2b+0x52>
 800c51a:	a801      	add	r0, sp, #4
 800c51c:	f7ff fd5a 	bl	800bfd4 <__lo0bits>
 800c520:	9b01      	ldr	r3, [sp, #4]
 800c522:	6163      	str	r3, [r4, #20]
 800c524:	2201      	movs	r2, #1
 800c526:	6122      	str	r2, [r4, #16]
 800c528:	3020      	adds	r0, #32
 800c52a:	e7e3      	b.n	800c4f4 <__d2b+0x60>
 800c52c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c530:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c534:	f8c9 0000 	str.w	r0, [r9]
 800c538:	6918      	ldr	r0, [r3, #16]
 800c53a:	f7ff fd2b 	bl	800bf94 <__hi0bits>
 800c53e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c542:	e7df      	b.n	800c504 <__d2b+0x70>
 800c544:	0800e834 	.word	0x0800e834
 800c548:	0800e8a8 	.word	0x0800e8a8

0800c54c <_mprec_log10>:
 800c54c:	2817      	cmp	r0, #23
 800c54e:	b5d0      	push	{r4, r6, r7, lr}
 800c550:	4604      	mov	r4, r0
 800c552:	dc07      	bgt.n	800c564 <_mprec_log10+0x18>
 800c554:	4809      	ldr	r0, [pc, #36]	; (800c57c <_mprec_log10+0x30>)
 800c556:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
 800c55a:	e9d4 0100 	ldrd	r0, r1, [r4]
 800c55e:	ec41 0b10 	vmov	d0, r0, r1
 800c562:	bdd0      	pop	{r4, r6, r7, pc}
 800c564:	4906      	ldr	r1, [pc, #24]	; (800c580 <_mprec_log10+0x34>)
 800c566:	4f07      	ldr	r7, [pc, #28]	; (800c584 <_mprec_log10+0x38>)
 800c568:	2000      	movs	r0, #0
 800c56a:	2600      	movs	r6, #0
 800c56c:	4632      	mov	r2, r6
 800c56e:	463b      	mov	r3, r7
 800c570:	f7f4 f842 	bl	80005f8 <__aeabi_dmul>
 800c574:	3c01      	subs	r4, #1
 800c576:	d1f9      	bne.n	800c56c <_mprec_log10+0x20>
 800c578:	e7f1      	b.n	800c55e <_mprec_log10+0x12>
 800c57a:	bf00      	nop
 800c57c:	0800e930 	.word	0x0800e930
 800c580:	3ff00000 	.word	0x3ff00000
 800c584:	40240000 	.word	0x40240000

0800c588 <_calloc_r>:
 800c588:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c58a:	fba1 2402 	umull	r2, r4, r1, r2
 800c58e:	b94c      	cbnz	r4, 800c5a4 <_calloc_r+0x1c>
 800c590:	4611      	mov	r1, r2
 800c592:	9201      	str	r2, [sp, #4]
 800c594:	f000 f87a 	bl	800c68c <_malloc_r>
 800c598:	9a01      	ldr	r2, [sp, #4]
 800c59a:	4605      	mov	r5, r0
 800c59c:	b930      	cbnz	r0, 800c5ac <_calloc_r+0x24>
 800c59e:	4628      	mov	r0, r5
 800c5a0:	b003      	add	sp, #12
 800c5a2:	bd30      	pop	{r4, r5, pc}
 800c5a4:	220c      	movs	r2, #12
 800c5a6:	6002      	str	r2, [r0, #0]
 800c5a8:	2500      	movs	r5, #0
 800c5aa:	e7f8      	b.n	800c59e <_calloc_r+0x16>
 800c5ac:	4621      	mov	r1, r4
 800c5ae:	f7fd fe1d 	bl	800a1ec <memset>
 800c5b2:	e7f4      	b.n	800c59e <_calloc_r+0x16>

0800c5b4 <_free_r>:
 800c5b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c5b6:	2900      	cmp	r1, #0
 800c5b8:	d044      	beq.n	800c644 <_free_r+0x90>
 800c5ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c5be:	9001      	str	r0, [sp, #4]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	f1a1 0404 	sub.w	r4, r1, #4
 800c5c6:	bfb8      	it	lt
 800c5c8:	18e4      	addlt	r4, r4, r3
 800c5ca:	f000 fe8b 	bl	800d2e4 <__malloc_lock>
 800c5ce:	4a1e      	ldr	r2, [pc, #120]	; (800c648 <_free_r+0x94>)
 800c5d0:	9801      	ldr	r0, [sp, #4]
 800c5d2:	6813      	ldr	r3, [r2, #0]
 800c5d4:	b933      	cbnz	r3, 800c5e4 <_free_r+0x30>
 800c5d6:	6063      	str	r3, [r4, #4]
 800c5d8:	6014      	str	r4, [r2, #0]
 800c5da:	b003      	add	sp, #12
 800c5dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c5e0:	f000 be86 	b.w	800d2f0 <__malloc_unlock>
 800c5e4:	42a3      	cmp	r3, r4
 800c5e6:	d908      	bls.n	800c5fa <_free_r+0x46>
 800c5e8:	6825      	ldr	r5, [r4, #0]
 800c5ea:	1961      	adds	r1, r4, r5
 800c5ec:	428b      	cmp	r3, r1
 800c5ee:	bf01      	itttt	eq
 800c5f0:	6819      	ldreq	r1, [r3, #0]
 800c5f2:	685b      	ldreq	r3, [r3, #4]
 800c5f4:	1949      	addeq	r1, r1, r5
 800c5f6:	6021      	streq	r1, [r4, #0]
 800c5f8:	e7ed      	b.n	800c5d6 <_free_r+0x22>
 800c5fa:	461a      	mov	r2, r3
 800c5fc:	685b      	ldr	r3, [r3, #4]
 800c5fe:	b10b      	cbz	r3, 800c604 <_free_r+0x50>
 800c600:	42a3      	cmp	r3, r4
 800c602:	d9fa      	bls.n	800c5fa <_free_r+0x46>
 800c604:	6811      	ldr	r1, [r2, #0]
 800c606:	1855      	adds	r5, r2, r1
 800c608:	42a5      	cmp	r5, r4
 800c60a:	d10b      	bne.n	800c624 <_free_r+0x70>
 800c60c:	6824      	ldr	r4, [r4, #0]
 800c60e:	4421      	add	r1, r4
 800c610:	1854      	adds	r4, r2, r1
 800c612:	42a3      	cmp	r3, r4
 800c614:	6011      	str	r1, [r2, #0]
 800c616:	d1e0      	bne.n	800c5da <_free_r+0x26>
 800c618:	681c      	ldr	r4, [r3, #0]
 800c61a:	685b      	ldr	r3, [r3, #4]
 800c61c:	6053      	str	r3, [r2, #4]
 800c61e:	4421      	add	r1, r4
 800c620:	6011      	str	r1, [r2, #0]
 800c622:	e7da      	b.n	800c5da <_free_r+0x26>
 800c624:	d902      	bls.n	800c62c <_free_r+0x78>
 800c626:	230c      	movs	r3, #12
 800c628:	6003      	str	r3, [r0, #0]
 800c62a:	e7d6      	b.n	800c5da <_free_r+0x26>
 800c62c:	6825      	ldr	r5, [r4, #0]
 800c62e:	1961      	adds	r1, r4, r5
 800c630:	428b      	cmp	r3, r1
 800c632:	bf04      	itt	eq
 800c634:	6819      	ldreq	r1, [r3, #0]
 800c636:	685b      	ldreq	r3, [r3, #4]
 800c638:	6063      	str	r3, [r4, #4]
 800c63a:	bf04      	itt	eq
 800c63c:	1949      	addeq	r1, r1, r5
 800c63e:	6021      	streq	r1, [r4, #0]
 800c640:	6054      	str	r4, [r2, #4]
 800c642:	e7ca      	b.n	800c5da <_free_r+0x26>
 800c644:	b003      	add	sp, #12
 800c646:	bd30      	pop	{r4, r5, pc}
 800c648:	2000550c 	.word	0x2000550c

0800c64c <sbrk_aligned>:
 800c64c:	b570      	push	{r4, r5, r6, lr}
 800c64e:	4e0e      	ldr	r6, [pc, #56]	; (800c688 <sbrk_aligned+0x3c>)
 800c650:	460c      	mov	r4, r1
 800c652:	6831      	ldr	r1, [r6, #0]
 800c654:	4605      	mov	r5, r0
 800c656:	b911      	cbnz	r1, 800c65e <sbrk_aligned+0x12>
 800c658:	f000 fb70 	bl	800cd3c <_sbrk_r>
 800c65c:	6030      	str	r0, [r6, #0]
 800c65e:	4621      	mov	r1, r4
 800c660:	4628      	mov	r0, r5
 800c662:	f000 fb6b 	bl	800cd3c <_sbrk_r>
 800c666:	1c43      	adds	r3, r0, #1
 800c668:	d00a      	beq.n	800c680 <sbrk_aligned+0x34>
 800c66a:	1cc4      	adds	r4, r0, #3
 800c66c:	f024 0403 	bic.w	r4, r4, #3
 800c670:	42a0      	cmp	r0, r4
 800c672:	d007      	beq.n	800c684 <sbrk_aligned+0x38>
 800c674:	1a21      	subs	r1, r4, r0
 800c676:	4628      	mov	r0, r5
 800c678:	f000 fb60 	bl	800cd3c <_sbrk_r>
 800c67c:	3001      	adds	r0, #1
 800c67e:	d101      	bne.n	800c684 <sbrk_aligned+0x38>
 800c680:	f04f 34ff 	mov.w	r4, #4294967295
 800c684:	4620      	mov	r0, r4
 800c686:	bd70      	pop	{r4, r5, r6, pc}
 800c688:	20005510 	.word	0x20005510

0800c68c <_malloc_r>:
 800c68c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c690:	1ccd      	adds	r5, r1, #3
 800c692:	f025 0503 	bic.w	r5, r5, #3
 800c696:	3508      	adds	r5, #8
 800c698:	2d0c      	cmp	r5, #12
 800c69a:	bf38      	it	cc
 800c69c:	250c      	movcc	r5, #12
 800c69e:	2d00      	cmp	r5, #0
 800c6a0:	4607      	mov	r7, r0
 800c6a2:	db01      	blt.n	800c6a8 <_malloc_r+0x1c>
 800c6a4:	42a9      	cmp	r1, r5
 800c6a6:	d905      	bls.n	800c6b4 <_malloc_r+0x28>
 800c6a8:	230c      	movs	r3, #12
 800c6aa:	603b      	str	r3, [r7, #0]
 800c6ac:	2600      	movs	r6, #0
 800c6ae:	4630      	mov	r0, r6
 800c6b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6b4:	4e2e      	ldr	r6, [pc, #184]	; (800c770 <_malloc_r+0xe4>)
 800c6b6:	f000 fe15 	bl	800d2e4 <__malloc_lock>
 800c6ba:	6833      	ldr	r3, [r6, #0]
 800c6bc:	461c      	mov	r4, r3
 800c6be:	bb34      	cbnz	r4, 800c70e <_malloc_r+0x82>
 800c6c0:	4629      	mov	r1, r5
 800c6c2:	4638      	mov	r0, r7
 800c6c4:	f7ff ffc2 	bl	800c64c <sbrk_aligned>
 800c6c8:	1c43      	adds	r3, r0, #1
 800c6ca:	4604      	mov	r4, r0
 800c6cc:	d14d      	bne.n	800c76a <_malloc_r+0xde>
 800c6ce:	6834      	ldr	r4, [r6, #0]
 800c6d0:	4626      	mov	r6, r4
 800c6d2:	2e00      	cmp	r6, #0
 800c6d4:	d140      	bne.n	800c758 <_malloc_r+0xcc>
 800c6d6:	6823      	ldr	r3, [r4, #0]
 800c6d8:	4631      	mov	r1, r6
 800c6da:	4638      	mov	r0, r7
 800c6dc:	eb04 0803 	add.w	r8, r4, r3
 800c6e0:	f000 fb2c 	bl	800cd3c <_sbrk_r>
 800c6e4:	4580      	cmp	r8, r0
 800c6e6:	d13a      	bne.n	800c75e <_malloc_r+0xd2>
 800c6e8:	6821      	ldr	r1, [r4, #0]
 800c6ea:	3503      	adds	r5, #3
 800c6ec:	1a6d      	subs	r5, r5, r1
 800c6ee:	f025 0503 	bic.w	r5, r5, #3
 800c6f2:	3508      	adds	r5, #8
 800c6f4:	2d0c      	cmp	r5, #12
 800c6f6:	bf38      	it	cc
 800c6f8:	250c      	movcc	r5, #12
 800c6fa:	4629      	mov	r1, r5
 800c6fc:	4638      	mov	r0, r7
 800c6fe:	f7ff ffa5 	bl	800c64c <sbrk_aligned>
 800c702:	3001      	adds	r0, #1
 800c704:	d02b      	beq.n	800c75e <_malloc_r+0xd2>
 800c706:	6823      	ldr	r3, [r4, #0]
 800c708:	442b      	add	r3, r5
 800c70a:	6023      	str	r3, [r4, #0]
 800c70c:	e00e      	b.n	800c72c <_malloc_r+0xa0>
 800c70e:	6822      	ldr	r2, [r4, #0]
 800c710:	1b52      	subs	r2, r2, r5
 800c712:	d41e      	bmi.n	800c752 <_malloc_r+0xc6>
 800c714:	2a0b      	cmp	r2, #11
 800c716:	d916      	bls.n	800c746 <_malloc_r+0xba>
 800c718:	1961      	adds	r1, r4, r5
 800c71a:	42a3      	cmp	r3, r4
 800c71c:	6025      	str	r5, [r4, #0]
 800c71e:	bf18      	it	ne
 800c720:	6059      	strne	r1, [r3, #4]
 800c722:	6863      	ldr	r3, [r4, #4]
 800c724:	bf08      	it	eq
 800c726:	6031      	streq	r1, [r6, #0]
 800c728:	5162      	str	r2, [r4, r5]
 800c72a:	604b      	str	r3, [r1, #4]
 800c72c:	4638      	mov	r0, r7
 800c72e:	f104 060b 	add.w	r6, r4, #11
 800c732:	f000 fddd 	bl	800d2f0 <__malloc_unlock>
 800c736:	f026 0607 	bic.w	r6, r6, #7
 800c73a:	1d23      	adds	r3, r4, #4
 800c73c:	1af2      	subs	r2, r6, r3
 800c73e:	d0b6      	beq.n	800c6ae <_malloc_r+0x22>
 800c740:	1b9b      	subs	r3, r3, r6
 800c742:	50a3      	str	r3, [r4, r2]
 800c744:	e7b3      	b.n	800c6ae <_malloc_r+0x22>
 800c746:	6862      	ldr	r2, [r4, #4]
 800c748:	42a3      	cmp	r3, r4
 800c74a:	bf0c      	ite	eq
 800c74c:	6032      	streq	r2, [r6, #0]
 800c74e:	605a      	strne	r2, [r3, #4]
 800c750:	e7ec      	b.n	800c72c <_malloc_r+0xa0>
 800c752:	4623      	mov	r3, r4
 800c754:	6864      	ldr	r4, [r4, #4]
 800c756:	e7b2      	b.n	800c6be <_malloc_r+0x32>
 800c758:	4634      	mov	r4, r6
 800c75a:	6876      	ldr	r6, [r6, #4]
 800c75c:	e7b9      	b.n	800c6d2 <_malloc_r+0x46>
 800c75e:	230c      	movs	r3, #12
 800c760:	603b      	str	r3, [r7, #0]
 800c762:	4638      	mov	r0, r7
 800c764:	f000 fdc4 	bl	800d2f0 <__malloc_unlock>
 800c768:	e7a1      	b.n	800c6ae <_malloc_r+0x22>
 800c76a:	6025      	str	r5, [r4, #0]
 800c76c:	e7de      	b.n	800c72c <_malloc_r+0xa0>
 800c76e:	bf00      	nop
 800c770:	2000550c 	.word	0x2000550c

0800c774 <_realloc_r>:
 800c774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c778:	4680      	mov	r8, r0
 800c77a:	4614      	mov	r4, r2
 800c77c:	460e      	mov	r6, r1
 800c77e:	b921      	cbnz	r1, 800c78a <_realloc_r+0x16>
 800c780:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c784:	4611      	mov	r1, r2
 800c786:	f7ff bf81 	b.w	800c68c <_malloc_r>
 800c78a:	b92a      	cbnz	r2, 800c798 <_realloc_r+0x24>
 800c78c:	f7ff ff12 	bl	800c5b4 <_free_r>
 800c790:	4625      	mov	r5, r4
 800c792:	4628      	mov	r0, r5
 800c794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c798:	f000 fdb0 	bl	800d2fc <_malloc_usable_size_r>
 800c79c:	4284      	cmp	r4, r0
 800c79e:	4607      	mov	r7, r0
 800c7a0:	d802      	bhi.n	800c7a8 <_realloc_r+0x34>
 800c7a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c7a6:	d812      	bhi.n	800c7ce <_realloc_r+0x5a>
 800c7a8:	4621      	mov	r1, r4
 800c7aa:	4640      	mov	r0, r8
 800c7ac:	f7ff ff6e 	bl	800c68c <_malloc_r>
 800c7b0:	4605      	mov	r5, r0
 800c7b2:	2800      	cmp	r0, #0
 800c7b4:	d0ed      	beq.n	800c792 <_realloc_r+0x1e>
 800c7b6:	42bc      	cmp	r4, r7
 800c7b8:	4622      	mov	r2, r4
 800c7ba:	4631      	mov	r1, r6
 800c7bc:	bf28      	it	cs
 800c7be:	463a      	movcs	r2, r7
 800c7c0:	f7fd fd06 	bl	800a1d0 <memcpy>
 800c7c4:	4631      	mov	r1, r6
 800c7c6:	4640      	mov	r0, r8
 800c7c8:	f7ff fef4 	bl	800c5b4 <_free_r>
 800c7cc:	e7e1      	b.n	800c792 <_realloc_r+0x1e>
 800c7ce:	4635      	mov	r5, r6
 800c7d0:	e7df      	b.n	800c792 <_realloc_r+0x1e>

0800c7d2 <__ssputs_r>:
 800c7d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c7d6:	688e      	ldr	r6, [r1, #8]
 800c7d8:	429e      	cmp	r6, r3
 800c7da:	4682      	mov	sl, r0
 800c7dc:	460c      	mov	r4, r1
 800c7de:	4690      	mov	r8, r2
 800c7e0:	461f      	mov	r7, r3
 800c7e2:	d838      	bhi.n	800c856 <__ssputs_r+0x84>
 800c7e4:	898a      	ldrh	r2, [r1, #12]
 800c7e6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c7ea:	d032      	beq.n	800c852 <__ssputs_r+0x80>
 800c7ec:	6825      	ldr	r5, [r4, #0]
 800c7ee:	6909      	ldr	r1, [r1, #16]
 800c7f0:	eba5 0901 	sub.w	r9, r5, r1
 800c7f4:	6965      	ldr	r5, [r4, #20]
 800c7f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c7fa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c7fe:	3301      	adds	r3, #1
 800c800:	444b      	add	r3, r9
 800c802:	106d      	asrs	r5, r5, #1
 800c804:	429d      	cmp	r5, r3
 800c806:	bf38      	it	cc
 800c808:	461d      	movcc	r5, r3
 800c80a:	0553      	lsls	r3, r2, #21
 800c80c:	d531      	bpl.n	800c872 <__ssputs_r+0xa0>
 800c80e:	4629      	mov	r1, r5
 800c810:	f7ff ff3c 	bl	800c68c <_malloc_r>
 800c814:	4606      	mov	r6, r0
 800c816:	b950      	cbnz	r0, 800c82e <__ssputs_r+0x5c>
 800c818:	230c      	movs	r3, #12
 800c81a:	f8ca 3000 	str.w	r3, [sl]
 800c81e:	89a3      	ldrh	r3, [r4, #12]
 800c820:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c824:	81a3      	strh	r3, [r4, #12]
 800c826:	f04f 30ff 	mov.w	r0, #4294967295
 800c82a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c82e:	6921      	ldr	r1, [r4, #16]
 800c830:	464a      	mov	r2, r9
 800c832:	f7fd fccd 	bl	800a1d0 <memcpy>
 800c836:	89a3      	ldrh	r3, [r4, #12]
 800c838:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c83c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c840:	81a3      	strh	r3, [r4, #12]
 800c842:	6126      	str	r6, [r4, #16]
 800c844:	6165      	str	r5, [r4, #20]
 800c846:	444e      	add	r6, r9
 800c848:	eba5 0509 	sub.w	r5, r5, r9
 800c84c:	6026      	str	r6, [r4, #0]
 800c84e:	60a5      	str	r5, [r4, #8]
 800c850:	463e      	mov	r6, r7
 800c852:	42be      	cmp	r6, r7
 800c854:	d900      	bls.n	800c858 <__ssputs_r+0x86>
 800c856:	463e      	mov	r6, r7
 800c858:	6820      	ldr	r0, [r4, #0]
 800c85a:	4632      	mov	r2, r6
 800c85c:	4641      	mov	r1, r8
 800c85e:	f000 fd27 	bl	800d2b0 <memmove>
 800c862:	68a3      	ldr	r3, [r4, #8]
 800c864:	1b9b      	subs	r3, r3, r6
 800c866:	60a3      	str	r3, [r4, #8]
 800c868:	6823      	ldr	r3, [r4, #0]
 800c86a:	4433      	add	r3, r6
 800c86c:	6023      	str	r3, [r4, #0]
 800c86e:	2000      	movs	r0, #0
 800c870:	e7db      	b.n	800c82a <__ssputs_r+0x58>
 800c872:	462a      	mov	r2, r5
 800c874:	f7ff ff7e 	bl	800c774 <_realloc_r>
 800c878:	4606      	mov	r6, r0
 800c87a:	2800      	cmp	r0, #0
 800c87c:	d1e1      	bne.n	800c842 <__ssputs_r+0x70>
 800c87e:	6921      	ldr	r1, [r4, #16]
 800c880:	4650      	mov	r0, sl
 800c882:	f7ff fe97 	bl	800c5b4 <_free_r>
 800c886:	e7c7      	b.n	800c818 <__ssputs_r+0x46>

0800c888 <_svfiprintf_r>:
 800c888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c88c:	4698      	mov	r8, r3
 800c88e:	898b      	ldrh	r3, [r1, #12]
 800c890:	061b      	lsls	r3, r3, #24
 800c892:	b09d      	sub	sp, #116	; 0x74
 800c894:	4607      	mov	r7, r0
 800c896:	460d      	mov	r5, r1
 800c898:	4614      	mov	r4, r2
 800c89a:	d50e      	bpl.n	800c8ba <_svfiprintf_r+0x32>
 800c89c:	690b      	ldr	r3, [r1, #16]
 800c89e:	b963      	cbnz	r3, 800c8ba <_svfiprintf_r+0x32>
 800c8a0:	2140      	movs	r1, #64	; 0x40
 800c8a2:	f7ff fef3 	bl	800c68c <_malloc_r>
 800c8a6:	6028      	str	r0, [r5, #0]
 800c8a8:	6128      	str	r0, [r5, #16]
 800c8aa:	b920      	cbnz	r0, 800c8b6 <_svfiprintf_r+0x2e>
 800c8ac:	230c      	movs	r3, #12
 800c8ae:	603b      	str	r3, [r7, #0]
 800c8b0:	f04f 30ff 	mov.w	r0, #4294967295
 800c8b4:	e0d1      	b.n	800ca5a <_svfiprintf_r+0x1d2>
 800c8b6:	2340      	movs	r3, #64	; 0x40
 800c8b8:	616b      	str	r3, [r5, #20]
 800c8ba:	2300      	movs	r3, #0
 800c8bc:	9309      	str	r3, [sp, #36]	; 0x24
 800c8be:	2320      	movs	r3, #32
 800c8c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c8c4:	f8cd 800c 	str.w	r8, [sp, #12]
 800c8c8:	2330      	movs	r3, #48	; 0x30
 800c8ca:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ca74 <_svfiprintf_r+0x1ec>
 800c8ce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c8d2:	f04f 0901 	mov.w	r9, #1
 800c8d6:	4623      	mov	r3, r4
 800c8d8:	469a      	mov	sl, r3
 800c8da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c8de:	b10a      	cbz	r2, 800c8e4 <_svfiprintf_r+0x5c>
 800c8e0:	2a25      	cmp	r2, #37	; 0x25
 800c8e2:	d1f9      	bne.n	800c8d8 <_svfiprintf_r+0x50>
 800c8e4:	ebba 0b04 	subs.w	fp, sl, r4
 800c8e8:	d00b      	beq.n	800c902 <_svfiprintf_r+0x7a>
 800c8ea:	465b      	mov	r3, fp
 800c8ec:	4622      	mov	r2, r4
 800c8ee:	4629      	mov	r1, r5
 800c8f0:	4638      	mov	r0, r7
 800c8f2:	f7ff ff6e 	bl	800c7d2 <__ssputs_r>
 800c8f6:	3001      	adds	r0, #1
 800c8f8:	f000 80aa 	beq.w	800ca50 <_svfiprintf_r+0x1c8>
 800c8fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c8fe:	445a      	add	r2, fp
 800c900:	9209      	str	r2, [sp, #36]	; 0x24
 800c902:	f89a 3000 	ldrb.w	r3, [sl]
 800c906:	2b00      	cmp	r3, #0
 800c908:	f000 80a2 	beq.w	800ca50 <_svfiprintf_r+0x1c8>
 800c90c:	2300      	movs	r3, #0
 800c90e:	f04f 32ff 	mov.w	r2, #4294967295
 800c912:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c916:	f10a 0a01 	add.w	sl, sl, #1
 800c91a:	9304      	str	r3, [sp, #16]
 800c91c:	9307      	str	r3, [sp, #28]
 800c91e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c922:	931a      	str	r3, [sp, #104]	; 0x68
 800c924:	4654      	mov	r4, sl
 800c926:	2205      	movs	r2, #5
 800c928:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c92c:	4851      	ldr	r0, [pc, #324]	; (800ca74 <_svfiprintf_r+0x1ec>)
 800c92e:	f7f3 fc57 	bl	80001e0 <memchr>
 800c932:	9a04      	ldr	r2, [sp, #16]
 800c934:	b9d8      	cbnz	r0, 800c96e <_svfiprintf_r+0xe6>
 800c936:	06d0      	lsls	r0, r2, #27
 800c938:	bf44      	itt	mi
 800c93a:	2320      	movmi	r3, #32
 800c93c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c940:	0711      	lsls	r1, r2, #28
 800c942:	bf44      	itt	mi
 800c944:	232b      	movmi	r3, #43	; 0x2b
 800c946:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c94a:	f89a 3000 	ldrb.w	r3, [sl]
 800c94e:	2b2a      	cmp	r3, #42	; 0x2a
 800c950:	d015      	beq.n	800c97e <_svfiprintf_r+0xf6>
 800c952:	9a07      	ldr	r2, [sp, #28]
 800c954:	4654      	mov	r4, sl
 800c956:	2000      	movs	r0, #0
 800c958:	f04f 0c0a 	mov.w	ip, #10
 800c95c:	4621      	mov	r1, r4
 800c95e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c962:	3b30      	subs	r3, #48	; 0x30
 800c964:	2b09      	cmp	r3, #9
 800c966:	d94e      	bls.n	800ca06 <_svfiprintf_r+0x17e>
 800c968:	b1b0      	cbz	r0, 800c998 <_svfiprintf_r+0x110>
 800c96a:	9207      	str	r2, [sp, #28]
 800c96c:	e014      	b.n	800c998 <_svfiprintf_r+0x110>
 800c96e:	eba0 0308 	sub.w	r3, r0, r8
 800c972:	fa09 f303 	lsl.w	r3, r9, r3
 800c976:	4313      	orrs	r3, r2
 800c978:	9304      	str	r3, [sp, #16]
 800c97a:	46a2      	mov	sl, r4
 800c97c:	e7d2      	b.n	800c924 <_svfiprintf_r+0x9c>
 800c97e:	9b03      	ldr	r3, [sp, #12]
 800c980:	1d19      	adds	r1, r3, #4
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	9103      	str	r1, [sp, #12]
 800c986:	2b00      	cmp	r3, #0
 800c988:	bfbb      	ittet	lt
 800c98a:	425b      	neglt	r3, r3
 800c98c:	f042 0202 	orrlt.w	r2, r2, #2
 800c990:	9307      	strge	r3, [sp, #28]
 800c992:	9307      	strlt	r3, [sp, #28]
 800c994:	bfb8      	it	lt
 800c996:	9204      	strlt	r2, [sp, #16]
 800c998:	7823      	ldrb	r3, [r4, #0]
 800c99a:	2b2e      	cmp	r3, #46	; 0x2e
 800c99c:	d10c      	bne.n	800c9b8 <_svfiprintf_r+0x130>
 800c99e:	7863      	ldrb	r3, [r4, #1]
 800c9a0:	2b2a      	cmp	r3, #42	; 0x2a
 800c9a2:	d135      	bne.n	800ca10 <_svfiprintf_r+0x188>
 800c9a4:	9b03      	ldr	r3, [sp, #12]
 800c9a6:	1d1a      	adds	r2, r3, #4
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	9203      	str	r2, [sp, #12]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	bfb8      	it	lt
 800c9b0:	f04f 33ff 	movlt.w	r3, #4294967295
 800c9b4:	3402      	adds	r4, #2
 800c9b6:	9305      	str	r3, [sp, #20]
 800c9b8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ca84 <_svfiprintf_r+0x1fc>
 800c9bc:	7821      	ldrb	r1, [r4, #0]
 800c9be:	2203      	movs	r2, #3
 800c9c0:	4650      	mov	r0, sl
 800c9c2:	f7f3 fc0d 	bl	80001e0 <memchr>
 800c9c6:	b140      	cbz	r0, 800c9da <_svfiprintf_r+0x152>
 800c9c8:	2340      	movs	r3, #64	; 0x40
 800c9ca:	eba0 000a 	sub.w	r0, r0, sl
 800c9ce:	fa03 f000 	lsl.w	r0, r3, r0
 800c9d2:	9b04      	ldr	r3, [sp, #16]
 800c9d4:	4303      	orrs	r3, r0
 800c9d6:	3401      	adds	r4, #1
 800c9d8:	9304      	str	r3, [sp, #16]
 800c9da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9de:	4826      	ldr	r0, [pc, #152]	; (800ca78 <_svfiprintf_r+0x1f0>)
 800c9e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c9e4:	2206      	movs	r2, #6
 800c9e6:	f7f3 fbfb 	bl	80001e0 <memchr>
 800c9ea:	2800      	cmp	r0, #0
 800c9ec:	d038      	beq.n	800ca60 <_svfiprintf_r+0x1d8>
 800c9ee:	4b23      	ldr	r3, [pc, #140]	; (800ca7c <_svfiprintf_r+0x1f4>)
 800c9f0:	bb1b      	cbnz	r3, 800ca3a <_svfiprintf_r+0x1b2>
 800c9f2:	9b03      	ldr	r3, [sp, #12]
 800c9f4:	3307      	adds	r3, #7
 800c9f6:	f023 0307 	bic.w	r3, r3, #7
 800c9fa:	3308      	adds	r3, #8
 800c9fc:	9303      	str	r3, [sp, #12]
 800c9fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca00:	4433      	add	r3, r6
 800ca02:	9309      	str	r3, [sp, #36]	; 0x24
 800ca04:	e767      	b.n	800c8d6 <_svfiprintf_r+0x4e>
 800ca06:	fb0c 3202 	mla	r2, ip, r2, r3
 800ca0a:	460c      	mov	r4, r1
 800ca0c:	2001      	movs	r0, #1
 800ca0e:	e7a5      	b.n	800c95c <_svfiprintf_r+0xd4>
 800ca10:	2300      	movs	r3, #0
 800ca12:	3401      	adds	r4, #1
 800ca14:	9305      	str	r3, [sp, #20]
 800ca16:	4619      	mov	r1, r3
 800ca18:	f04f 0c0a 	mov.w	ip, #10
 800ca1c:	4620      	mov	r0, r4
 800ca1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca22:	3a30      	subs	r2, #48	; 0x30
 800ca24:	2a09      	cmp	r2, #9
 800ca26:	d903      	bls.n	800ca30 <_svfiprintf_r+0x1a8>
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d0c5      	beq.n	800c9b8 <_svfiprintf_r+0x130>
 800ca2c:	9105      	str	r1, [sp, #20]
 800ca2e:	e7c3      	b.n	800c9b8 <_svfiprintf_r+0x130>
 800ca30:	fb0c 2101 	mla	r1, ip, r1, r2
 800ca34:	4604      	mov	r4, r0
 800ca36:	2301      	movs	r3, #1
 800ca38:	e7f0      	b.n	800ca1c <_svfiprintf_r+0x194>
 800ca3a:	ab03      	add	r3, sp, #12
 800ca3c:	9300      	str	r3, [sp, #0]
 800ca3e:	462a      	mov	r2, r5
 800ca40:	4b0f      	ldr	r3, [pc, #60]	; (800ca80 <_svfiprintf_r+0x1f8>)
 800ca42:	a904      	add	r1, sp, #16
 800ca44:	4638      	mov	r0, r7
 800ca46:	f7fd fc79 	bl	800a33c <_printf_float>
 800ca4a:	1c42      	adds	r2, r0, #1
 800ca4c:	4606      	mov	r6, r0
 800ca4e:	d1d6      	bne.n	800c9fe <_svfiprintf_r+0x176>
 800ca50:	89ab      	ldrh	r3, [r5, #12]
 800ca52:	065b      	lsls	r3, r3, #25
 800ca54:	f53f af2c 	bmi.w	800c8b0 <_svfiprintf_r+0x28>
 800ca58:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ca5a:	b01d      	add	sp, #116	; 0x74
 800ca5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca60:	ab03      	add	r3, sp, #12
 800ca62:	9300      	str	r3, [sp, #0]
 800ca64:	462a      	mov	r2, r5
 800ca66:	4b06      	ldr	r3, [pc, #24]	; (800ca80 <_svfiprintf_r+0x1f8>)
 800ca68:	a904      	add	r1, sp, #16
 800ca6a:	4638      	mov	r0, r7
 800ca6c:	f7fd ff0a 	bl	800a884 <_printf_i>
 800ca70:	e7eb      	b.n	800ca4a <_svfiprintf_r+0x1c2>
 800ca72:	bf00      	nop
 800ca74:	0800ea04 	.word	0x0800ea04
 800ca78:	0800ea0e 	.word	0x0800ea0e
 800ca7c:	0800a33d 	.word	0x0800a33d
 800ca80:	0800c7d3 	.word	0x0800c7d3
 800ca84:	0800ea0a 	.word	0x0800ea0a

0800ca88 <__sfputc_r>:
 800ca88:	6893      	ldr	r3, [r2, #8]
 800ca8a:	3b01      	subs	r3, #1
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	b410      	push	{r4}
 800ca90:	6093      	str	r3, [r2, #8]
 800ca92:	da08      	bge.n	800caa6 <__sfputc_r+0x1e>
 800ca94:	6994      	ldr	r4, [r2, #24]
 800ca96:	42a3      	cmp	r3, r4
 800ca98:	db01      	blt.n	800ca9e <__sfputc_r+0x16>
 800ca9a:	290a      	cmp	r1, #10
 800ca9c:	d103      	bne.n	800caa6 <__sfputc_r+0x1e>
 800ca9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800caa2:	f000 b9a7 	b.w	800cdf4 <__swbuf_r>
 800caa6:	6813      	ldr	r3, [r2, #0]
 800caa8:	1c58      	adds	r0, r3, #1
 800caaa:	6010      	str	r0, [r2, #0]
 800caac:	7019      	strb	r1, [r3, #0]
 800caae:	4608      	mov	r0, r1
 800cab0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cab4:	4770      	bx	lr

0800cab6 <__sfputs_r>:
 800cab6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cab8:	4606      	mov	r6, r0
 800caba:	460f      	mov	r7, r1
 800cabc:	4614      	mov	r4, r2
 800cabe:	18d5      	adds	r5, r2, r3
 800cac0:	42ac      	cmp	r4, r5
 800cac2:	d101      	bne.n	800cac8 <__sfputs_r+0x12>
 800cac4:	2000      	movs	r0, #0
 800cac6:	e007      	b.n	800cad8 <__sfputs_r+0x22>
 800cac8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cacc:	463a      	mov	r2, r7
 800cace:	4630      	mov	r0, r6
 800cad0:	f7ff ffda 	bl	800ca88 <__sfputc_r>
 800cad4:	1c43      	adds	r3, r0, #1
 800cad6:	d1f3      	bne.n	800cac0 <__sfputs_r+0xa>
 800cad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cadc <_vfiprintf_r>:
 800cadc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cae0:	460d      	mov	r5, r1
 800cae2:	b09d      	sub	sp, #116	; 0x74
 800cae4:	4614      	mov	r4, r2
 800cae6:	4698      	mov	r8, r3
 800cae8:	4606      	mov	r6, r0
 800caea:	b118      	cbz	r0, 800caf4 <_vfiprintf_r+0x18>
 800caec:	6983      	ldr	r3, [r0, #24]
 800caee:	b90b      	cbnz	r3, 800caf4 <_vfiprintf_r+0x18>
 800caf0:	f7ff f8fa 	bl	800bce8 <__sinit>
 800caf4:	4b89      	ldr	r3, [pc, #548]	; (800cd1c <_vfiprintf_r+0x240>)
 800caf6:	429d      	cmp	r5, r3
 800caf8:	d11b      	bne.n	800cb32 <_vfiprintf_r+0x56>
 800cafa:	6875      	ldr	r5, [r6, #4]
 800cafc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cafe:	07d9      	lsls	r1, r3, #31
 800cb00:	d405      	bmi.n	800cb0e <_vfiprintf_r+0x32>
 800cb02:	89ab      	ldrh	r3, [r5, #12]
 800cb04:	059a      	lsls	r2, r3, #22
 800cb06:	d402      	bmi.n	800cb0e <_vfiprintf_r+0x32>
 800cb08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cb0a:	f7ff f990 	bl	800be2e <__retarget_lock_acquire_recursive>
 800cb0e:	89ab      	ldrh	r3, [r5, #12]
 800cb10:	071b      	lsls	r3, r3, #28
 800cb12:	d501      	bpl.n	800cb18 <_vfiprintf_r+0x3c>
 800cb14:	692b      	ldr	r3, [r5, #16]
 800cb16:	b9eb      	cbnz	r3, 800cb54 <_vfiprintf_r+0x78>
 800cb18:	4629      	mov	r1, r5
 800cb1a:	4630      	mov	r0, r6
 800cb1c:	f000 f9ce 	bl	800cebc <__swsetup_r>
 800cb20:	b1c0      	cbz	r0, 800cb54 <_vfiprintf_r+0x78>
 800cb22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cb24:	07dc      	lsls	r4, r3, #31
 800cb26:	d50e      	bpl.n	800cb46 <_vfiprintf_r+0x6a>
 800cb28:	f04f 30ff 	mov.w	r0, #4294967295
 800cb2c:	b01d      	add	sp, #116	; 0x74
 800cb2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb32:	4b7b      	ldr	r3, [pc, #492]	; (800cd20 <_vfiprintf_r+0x244>)
 800cb34:	429d      	cmp	r5, r3
 800cb36:	d101      	bne.n	800cb3c <_vfiprintf_r+0x60>
 800cb38:	68b5      	ldr	r5, [r6, #8]
 800cb3a:	e7df      	b.n	800cafc <_vfiprintf_r+0x20>
 800cb3c:	4b79      	ldr	r3, [pc, #484]	; (800cd24 <_vfiprintf_r+0x248>)
 800cb3e:	429d      	cmp	r5, r3
 800cb40:	bf08      	it	eq
 800cb42:	68f5      	ldreq	r5, [r6, #12]
 800cb44:	e7da      	b.n	800cafc <_vfiprintf_r+0x20>
 800cb46:	89ab      	ldrh	r3, [r5, #12]
 800cb48:	0598      	lsls	r0, r3, #22
 800cb4a:	d4ed      	bmi.n	800cb28 <_vfiprintf_r+0x4c>
 800cb4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cb4e:	f7ff f96f 	bl	800be30 <__retarget_lock_release_recursive>
 800cb52:	e7e9      	b.n	800cb28 <_vfiprintf_r+0x4c>
 800cb54:	2300      	movs	r3, #0
 800cb56:	9309      	str	r3, [sp, #36]	; 0x24
 800cb58:	2320      	movs	r3, #32
 800cb5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cb5e:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb62:	2330      	movs	r3, #48	; 0x30
 800cb64:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800cd28 <_vfiprintf_r+0x24c>
 800cb68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cb6c:	f04f 0901 	mov.w	r9, #1
 800cb70:	4623      	mov	r3, r4
 800cb72:	469a      	mov	sl, r3
 800cb74:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb78:	b10a      	cbz	r2, 800cb7e <_vfiprintf_r+0xa2>
 800cb7a:	2a25      	cmp	r2, #37	; 0x25
 800cb7c:	d1f9      	bne.n	800cb72 <_vfiprintf_r+0x96>
 800cb7e:	ebba 0b04 	subs.w	fp, sl, r4
 800cb82:	d00b      	beq.n	800cb9c <_vfiprintf_r+0xc0>
 800cb84:	465b      	mov	r3, fp
 800cb86:	4622      	mov	r2, r4
 800cb88:	4629      	mov	r1, r5
 800cb8a:	4630      	mov	r0, r6
 800cb8c:	f7ff ff93 	bl	800cab6 <__sfputs_r>
 800cb90:	3001      	adds	r0, #1
 800cb92:	f000 80aa 	beq.w	800ccea <_vfiprintf_r+0x20e>
 800cb96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb98:	445a      	add	r2, fp
 800cb9a:	9209      	str	r2, [sp, #36]	; 0x24
 800cb9c:	f89a 3000 	ldrb.w	r3, [sl]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	f000 80a2 	beq.w	800ccea <_vfiprintf_r+0x20e>
 800cba6:	2300      	movs	r3, #0
 800cba8:	f04f 32ff 	mov.w	r2, #4294967295
 800cbac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cbb0:	f10a 0a01 	add.w	sl, sl, #1
 800cbb4:	9304      	str	r3, [sp, #16]
 800cbb6:	9307      	str	r3, [sp, #28]
 800cbb8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cbbc:	931a      	str	r3, [sp, #104]	; 0x68
 800cbbe:	4654      	mov	r4, sl
 800cbc0:	2205      	movs	r2, #5
 800cbc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbc6:	4858      	ldr	r0, [pc, #352]	; (800cd28 <_vfiprintf_r+0x24c>)
 800cbc8:	f7f3 fb0a 	bl	80001e0 <memchr>
 800cbcc:	9a04      	ldr	r2, [sp, #16]
 800cbce:	b9d8      	cbnz	r0, 800cc08 <_vfiprintf_r+0x12c>
 800cbd0:	06d1      	lsls	r1, r2, #27
 800cbd2:	bf44      	itt	mi
 800cbd4:	2320      	movmi	r3, #32
 800cbd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cbda:	0713      	lsls	r3, r2, #28
 800cbdc:	bf44      	itt	mi
 800cbde:	232b      	movmi	r3, #43	; 0x2b
 800cbe0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cbe4:	f89a 3000 	ldrb.w	r3, [sl]
 800cbe8:	2b2a      	cmp	r3, #42	; 0x2a
 800cbea:	d015      	beq.n	800cc18 <_vfiprintf_r+0x13c>
 800cbec:	9a07      	ldr	r2, [sp, #28]
 800cbee:	4654      	mov	r4, sl
 800cbf0:	2000      	movs	r0, #0
 800cbf2:	f04f 0c0a 	mov.w	ip, #10
 800cbf6:	4621      	mov	r1, r4
 800cbf8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cbfc:	3b30      	subs	r3, #48	; 0x30
 800cbfe:	2b09      	cmp	r3, #9
 800cc00:	d94e      	bls.n	800cca0 <_vfiprintf_r+0x1c4>
 800cc02:	b1b0      	cbz	r0, 800cc32 <_vfiprintf_r+0x156>
 800cc04:	9207      	str	r2, [sp, #28]
 800cc06:	e014      	b.n	800cc32 <_vfiprintf_r+0x156>
 800cc08:	eba0 0308 	sub.w	r3, r0, r8
 800cc0c:	fa09 f303 	lsl.w	r3, r9, r3
 800cc10:	4313      	orrs	r3, r2
 800cc12:	9304      	str	r3, [sp, #16]
 800cc14:	46a2      	mov	sl, r4
 800cc16:	e7d2      	b.n	800cbbe <_vfiprintf_r+0xe2>
 800cc18:	9b03      	ldr	r3, [sp, #12]
 800cc1a:	1d19      	adds	r1, r3, #4
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	9103      	str	r1, [sp, #12]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	bfbb      	ittet	lt
 800cc24:	425b      	neglt	r3, r3
 800cc26:	f042 0202 	orrlt.w	r2, r2, #2
 800cc2a:	9307      	strge	r3, [sp, #28]
 800cc2c:	9307      	strlt	r3, [sp, #28]
 800cc2e:	bfb8      	it	lt
 800cc30:	9204      	strlt	r2, [sp, #16]
 800cc32:	7823      	ldrb	r3, [r4, #0]
 800cc34:	2b2e      	cmp	r3, #46	; 0x2e
 800cc36:	d10c      	bne.n	800cc52 <_vfiprintf_r+0x176>
 800cc38:	7863      	ldrb	r3, [r4, #1]
 800cc3a:	2b2a      	cmp	r3, #42	; 0x2a
 800cc3c:	d135      	bne.n	800ccaa <_vfiprintf_r+0x1ce>
 800cc3e:	9b03      	ldr	r3, [sp, #12]
 800cc40:	1d1a      	adds	r2, r3, #4
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	9203      	str	r2, [sp, #12]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	bfb8      	it	lt
 800cc4a:	f04f 33ff 	movlt.w	r3, #4294967295
 800cc4e:	3402      	adds	r4, #2
 800cc50:	9305      	str	r3, [sp, #20]
 800cc52:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800cd38 <_vfiprintf_r+0x25c>
 800cc56:	7821      	ldrb	r1, [r4, #0]
 800cc58:	2203      	movs	r2, #3
 800cc5a:	4650      	mov	r0, sl
 800cc5c:	f7f3 fac0 	bl	80001e0 <memchr>
 800cc60:	b140      	cbz	r0, 800cc74 <_vfiprintf_r+0x198>
 800cc62:	2340      	movs	r3, #64	; 0x40
 800cc64:	eba0 000a 	sub.w	r0, r0, sl
 800cc68:	fa03 f000 	lsl.w	r0, r3, r0
 800cc6c:	9b04      	ldr	r3, [sp, #16]
 800cc6e:	4303      	orrs	r3, r0
 800cc70:	3401      	adds	r4, #1
 800cc72:	9304      	str	r3, [sp, #16]
 800cc74:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc78:	482c      	ldr	r0, [pc, #176]	; (800cd2c <_vfiprintf_r+0x250>)
 800cc7a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cc7e:	2206      	movs	r2, #6
 800cc80:	f7f3 faae 	bl	80001e0 <memchr>
 800cc84:	2800      	cmp	r0, #0
 800cc86:	d03f      	beq.n	800cd08 <_vfiprintf_r+0x22c>
 800cc88:	4b29      	ldr	r3, [pc, #164]	; (800cd30 <_vfiprintf_r+0x254>)
 800cc8a:	bb1b      	cbnz	r3, 800ccd4 <_vfiprintf_r+0x1f8>
 800cc8c:	9b03      	ldr	r3, [sp, #12]
 800cc8e:	3307      	adds	r3, #7
 800cc90:	f023 0307 	bic.w	r3, r3, #7
 800cc94:	3308      	adds	r3, #8
 800cc96:	9303      	str	r3, [sp, #12]
 800cc98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc9a:	443b      	add	r3, r7
 800cc9c:	9309      	str	r3, [sp, #36]	; 0x24
 800cc9e:	e767      	b.n	800cb70 <_vfiprintf_r+0x94>
 800cca0:	fb0c 3202 	mla	r2, ip, r2, r3
 800cca4:	460c      	mov	r4, r1
 800cca6:	2001      	movs	r0, #1
 800cca8:	e7a5      	b.n	800cbf6 <_vfiprintf_r+0x11a>
 800ccaa:	2300      	movs	r3, #0
 800ccac:	3401      	adds	r4, #1
 800ccae:	9305      	str	r3, [sp, #20]
 800ccb0:	4619      	mov	r1, r3
 800ccb2:	f04f 0c0a 	mov.w	ip, #10
 800ccb6:	4620      	mov	r0, r4
 800ccb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ccbc:	3a30      	subs	r2, #48	; 0x30
 800ccbe:	2a09      	cmp	r2, #9
 800ccc0:	d903      	bls.n	800ccca <_vfiprintf_r+0x1ee>
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d0c5      	beq.n	800cc52 <_vfiprintf_r+0x176>
 800ccc6:	9105      	str	r1, [sp, #20]
 800ccc8:	e7c3      	b.n	800cc52 <_vfiprintf_r+0x176>
 800ccca:	fb0c 2101 	mla	r1, ip, r1, r2
 800ccce:	4604      	mov	r4, r0
 800ccd0:	2301      	movs	r3, #1
 800ccd2:	e7f0      	b.n	800ccb6 <_vfiprintf_r+0x1da>
 800ccd4:	ab03      	add	r3, sp, #12
 800ccd6:	9300      	str	r3, [sp, #0]
 800ccd8:	462a      	mov	r2, r5
 800ccda:	4b16      	ldr	r3, [pc, #88]	; (800cd34 <_vfiprintf_r+0x258>)
 800ccdc:	a904      	add	r1, sp, #16
 800ccde:	4630      	mov	r0, r6
 800cce0:	f7fd fb2c 	bl	800a33c <_printf_float>
 800cce4:	4607      	mov	r7, r0
 800cce6:	1c78      	adds	r0, r7, #1
 800cce8:	d1d6      	bne.n	800cc98 <_vfiprintf_r+0x1bc>
 800ccea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ccec:	07d9      	lsls	r1, r3, #31
 800ccee:	d405      	bmi.n	800ccfc <_vfiprintf_r+0x220>
 800ccf0:	89ab      	ldrh	r3, [r5, #12]
 800ccf2:	059a      	lsls	r2, r3, #22
 800ccf4:	d402      	bmi.n	800ccfc <_vfiprintf_r+0x220>
 800ccf6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ccf8:	f7ff f89a 	bl	800be30 <__retarget_lock_release_recursive>
 800ccfc:	89ab      	ldrh	r3, [r5, #12]
 800ccfe:	065b      	lsls	r3, r3, #25
 800cd00:	f53f af12 	bmi.w	800cb28 <_vfiprintf_r+0x4c>
 800cd04:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cd06:	e711      	b.n	800cb2c <_vfiprintf_r+0x50>
 800cd08:	ab03      	add	r3, sp, #12
 800cd0a:	9300      	str	r3, [sp, #0]
 800cd0c:	462a      	mov	r2, r5
 800cd0e:	4b09      	ldr	r3, [pc, #36]	; (800cd34 <_vfiprintf_r+0x258>)
 800cd10:	a904      	add	r1, sp, #16
 800cd12:	4630      	mov	r0, r6
 800cd14:	f7fd fdb6 	bl	800a884 <_printf_i>
 800cd18:	e7e4      	b.n	800cce4 <_vfiprintf_r+0x208>
 800cd1a:	bf00      	nop
 800cd1c:	0800e868 	.word	0x0800e868
 800cd20:	0800e888 	.word	0x0800e888
 800cd24:	0800e848 	.word	0x0800e848
 800cd28:	0800ea04 	.word	0x0800ea04
 800cd2c:	0800ea0e 	.word	0x0800ea0e
 800cd30:	0800a33d 	.word	0x0800a33d
 800cd34:	0800cab7 	.word	0x0800cab7
 800cd38:	0800ea0a 	.word	0x0800ea0a

0800cd3c <_sbrk_r>:
 800cd3c:	b538      	push	{r3, r4, r5, lr}
 800cd3e:	4d06      	ldr	r5, [pc, #24]	; (800cd58 <_sbrk_r+0x1c>)
 800cd40:	2300      	movs	r3, #0
 800cd42:	4604      	mov	r4, r0
 800cd44:	4608      	mov	r0, r1
 800cd46:	602b      	str	r3, [r5, #0]
 800cd48:	f7f6 fd14 	bl	8003774 <_sbrk>
 800cd4c:	1c43      	adds	r3, r0, #1
 800cd4e:	d102      	bne.n	800cd56 <_sbrk_r+0x1a>
 800cd50:	682b      	ldr	r3, [r5, #0]
 800cd52:	b103      	cbz	r3, 800cd56 <_sbrk_r+0x1a>
 800cd54:	6023      	str	r3, [r4, #0]
 800cd56:	bd38      	pop	{r3, r4, r5, pc}
 800cd58:	20005514 	.word	0x20005514

0800cd5c <__sread>:
 800cd5c:	b510      	push	{r4, lr}
 800cd5e:	460c      	mov	r4, r1
 800cd60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd64:	f000 fad2 	bl	800d30c <_read_r>
 800cd68:	2800      	cmp	r0, #0
 800cd6a:	bfab      	itete	ge
 800cd6c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cd6e:	89a3      	ldrhlt	r3, [r4, #12]
 800cd70:	181b      	addge	r3, r3, r0
 800cd72:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cd76:	bfac      	ite	ge
 800cd78:	6563      	strge	r3, [r4, #84]	; 0x54
 800cd7a:	81a3      	strhlt	r3, [r4, #12]
 800cd7c:	bd10      	pop	{r4, pc}

0800cd7e <__swrite>:
 800cd7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd82:	461f      	mov	r7, r3
 800cd84:	898b      	ldrh	r3, [r1, #12]
 800cd86:	05db      	lsls	r3, r3, #23
 800cd88:	4605      	mov	r5, r0
 800cd8a:	460c      	mov	r4, r1
 800cd8c:	4616      	mov	r6, r2
 800cd8e:	d505      	bpl.n	800cd9c <__swrite+0x1e>
 800cd90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd94:	2302      	movs	r3, #2
 800cd96:	2200      	movs	r2, #0
 800cd98:	f000 fa00 	bl	800d19c <_lseek_r>
 800cd9c:	89a3      	ldrh	r3, [r4, #12]
 800cd9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cda2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cda6:	81a3      	strh	r3, [r4, #12]
 800cda8:	4632      	mov	r2, r6
 800cdaa:	463b      	mov	r3, r7
 800cdac:	4628      	mov	r0, r5
 800cdae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cdb2:	f000 b871 	b.w	800ce98 <_write_r>

0800cdb6 <__sseek>:
 800cdb6:	b510      	push	{r4, lr}
 800cdb8:	460c      	mov	r4, r1
 800cdba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdbe:	f000 f9ed 	bl	800d19c <_lseek_r>
 800cdc2:	1c43      	adds	r3, r0, #1
 800cdc4:	89a3      	ldrh	r3, [r4, #12]
 800cdc6:	bf15      	itete	ne
 800cdc8:	6560      	strne	r0, [r4, #84]	; 0x54
 800cdca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800cdce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800cdd2:	81a3      	strheq	r3, [r4, #12]
 800cdd4:	bf18      	it	ne
 800cdd6:	81a3      	strhne	r3, [r4, #12]
 800cdd8:	bd10      	pop	{r4, pc}

0800cdda <__sclose>:
 800cdda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdde:	f000 b8f9 	b.w	800cfd4 <_close_r>

0800cde2 <strcpy>:
 800cde2:	4603      	mov	r3, r0
 800cde4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cde8:	f803 2b01 	strb.w	r2, [r3], #1
 800cdec:	2a00      	cmp	r2, #0
 800cdee:	d1f9      	bne.n	800cde4 <strcpy+0x2>
 800cdf0:	4770      	bx	lr
	...

0800cdf4 <__swbuf_r>:
 800cdf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdf6:	460e      	mov	r6, r1
 800cdf8:	4614      	mov	r4, r2
 800cdfa:	4605      	mov	r5, r0
 800cdfc:	b118      	cbz	r0, 800ce06 <__swbuf_r+0x12>
 800cdfe:	6983      	ldr	r3, [r0, #24]
 800ce00:	b90b      	cbnz	r3, 800ce06 <__swbuf_r+0x12>
 800ce02:	f7fe ff71 	bl	800bce8 <__sinit>
 800ce06:	4b21      	ldr	r3, [pc, #132]	; (800ce8c <__swbuf_r+0x98>)
 800ce08:	429c      	cmp	r4, r3
 800ce0a:	d12b      	bne.n	800ce64 <__swbuf_r+0x70>
 800ce0c:	686c      	ldr	r4, [r5, #4]
 800ce0e:	69a3      	ldr	r3, [r4, #24]
 800ce10:	60a3      	str	r3, [r4, #8]
 800ce12:	89a3      	ldrh	r3, [r4, #12]
 800ce14:	071a      	lsls	r2, r3, #28
 800ce16:	d52f      	bpl.n	800ce78 <__swbuf_r+0x84>
 800ce18:	6923      	ldr	r3, [r4, #16]
 800ce1a:	b36b      	cbz	r3, 800ce78 <__swbuf_r+0x84>
 800ce1c:	6923      	ldr	r3, [r4, #16]
 800ce1e:	6820      	ldr	r0, [r4, #0]
 800ce20:	1ac0      	subs	r0, r0, r3
 800ce22:	6963      	ldr	r3, [r4, #20]
 800ce24:	b2f6      	uxtb	r6, r6
 800ce26:	4283      	cmp	r3, r0
 800ce28:	4637      	mov	r7, r6
 800ce2a:	dc04      	bgt.n	800ce36 <__swbuf_r+0x42>
 800ce2c:	4621      	mov	r1, r4
 800ce2e:	4628      	mov	r0, r5
 800ce30:	f000 f966 	bl	800d100 <_fflush_r>
 800ce34:	bb30      	cbnz	r0, 800ce84 <__swbuf_r+0x90>
 800ce36:	68a3      	ldr	r3, [r4, #8]
 800ce38:	3b01      	subs	r3, #1
 800ce3a:	60a3      	str	r3, [r4, #8]
 800ce3c:	6823      	ldr	r3, [r4, #0]
 800ce3e:	1c5a      	adds	r2, r3, #1
 800ce40:	6022      	str	r2, [r4, #0]
 800ce42:	701e      	strb	r6, [r3, #0]
 800ce44:	6963      	ldr	r3, [r4, #20]
 800ce46:	3001      	adds	r0, #1
 800ce48:	4283      	cmp	r3, r0
 800ce4a:	d004      	beq.n	800ce56 <__swbuf_r+0x62>
 800ce4c:	89a3      	ldrh	r3, [r4, #12]
 800ce4e:	07db      	lsls	r3, r3, #31
 800ce50:	d506      	bpl.n	800ce60 <__swbuf_r+0x6c>
 800ce52:	2e0a      	cmp	r6, #10
 800ce54:	d104      	bne.n	800ce60 <__swbuf_r+0x6c>
 800ce56:	4621      	mov	r1, r4
 800ce58:	4628      	mov	r0, r5
 800ce5a:	f000 f951 	bl	800d100 <_fflush_r>
 800ce5e:	b988      	cbnz	r0, 800ce84 <__swbuf_r+0x90>
 800ce60:	4638      	mov	r0, r7
 800ce62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ce64:	4b0a      	ldr	r3, [pc, #40]	; (800ce90 <__swbuf_r+0x9c>)
 800ce66:	429c      	cmp	r4, r3
 800ce68:	d101      	bne.n	800ce6e <__swbuf_r+0x7a>
 800ce6a:	68ac      	ldr	r4, [r5, #8]
 800ce6c:	e7cf      	b.n	800ce0e <__swbuf_r+0x1a>
 800ce6e:	4b09      	ldr	r3, [pc, #36]	; (800ce94 <__swbuf_r+0xa0>)
 800ce70:	429c      	cmp	r4, r3
 800ce72:	bf08      	it	eq
 800ce74:	68ec      	ldreq	r4, [r5, #12]
 800ce76:	e7ca      	b.n	800ce0e <__swbuf_r+0x1a>
 800ce78:	4621      	mov	r1, r4
 800ce7a:	4628      	mov	r0, r5
 800ce7c:	f000 f81e 	bl	800cebc <__swsetup_r>
 800ce80:	2800      	cmp	r0, #0
 800ce82:	d0cb      	beq.n	800ce1c <__swbuf_r+0x28>
 800ce84:	f04f 37ff 	mov.w	r7, #4294967295
 800ce88:	e7ea      	b.n	800ce60 <__swbuf_r+0x6c>
 800ce8a:	bf00      	nop
 800ce8c:	0800e868 	.word	0x0800e868
 800ce90:	0800e888 	.word	0x0800e888
 800ce94:	0800e848 	.word	0x0800e848

0800ce98 <_write_r>:
 800ce98:	b538      	push	{r3, r4, r5, lr}
 800ce9a:	4d07      	ldr	r5, [pc, #28]	; (800ceb8 <_write_r+0x20>)
 800ce9c:	4604      	mov	r4, r0
 800ce9e:	4608      	mov	r0, r1
 800cea0:	4611      	mov	r1, r2
 800cea2:	2200      	movs	r2, #0
 800cea4:	602a      	str	r2, [r5, #0]
 800cea6:	461a      	mov	r2, r3
 800cea8:	f7f6 fc13 	bl	80036d2 <_write>
 800ceac:	1c43      	adds	r3, r0, #1
 800ceae:	d102      	bne.n	800ceb6 <_write_r+0x1e>
 800ceb0:	682b      	ldr	r3, [r5, #0]
 800ceb2:	b103      	cbz	r3, 800ceb6 <_write_r+0x1e>
 800ceb4:	6023      	str	r3, [r4, #0]
 800ceb6:	bd38      	pop	{r3, r4, r5, pc}
 800ceb8:	20005514 	.word	0x20005514

0800cebc <__swsetup_r>:
 800cebc:	4b32      	ldr	r3, [pc, #200]	; (800cf88 <__swsetup_r+0xcc>)
 800cebe:	b570      	push	{r4, r5, r6, lr}
 800cec0:	681d      	ldr	r5, [r3, #0]
 800cec2:	4606      	mov	r6, r0
 800cec4:	460c      	mov	r4, r1
 800cec6:	b125      	cbz	r5, 800ced2 <__swsetup_r+0x16>
 800cec8:	69ab      	ldr	r3, [r5, #24]
 800ceca:	b913      	cbnz	r3, 800ced2 <__swsetup_r+0x16>
 800cecc:	4628      	mov	r0, r5
 800cece:	f7fe ff0b 	bl	800bce8 <__sinit>
 800ced2:	4b2e      	ldr	r3, [pc, #184]	; (800cf8c <__swsetup_r+0xd0>)
 800ced4:	429c      	cmp	r4, r3
 800ced6:	d10f      	bne.n	800cef8 <__swsetup_r+0x3c>
 800ced8:	686c      	ldr	r4, [r5, #4]
 800ceda:	89a3      	ldrh	r3, [r4, #12]
 800cedc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cee0:	0719      	lsls	r1, r3, #28
 800cee2:	d42c      	bmi.n	800cf3e <__swsetup_r+0x82>
 800cee4:	06dd      	lsls	r5, r3, #27
 800cee6:	d411      	bmi.n	800cf0c <__swsetup_r+0x50>
 800cee8:	2309      	movs	r3, #9
 800ceea:	6033      	str	r3, [r6, #0]
 800ceec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cef0:	81a3      	strh	r3, [r4, #12]
 800cef2:	f04f 30ff 	mov.w	r0, #4294967295
 800cef6:	e03e      	b.n	800cf76 <__swsetup_r+0xba>
 800cef8:	4b25      	ldr	r3, [pc, #148]	; (800cf90 <__swsetup_r+0xd4>)
 800cefa:	429c      	cmp	r4, r3
 800cefc:	d101      	bne.n	800cf02 <__swsetup_r+0x46>
 800cefe:	68ac      	ldr	r4, [r5, #8]
 800cf00:	e7eb      	b.n	800ceda <__swsetup_r+0x1e>
 800cf02:	4b24      	ldr	r3, [pc, #144]	; (800cf94 <__swsetup_r+0xd8>)
 800cf04:	429c      	cmp	r4, r3
 800cf06:	bf08      	it	eq
 800cf08:	68ec      	ldreq	r4, [r5, #12]
 800cf0a:	e7e6      	b.n	800ceda <__swsetup_r+0x1e>
 800cf0c:	0758      	lsls	r0, r3, #29
 800cf0e:	d512      	bpl.n	800cf36 <__swsetup_r+0x7a>
 800cf10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cf12:	b141      	cbz	r1, 800cf26 <__swsetup_r+0x6a>
 800cf14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cf18:	4299      	cmp	r1, r3
 800cf1a:	d002      	beq.n	800cf22 <__swsetup_r+0x66>
 800cf1c:	4630      	mov	r0, r6
 800cf1e:	f7ff fb49 	bl	800c5b4 <_free_r>
 800cf22:	2300      	movs	r3, #0
 800cf24:	6363      	str	r3, [r4, #52]	; 0x34
 800cf26:	89a3      	ldrh	r3, [r4, #12]
 800cf28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cf2c:	81a3      	strh	r3, [r4, #12]
 800cf2e:	2300      	movs	r3, #0
 800cf30:	6063      	str	r3, [r4, #4]
 800cf32:	6923      	ldr	r3, [r4, #16]
 800cf34:	6023      	str	r3, [r4, #0]
 800cf36:	89a3      	ldrh	r3, [r4, #12]
 800cf38:	f043 0308 	orr.w	r3, r3, #8
 800cf3c:	81a3      	strh	r3, [r4, #12]
 800cf3e:	6923      	ldr	r3, [r4, #16]
 800cf40:	b94b      	cbnz	r3, 800cf56 <__swsetup_r+0x9a>
 800cf42:	89a3      	ldrh	r3, [r4, #12]
 800cf44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cf48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cf4c:	d003      	beq.n	800cf56 <__swsetup_r+0x9a>
 800cf4e:	4621      	mov	r1, r4
 800cf50:	4630      	mov	r0, r6
 800cf52:	f000 f95b 	bl	800d20c <__smakebuf_r>
 800cf56:	89a0      	ldrh	r0, [r4, #12]
 800cf58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cf5c:	f010 0301 	ands.w	r3, r0, #1
 800cf60:	d00a      	beq.n	800cf78 <__swsetup_r+0xbc>
 800cf62:	2300      	movs	r3, #0
 800cf64:	60a3      	str	r3, [r4, #8]
 800cf66:	6963      	ldr	r3, [r4, #20]
 800cf68:	425b      	negs	r3, r3
 800cf6a:	61a3      	str	r3, [r4, #24]
 800cf6c:	6923      	ldr	r3, [r4, #16]
 800cf6e:	b943      	cbnz	r3, 800cf82 <__swsetup_r+0xc6>
 800cf70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cf74:	d1ba      	bne.n	800ceec <__swsetup_r+0x30>
 800cf76:	bd70      	pop	{r4, r5, r6, pc}
 800cf78:	0781      	lsls	r1, r0, #30
 800cf7a:	bf58      	it	pl
 800cf7c:	6963      	ldrpl	r3, [r4, #20]
 800cf7e:	60a3      	str	r3, [r4, #8]
 800cf80:	e7f4      	b.n	800cf6c <__swsetup_r+0xb0>
 800cf82:	2000      	movs	r0, #0
 800cf84:	e7f7      	b.n	800cf76 <__swsetup_r+0xba>
 800cf86:	bf00      	nop
 800cf88:	2000001c 	.word	0x2000001c
 800cf8c:	0800e868 	.word	0x0800e868
 800cf90:	0800e888 	.word	0x0800e888
 800cf94:	0800e848 	.word	0x0800e848

0800cf98 <__assert_func>:
 800cf98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cf9a:	4614      	mov	r4, r2
 800cf9c:	461a      	mov	r2, r3
 800cf9e:	4b09      	ldr	r3, [pc, #36]	; (800cfc4 <__assert_func+0x2c>)
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	4605      	mov	r5, r0
 800cfa4:	68d8      	ldr	r0, [r3, #12]
 800cfa6:	b14c      	cbz	r4, 800cfbc <__assert_func+0x24>
 800cfa8:	4b07      	ldr	r3, [pc, #28]	; (800cfc8 <__assert_func+0x30>)
 800cfaa:	9100      	str	r1, [sp, #0]
 800cfac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cfb0:	4906      	ldr	r1, [pc, #24]	; (800cfcc <__assert_func+0x34>)
 800cfb2:	462b      	mov	r3, r5
 800cfb4:	f000 f8e0 	bl	800d178 <fiprintf>
 800cfb8:	f000 f9c7 	bl	800d34a <abort>
 800cfbc:	4b04      	ldr	r3, [pc, #16]	; (800cfd0 <__assert_func+0x38>)
 800cfbe:	461c      	mov	r4, r3
 800cfc0:	e7f3      	b.n	800cfaa <__assert_func+0x12>
 800cfc2:	bf00      	nop
 800cfc4:	2000001c 	.word	0x2000001c
 800cfc8:	0800ea15 	.word	0x0800ea15
 800cfcc:	0800ea22 	.word	0x0800ea22
 800cfd0:	0800ea50 	.word	0x0800ea50

0800cfd4 <_close_r>:
 800cfd4:	b538      	push	{r3, r4, r5, lr}
 800cfd6:	4d06      	ldr	r5, [pc, #24]	; (800cff0 <_close_r+0x1c>)
 800cfd8:	2300      	movs	r3, #0
 800cfda:	4604      	mov	r4, r0
 800cfdc:	4608      	mov	r0, r1
 800cfde:	602b      	str	r3, [r5, #0]
 800cfe0:	f7f6 fb93 	bl	800370a <_close>
 800cfe4:	1c43      	adds	r3, r0, #1
 800cfe6:	d102      	bne.n	800cfee <_close_r+0x1a>
 800cfe8:	682b      	ldr	r3, [r5, #0]
 800cfea:	b103      	cbz	r3, 800cfee <_close_r+0x1a>
 800cfec:	6023      	str	r3, [r4, #0]
 800cfee:	bd38      	pop	{r3, r4, r5, pc}
 800cff0:	20005514 	.word	0x20005514

0800cff4 <__sflush_r>:
 800cff4:	898a      	ldrh	r2, [r1, #12]
 800cff6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cffa:	4605      	mov	r5, r0
 800cffc:	0710      	lsls	r0, r2, #28
 800cffe:	460c      	mov	r4, r1
 800d000:	d458      	bmi.n	800d0b4 <__sflush_r+0xc0>
 800d002:	684b      	ldr	r3, [r1, #4]
 800d004:	2b00      	cmp	r3, #0
 800d006:	dc05      	bgt.n	800d014 <__sflush_r+0x20>
 800d008:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	dc02      	bgt.n	800d014 <__sflush_r+0x20>
 800d00e:	2000      	movs	r0, #0
 800d010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d014:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d016:	2e00      	cmp	r6, #0
 800d018:	d0f9      	beq.n	800d00e <__sflush_r+0x1a>
 800d01a:	2300      	movs	r3, #0
 800d01c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d020:	682f      	ldr	r7, [r5, #0]
 800d022:	602b      	str	r3, [r5, #0]
 800d024:	d032      	beq.n	800d08c <__sflush_r+0x98>
 800d026:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d028:	89a3      	ldrh	r3, [r4, #12]
 800d02a:	075a      	lsls	r2, r3, #29
 800d02c:	d505      	bpl.n	800d03a <__sflush_r+0x46>
 800d02e:	6863      	ldr	r3, [r4, #4]
 800d030:	1ac0      	subs	r0, r0, r3
 800d032:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d034:	b10b      	cbz	r3, 800d03a <__sflush_r+0x46>
 800d036:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d038:	1ac0      	subs	r0, r0, r3
 800d03a:	2300      	movs	r3, #0
 800d03c:	4602      	mov	r2, r0
 800d03e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d040:	6a21      	ldr	r1, [r4, #32]
 800d042:	4628      	mov	r0, r5
 800d044:	47b0      	blx	r6
 800d046:	1c43      	adds	r3, r0, #1
 800d048:	89a3      	ldrh	r3, [r4, #12]
 800d04a:	d106      	bne.n	800d05a <__sflush_r+0x66>
 800d04c:	6829      	ldr	r1, [r5, #0]
 800d04e:	291d      	cmp	r1, #29
 800d050:	d82c      	bhi.n	800d0ac <__sflush_r+0xb8>
 800d052:	4a2a      	ldr	r2, [pc, #168]	; (800d0fc <__sflush_r+0x108>)
 800d054:	40ca      	lsrs	r2, r1
 800d056:	07d6      	lsls	r6, r2, #31
 800d058:	d528      	bpl.n	800d0ac <__sflush_r+0xb8>
 800d05a:	2200      	movs	r2, #0
 800d05c:	6062      	str	r2, [r4, #4]
 800d05e:	04d9      	lsls	r1, r3, #19
 800d060:	6922      	ldr	r2, [r4, #16]
 800d062:	6022      	str	r2, [r4, #0]
 800d064:	d504      	bpl.n	800d070 <__sflush_r+0x7c>
 800d066:	1c42      	adds	r2, r0, #1
 800d068:	d101      	bne.n	800d06e <__sflush_r+0x7a>
 800d06a:	682b      	ldr	r3, [r5, #0]
 800d06c:	b903      	cbnz	r3, 800d070 <__sflush_r+0x7c>
 800d06e:	6560      	str	r0, [r4, #84]	; 0x54
 800d070:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d072:	602f      	str	r7, [r5, #0]
 800d074:	2900      	cmp	r1, #0
 800d076:	d0ca      	beq.n	800d00e <__sflush_r+0x1a>
 800d078:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d07c:	4299      	cmp	r1, r3
 800d07e:	d002      	beq.n	800d086 <__sflush_r+0x92>
 800d080:	4628      	mov	r0, r5
 800d082:	f7ff fa97 	bl	800c5b4 <_free_r>
 800d086:	2000      	movs	r0, #0
 800d088:	6360      	str	r0, [r4, #52]	; 0x34
 800d08a:	e7c1      	b.n	800d010 <__sflush_r+0x1c>
 800d08c:	6a21      	ldr	r1, [r4, #32]
 800d08e:	2301      	movs	r3, #1
 800d090:	4628      	mov	r0, r5
 800d092:	47b0      	blx	r6
 800d094:	1c41      	adds	r1, r0, #1
 800d096:	d1c7      	bne.n	800d028 <__sflush_r+0x34>
 800d098:	682b      	ldr	r3, [r5, #0]
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d0c4      	beq.n	800d028 <__sflush_r+0x34>
 800d09e:	2b1d      	cmp	r3, #29
 800d0a0:	d001      	beq.n	800d0a6 <__sflush_r+0xb2>
 800d0a2:	2b16      	cmp	r3, #22
 800d0a4:	d101      	bne.n	800d0aa <__sflush_r+0xb6>
 800d0a6:	602f      	str	r7, [r5, #0]
 800d0a8:	e7b1      	b.n	800d00e <__sflush_r+0x1a>
 800d0aa:	89a3      	ldrh	r3, [r4, #12]
 800d0ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d0b0:	81a3      	strh	r3, [r4, #12]
 800d0b2:	e7ad      	b.n	800d010 <__sflush_r+0x1c>
 800d0b4:	690f      	ldr	r7, [r1, #16]
 800d0b6:	2f00      	cmp	r7, #0
 800d0b8:	d0a9      	beq.n	800d00e <__sflush_r+0x1a>
 800d0ba:	0793      	lsls	r3, r2, #30
 800d0bc:	680e      	ldr	r6, [r1, #0]
 800d0be:	bf08      	it	eq
 800d0c0:	694b      	ldreq	r3, [r1, #20]
 800d0c2:	600f      	str	r7, [r1, #0]
 800d0c4:	bf18      	it	ne
 800d0c6:	2300      	movne	r3, #0
 800d0c8:	eba6 0807 	sub.w	r8, r6, r7
 800d0cc:	608b      	str	r3, [r1, #8]
 800d0ce:	f1b8 0f00 	cmp.w	r8, #0
 800d0d2:	dd9c      	ble.n	800d00e <__sflush_r+0x1a>
 800d0d4:	6a21      	ldr	r1, [r4, #32]
 800d0d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d0d8:	4643      	mov	r3, r8
 800d0da:	463a      	mov	r2, r7
 800d0dc:	4628      	mov	r0, r5
 800d0de:	47b0      	blx	r6
 800d0e0:	2800      	cmp	r0, #0
 800d0e2:	dc06      	bgt.n	800d0f2 <__sflush_r+0xfe>
 800d0e4:	89a3      	ldrh	r3, [r4, #12]
 800d0e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d0ea:	81a3      	strh	r3, [r4, #12]
 800d0ec:	f04f 30ff 	mov.w	r0, #4294967295
 800d0f0:	e78e      	b.n	800d010 <__sflush_r+0x1c>
 800d0f2:	4407      	add	r7, r0
 800d0f4:	eba8 0800 	sub.w	r8, r8, r0
 800d0f8:	e7e9      	b.n	800d0ce <__sflush_r+0xda>
 800d0fa:	bf00      	nop
 800d0fc:	20400001 	.word	0x20400001

0800d100 <_fflush_r>:
 800d100:	b538      	push	{r3, r4, r5, lr}
 800d102:	690b      	ldr	r3, [r1, #16]
 800d104:	4605      	mov	r5, r0
 800d106:	460c      	mov	r4, r1
 800d108:	b913      	cbnz	r3, 800d110 <_fflush_r+0x10>
 800d10a:	2500      	movs	r5, #0
 800d10c:	4628      	mov	r0, r5
 800d10e:	bd38      	pop	{r3, r4, r5, pc}
 800d110:	b118      	cbz	r0, 800d11a <_fflush_r+0x1a>
 800d112:	6983      	ldr	r3, [r0, #24]
 800d114:	b90b      	cbnz	r3, 800d11a <_fflush_r+0x1a>
 800d116:	f7fe fde7 	bl	800bce8 <__sinit>
 800d11a:	4b14      	ldr	r3, [pc, #80]	; (800d16c <_fflush_r+0x6c>)
 800d11c:	429c      	cmp	r4, r3
 800d11e:	d11b      	bne.n	800d158 <_fflush_r+0x58>
 800d120:	686c      	ldr	r4, [r5, #4]
 800d122:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d126:	2b00      	cmp	r3, #0
 800d128:	d0ef      	beq.n	800d10a <_fflush_r+0xa>
 800d12a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d12c:	07d0      	lsls	r0, r2, #31
 800d12e:	d404      	bmi.n	800d13a <_fflush_r+0x3a>
 800d130:	0599      	lsls	r1, r3, #22
 800d132:	d402      	bmi.n	800d13a <_fflush_r+0x3a>
 800d134:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d136:	f7fe fe7a 	bl	800be2e <__retarget_lock_acquire_recursive>
 800d13a:	4628      	mov	r0, r5
 800d13c:	4621      	mov	r1, r4
 800d13e:	f7ff ff59 	bl	800cff4 <__sflush_r>
 800d142:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d144:	07da      	lsls	r2, r3, #31
 800d146:	4605      	mov	r5, r0
 800d148:	d4e0      	bmi.n	800d10c <_fflush_r+0xc>
 800d14a:	89a3      	ldrh	r3, [r4, #12]
 800d14c:	059b      	lsls	r3, r3, #22
 800d14e:	d4dd      	bmi.n	800d10c <_fflush_r+0xc>
 800d150:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d152:	f7fe fe6d 	bl	800be30 <__retarget_lock_release_recursive>
 800d156:	e7d9      	b.n	800d10c <_fflush_r+0xc>
 800d158:	4b05      	ldr	r3, [pc, #20]	; (800d170 <_fflush_r+0x70>)
 800d15a:	429c      	cmp	r4, r3
 800d15c:	d101      	bne.n	800d162 <_fflush_r+0x62>
 800d15e:	68ac      	ldr	r4, [r5, #8]
 800d160:	e7df      	b.n	800d122 <_fflush_r+0x22>
 800d162:	4b04      	ldr	r3, [pc, #16]	; (800d174 <_fflush_r+0x74>)
 800d164:	429c      	cmp	r4, r3
 800d166:	bf08      	it	eq
 800d168:	68ec      	ldreq	r4, [r5, #12]
 800d16a:	e7da      	b.n	800d122 <_fflush_r+0x22>
 800d16c:	0800e868 	.word	0x0800e868
 800d170:	0800e888 	.word	0x0800e888
 800d174:	0800e848 	.word	0x0800e848

0800d178 <fiprintf>:
 800d178:	b40e      	push	{r1, r2, r3}
 800d17a:	b503      	push	{r0, r1, lr}
 800d17c:	4601      	mov	r1, r0
 800d17e:	ab03      	add	r3, sp, #12
 800d180:	4805      	ldr	r0, [pc, #20]	; (800d198 <fiprintf+0x20>)
 800d182:	f853 2b04 	ldr.w	r2, [r3], #4
 800d186:	6800      	ldr	r0, [r0, #0]
 800d188:	9301      	str	r3, [sp, #4]
 800d18a:	f7ff fca7 	bl	800cadc <_vfiprintf_r>
 800d18e:	b002      	add	sp, #8
 800d190:	f85d eb04 	ldr.w	lr, [sp], #4
 800d194:	b003      	add	sp, #12
 800d196:	4770      	bx	lr
 800d198:	2000001c 	.word	0x2000001c

0800d19c <_lseek_r>:
 800d19c:	b538      	push	{r3, r4, r5, lr}
 800d19e:	4d07      	ldr	r5, [pc, #28]	; (800d1bc <_lseek_r+0x20>)
 800d1a0:	4604      	mov	r4, r0
 800d1a2:	4608      	mov	r0, r1
 800d1a4:	4611      	mov	r1, r2
 800d1a6:	2200      	movs	r2, #0
 800d1a8:	602a      	str	r2, [r5, #0]
 800d1aa:	461a      	mov	r2, r3
 800d1ac:	f7f6 fad4 	bl	8003758 <_lseek>
 800d1b0:	1c43      	adds	r3, r0, #1
 800d1b2:	d102      	bne.n	800d1ba <_lseek_r+0x1e>
 800d1b4:	682b      	ldr	r3, [r5, #0]
 800d1b6:	b103      	cbz	r3, 800d1ba <_lseek_r+0x1e>
 800d1b8:	6023      	str	r3, [r4, #0]
 800d1ba:	bd38      	pop	{r3, r4, r5, pc}
 800d1bc:	20005514 	.word	0x20005514

0800d1c0 <__swhatbuf_r>:
 800d1c0:	b570      	push	{r4, r5, r6, lr}
 800d1c2:	460e      	mov	r6, r1
 800d1c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d1c8:	2900      	cmp	r1, #0
 800d1ca:	b096      	sub	sp, #88	; 0x58
 800d1cc:	4614      	mov	r4, r2
 800d1ce:	461d      	mov	r5, r3
 800d1d0:	da08      	bge.n	800d1e4 <__swhatbuf_r+0x24>
 800d1d2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d1d6:	2200      	movs	r2, #0
 800d1d8:	602a      	str	r2, [r5, #0]
 800d1da:	061a      	lsls	r2, r3, #24
 800d1dc:	d410      	bmi.n	800d200 <__swhatbuf_r+0x40>
 800d1de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d1e2:	e00e      	b.n	800d202 <__swhatbuf_r+0x42>
 800d1e4:	466a      	mov	r2, sp
 800d1e6:	f000 f8b7 	bl	800d358 <_fstat_r>
 800d1ea:	2800      	cmp	r0, #0
 800d1ec:	dbf1      	blt.n	800d1d2 <__swhatbuf_r+0x12>
 800d1ee:	9a01      	ldr	r2, [sp, #4]
 800d1f0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d1f4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d1f8:	425a      	negs	r2, r3
 800d1fa:	415a      	adcs	r2, r3
 800d1fc:	602a      	str	r2, [r5, #0]
 800d1fe:	e7ee      	b.n	800d1de <__swhatbuf_r+0x1e>
 800d200:	2340      	movs	r3, #64	; 0x40
 800d202:	2000      	movs	r0, #0
 800d204:	6023      	str	r3, [r4, #0]
 800d206:	b016      	add	sp, #88	; 0x58
 800d208:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d20c <__smakebuf_r>:
 800d20c:	898b      	ldrh	r3, [r1, #12]
 800d20e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d210:	079d      	lsls	r5, r3, #30
 800d212:	4606      	mov	r6, r0
 800d214:	460c      	mov	r4, r1
 800d216:	d507      	bpl.n	800d228 <__smakebuf_r+0x1c>
 800d218:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d21c:	6023      	str	r3, [r4, #0]
 800d21e:	6123      	str	r3, [r4, #16]
 800d220:	2301      	movs	r3, #1
 800d222:	6163      	str	r3, [r4, #20]
 800d224:	b002      	add	sp, #8
 800d226:	bd70      	pop	{r4, r5, r6, pc}
 800d228:	ab01      	add	r3, sp, #4
 800d22a:	466a      	mov	r2, sp
 800d22c:	f7ff ffc8 	bl	800d1c0 <__swhatbuf_r>
 800d230:	9900      	ldr	r1, [sp, #0]
 800d232:	4605      	mov	r5, r0
 800d234:	4630      	mov	r0, r6
 800d236:	f7ff fa29 	bl	800c68c <_malloc_r>
 800d23a:	b948      	cbnz	r0, 800d250 <__smakebuf_r+0x44>
 800d23c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d240:	059a      	lsls	r2, r3, #22
 800d242:	d4ef      	bmi.n	800d224 <__smakebuf_r+0x18>
 800d244:	f023 0303 	bic.w	r3, r3, #3
 800d248:	f043 0302 	orr.w	r3, r3, #2
 800d24c:	81a3      	strh	r3, [r4, #12]
 800d24e:	e7e3      	b.n	800d218 <__smakebuf_r+0xc>
 800d250:	4b0d      	ldr	r3, [pc, #52]	; (800d288 <__smakebuf_r+0x7c>)
 800d252:	62b3      	str	r3, [r6, #40]	; 0x28
 800d254:	89a3      	ldrh	r3, [r4, #12]
 800d256:	6020      	str	r0, [r4, #0]
 800d258:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d25c:	81a3      	strh	r3, [r4, #12]
 800d25e:	9b00      	ldr	r3, [sp, #0]
 800d260:	6163      	str	r3, [r4, #20]
 800d262:	9b01      	ldr	r3, [sp, #4]
 800d264:	6120      	str	r0, [r4, #16]
 800d266:	b15b      	cbz	r3, 800d280 <__smakebuf_r+0x74>
 800d268:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d26c:	4630      	mov	r0, r6
 800d26e:	f000 f885 	bl	800d37c <_isatty_r>
 800d272:	b128      	cbz	r0, 800d280 <__smakebuf_r+0x74>
 800d274:	89a3      	ldrh	r3, [r4, #12]
 800d276:	f023 0303 	bic.w	r3, r3, #3
 800d27a:	f043 0301 	orr.w	r3, r3, #1
 800d27e:	81a3      	strh	r3, [r4, #12]
 800d280:	89a0      	ldrh	r0, [r4, #12]
 800d282:	4305      	orrs	r5, r0
 800d284:	81a5      	strh	r5, [r4, #12]
 800d286:	e7cd      	b.n	800d224 <__smakebuf_r+0x18>
 800d288:	0800bc81 	.word	0x0800bc81

0800d28c <__ascii_mbtowc>:
 800d28c:	b082      	sub	sp, #8
 800d28e:	b901      	cbnz	r1, 800d292 <__ascii_mbtowc+0x6>
 800d290:	a901      	add	r1, sp, #4
 800d292:	b142      	cbz	r2, 800d2a6 <__ascii_mbtowc+0x1a>
 800d294:	b14b      	cbz	r3, 800d2aa <__ascii_mbtowc+0x1e>
 800d296:	7813      	ldrb	r3, [r2, #0]
 800d298:	600b      	str	r3, [r1, #0]
 800d29a:	7812      	ldrb	r2, [r2, #0]
 800d29c:	1e10      	subs	r0, r2, #0
 800d29e:	bf18      	it	ne
 800d2a0:	2001      	movne	r0, #1
 800d2a2:	b002      	add	sp, #8
 800d2a4:	4770      	bx	lr
 800d2a6:	4610      	mov	r0, r2
 800d2a8:	e7fb      	b.n	800d2a2 <__ascii_mbtowc+0x16>
 800d2aa:	f06f 0001 	mvn.w	r0, #1
 800d2ae:	e7f8      	b.n	800d2a2 <__ascii_mbtowc+0x16>

0800d2b0 <memmove>:
 800d2b0:	4288      	cmp	r0, r1
 800d2b2:	b510      	push	{r4, lr}
 800d2b4:	eb01 0402 	add.w	r4, r1, r2
 800d2b8:	d902      	bls.n	800d2c0 <memmove+0x10>
 800d2ba:	4284      	cmp	r4, r0
 800d2bc:	4623      	mov	r3, r4
 800d2be:	d807      	bhi.n	800d2d0 <memmove+0x20>
 800d2c0:	1e43      	subs	r3, r0, #1
 800d2c2:	42a1      	cmp	r1, r4
 800d2c4:	d008      	beq.n	800d2d8 <memmove+0x28>
 800d2c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d2ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d2ce:	e7f8      	b.n	800d2c2 <memmove+0x12>
 800d2d0:	4402      	add	r2, r0
 800d2d2:	4601      	mov	r1, r0
 800d2d4:	428a      	cmp	r2, r1
 800d2d6:	d100      	bne.n	800d2da <memmove+0x2a>
 800d2d8:	bd10      	pop	{r4, pc}
 800d2da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d2de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d2e2:	e7f7      	b.n	800d2d4 <memmove+0x24>

0800d2e4 <__malloc_lock>:
 800d2e4:	4801      	ldr	r0, [pc, #4]	; (800d2ec <__malloc_lock+0x8>)
 800d2e6:	f7fe bda2 	b.w	800be2e <__retarget_lock_acquire_recursive>
 800d2ea:	bf00      	nop
 800d2ec:	20005508 	.word	0x20005508

0800d2f0 <__malloc_unlock>:
 800d2f0:	4801      	ldr	r0, [pc, #4]	; (800d2f8 <__malloc_unlock+0x8>)
 800d2f2:	f7fe bd9d 	b.w	800be30 <__retarget_lock_release_recursive>
 800d2f6:	bf00      	nop
 800d2f8:	20005508 	.word	0x20005508

0800d2fc <_malloc_usable_size_r>:
 800d2fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d300:	1f18      	subs	r0, r3, #4
 800d302:	2b00      	cmp	r3, #0
 800d304:	bfbc      	itt	lt
 800d306:	580b      	ldrlt	r3, [r1, r0]
 800d308:	18c0      	addlt	r0, r0, r3
 800d30a:	4770      	bx	lr

0800d30c <_read_r>:
 800d30c:	b538      	push	{r3, r4, r5, lr}
 800d30e:	4d07      	ldr	r5, [pc, #28]	; (800d32c <_read_r+0x20>)
 800d310:	4604      	mov	r4, r0
 800d312:	4608      	mov	r0, r1
 800d314:	4611      	mov	r1, r2
 800d316:	2200      	movs	r2, #0
 800d318:	602a      	str	r2, [r5, #0]
 800d31a:	461a      	mov	r2, r3
 800d31c:	f7f6 f9bc 	bl	8003698 <_read>
 800d320:	1c43      	adds	r3, r0, #1
 800d322:	d102      	bne.n	800d32a <_read_r+0x1e>
 800d324:	682b      	ldr	r3, [r5, #0]
 800d326:	b103      	cbz	r3, 800d32a <_read_r+0x1e>
 800d328:	6023      	str	r3, [r4, #0]
 800d32a:	bd38      	pop	{r3, r4, r5, pc}
 800d32c:	20005514 	.word	0x20005514

0800d330 <__ascii_wctomb>:
 800d330:	b149      	cbz	r1, 800d346 <__ascii_wctomb+0x16>
 800d332:	2aff      	cmp	r2, #255	; 0xff
 800d334:	bf85      	ittet	hi
 800d336:	238a      	movhi	r3, #138	; 0x8a
 800d338:	6003      	strhi	r3, [r0, #0]
 800d33a:	700a      	strbls	r2, [r1, #0]
 800d33c:	f04f 30ff 	movhi.w	r0, #4294967295
 800d340:	bf98      	it	ls
 800d342:	2001      	movls	r0, #1
 800d344:	4770      	bx	lr
 800d346:	4608      	mov	r0, r1
 800d348:	4770      	bx	lr

0800d34a <abort>:
 800d34a:	b508      	push	{r3, lr}
 800d34c:	2006      	movs	r0, #6
 800d34e:	f000 f84d 	bl	800d3ec <raise>
 800d352:	2001      	movs	r0, #1
 800d354:	f7f6 f996 	bl	8003684 <_exit>

0800d358 <_fstat_r>:
 800d358:	b538      	push	{r3, r4, r5, lr}
 800d35a:	4d07      	ldr	r5, [pc, #28]	; (800d378 <_fstat_r+0x20>)
 800d35c:	2300      	movs	r3, #0
 800d35e:	4604      	mov	r4, r0
 800d360:	4608      	mov	r0, r1
 800d362:	4611      	mov	r1, r2
 800d364:	602b      	str	r3, [r5, #0]
 800d366:	f7f6 f9dc 	bl	8003722 <_fstat>
 800d36a:	1c43      	adds	r3, r0, #1
 800d36c:	d102      	bne.n	800d374 <_fstat_r+0x1c>
 800d36e:	682b      	ldr	r3, [r5, #0]
 800d370:	b103      	cbz	r3, 800d374 <_fstat_r+0x1c>
 800d372:	6023      	str	r3, [r4, #0]
 800d374:	bd38      	pop	{r3, r4, r5, pc}
 800d376:	bf00      	nop
 800d378:	20005514 	.word	0x20005514

0800d37c <_isatty_r>:
 800d37c:	b538      	push	{r3, r4, r5, lr}
 800d37e:	4d06      	ldr	r5, [pc, #24]	; (800d398 <_isatty_r+0x1c>)
 800d380:	2300      	movs	r3, #0
 800d382:	4604      	mov	r4, r0
 800d384:	4608      	mov	r0, r1
 800d386:	602b      	str	r3, [r5, #0]
 800d388:	f7f6 f9db 	bl	8003742 <_isatty>
 800d38c:	1c43      	adds	r3, r0, #1
 800d38e:	d102      	bne.n	800d396 <_isatty_r+0x1a>
 800d390:	682b      	ldr	r3, [r5, #0]
 800d392:	b103      	cbz	r3, 800d396 <_isatty_r+0x1a>
 800d394:	6023      	str	r3, [r4, #0]
 800d396:	bd38      	pop	{r3, r4, r5, pc}
 800d398:	20005514 	.word	0x20005514

0800d39c <_raise_r>:
 800d39c:	291f      	cmp	r1, #31
 800d39e:	b538      	push	{r3, r4, r5, lr}
 800d3a0:	4604      	mov	r4, r0
 800d3a2:	460d      	mov	r5, r1
 800d3a4:	d904      	bls.n	800d3b0 <_raise_r+0x14>
 800d3a6:	2316      	movs	r3, #22
 800d3a8:	6003      	str	r3, [r0, #0]
 800d3aa:	f04f 30ff 	mov.w	r0, #4294967295
 800d3ae:	bd38      	pop	{r3, r4, r5, pc}
 800d3b0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d3b2:	b112      	cbz	r2, 800d3ba <_raise_r+0x1e>
 800d3b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d3b8:	b94b      	cbnz	r3, 800d3ce <_raise_r+0x32>
 800d3ba:	4620      	mov	r0, r4
 800d3bc:	f000 f830 	bl	800d420 <_getpid_r>
 800d3c0:	462a      	mov	r2, r5
 800d3c2:	4601      	mov	r1, r0
 800d3c4:	4620      	mov	r0, r4
 800d3c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d3ca:	f000 b817 	b.w	800d3fc <_kill_r>
 800d3ce:	2b01      	cmp	r3, #1
 800d3d0:	d00a      	beq.n	800d3e8 <_raise_r+0x4c>
 800d3d2:	1c59      	adds	r1, r3, #1
 800d3d4:	d103      	bne.n	800d3de <_raise_r+0x42>
 800d3d6:	2316      	movs	r3, #22
 800d3d8:	6003      	str	r3, [r0, #0]
 800d3da:	2001      	movs	r0, #1
 800d3dc:	e7e7      	b.n	800d3ae <_raise_r+0x12>
 800d3de:	2400      	movs	r4, #0
 800d3e0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d3e4:	4628      	mov	r0, r5
 800d3e6:	4798      	blx	r3
 800d3e8:	2000      	movs	r0, #0
 800d3ea:	e7e0      	b.n	800d3ae <_raise_r+0x12>

0800d3ec <raise>:
 800d3ec:	4b02      	ldr	r3, [pc, #8]	; (800d3f8 <raise+0xc>)
 800d3ee:	4601      	mov	r1, r0
 800d3f0:	6818      	ldr	r0, [r3, #0]
 800d3f2:	f7ff bfd3 	b.w	800d39c <_raise_r>
 800d3f6:	bf00      	nop
 800d3f8:	2000001c 	.word	0x2000001c

0800d3fc <_kill_r>:
 800d3fc:	b538      	push	{r3, r4, r5, lr}
 800d3fe:	4d07      	ldr	r5, [pc, #28]	; (800d41c <_kill_r+0x20>)
 800d400:	2300      	movs	r3, #0
 800d402:	4604      	mov	r4, r0
 800d404:	4608      	mov	r0, r1
 800d406:	4611      	mov	r1, r2
 800d408:	602b      	str	r3, [r5, #0]
 800d40a:	f7f6 f92b 	bl	8003664 <_kill>
 800d40e:	1c43      	adds	r3, r0, #1
 800d410:	d102      	bne.n	800d418 <_kill_r+0x1c>
 800d412:	682b      	ldr	r3, [r5, #0]
 800d414:	b103      	cbz	r3, 800d418 <_kill_r+0x1c>
 800d416:	6023      	str	r3, [r4, #0]
 800d418:	bd38      	pop	{r3, r4, r5, pc}
 800d41a:	bf00      	nop
 800d41c:	20005514 	.word	0x20005514

0800d420 <_getpid_r>:
 800d420:	f7f6 b918 	b.w	8003654 <_getpid>
 800d424:	0000      	movs	r0, r0
	...

0800d428 <floor>:
 800d428:	ec51 0b10 	vmov	r0, r1, d0
 800d42c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d430:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800d434:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800d438:	2e13      	cmp	r6, #19
 800d43a:	ee10 5a10 	vmov	r5, s0
 800d43e:	ee10 8a10 	vmov	r8, s0
 800d442:	460c      	mov	r4, r1
 800d444:	dc32      	bgt.n	800d4ac <floor+0x84>
 800d446:	2e00      	cmp	r6, #0
 800d448:	da14      	bge.n	800d474 <floor+0x4c>
 800d44a:	a333      	add	r3, pc, #204	; (adr r3, 800d518 <floor+0xf0>)
 800d44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d450:	f7f2 ff1c 	bl	800028c <__adddf3>
 800d454:	2200      	movs	r2, #0
 800d456:	2300      	movs	r3, #0
 800d458:	f7f3 fb5e 	bl	8000b18 <__aeabi_dcmpgt>
 800d45c:	b138      	cbz	r0, 800d46e <floor+0x46>
 800d45e:	2c00      	cmp	r4, #0
 800d460:	da57      	bge.n	800d512 <floor+0xea>
 800d462:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800d466:	431d      	orrs	r5, r3
 800d468:	d001      	beq.n	800d46e <floor+0x46>
 800d46a:	4c2d      	ldr	r4, [pc, #180]	; (800d520 <floor+0xf8>)
 800d46c:	2500      	movs	r5, #0
 800d46e:	4621      	mov	r1, r4
 800d470:	4628      	mov	r0, r5
 800d472:	e025      	b.n	800d4c0 <floor+0x98>
 800d474:	4f2b      	ldr	r7, [pc, #172]	; (800d524 <floor+0xfc>)
 800d476:	4137      	asrs	r7, r6
 800d478:	ea01 0307 	and.w	r3, r1, r7
 800d47c:	4303      	orrs	r3, r0
 800d47e:	d01f      	beq.n	800d4c0 <floor+0x98>
 800d480:	a325      	add	r3, pc, #148	; (adr r3, 800d518 <floor+0xf0>)
 800d482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d486:	f7f2 ff01 	bl	800028c <__adddf3>
 800d48a:	2200      	movs	r2, #0
 800d48c:	2300      	movs	r3, #0
 800d48e:	f7f3 fb43 	bl	8000b18 <__aeabi_dcmpgt>
 800d492:	2800      	cmp	r0, #0
 800d494:	d0eb      	beq.n	800d46e <floor+0x46>
 800d496:	2c00      	cmp	r4, #0
 800d498:	bfbe      	ittt	lt
 800d49a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800d49e:	fa43 f606 	asrlt.w	r6, r3, r6
 800d4a2:	19a4      	addlt	r4, r4, r6
 800d4a4:	ea24 0407 	bic.w	r4, r4, r7
 800d4a8:	2500      	movs	r5, #0
 800d4aa:	e7e0      	b.n	800d46e <floor+0x46>
 800d4ac:	2e33      	cmp	r6, #51	; 0x33
 800d4ae:	dd0b      	ble.n	800d4c8 <floor+0xa0>
 800d4b0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800d4b4:	d104      	bne.n	800d4c0 <floor+0x98>
 800d4b6:	ee10 2a10 	vmov	r2, s0
 800d4ba:	460b      	mov	r3, r1
 800d4bc:	f7f2 fee6 	bl	800028c <__adddf3>
 800d4c0:	ec41 0b10 	vmov	d0, r0, r1
 800d4c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4c8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800d4cc:	f04f 33ff 	mov.w	r3, #4294967295
 800d4d0:	fa23 f707 	lsr.w	r7, r3, r7
 800d4d4:	4207      	tst	r7, r0
 800d4d6:	d0f3      	beq.n	800d4c0 <floor+0x98>
 800d4d8:	a30f      	add	r3, pc, #60	; (adr r3, 800d518 <floor+0xf0>)
 800d4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4de:	f7f2 fed5 	bl	800028c <__adddf3>
 800d4e2:	2200      	movs	r2, #0
 800d4e4:	2300      	movs	r3, #0
 800d4e6:	f7f3 fb17 	bl	8000b18 <__aeabi_dcmpgt>
 800d4ea:	2800      	cmp	r0, #0
 800d4ec:	d0bf      	beq.n	800d46e <floor+0x46>
 800d4ee:	2c00      	cmp	r4, #0
 800d4f0:	da02      	bge.n	800d4f8 <floor+0xd0>
 800d4f2:	2e14      	cmp	r6, #20
 800d4f4:	d103      	bne.n	800d4fe <floor+0xd6>
 800d4f6:	3401      	adds	r4, #1
 800d4f8:	ea25 0507 	bic.w	r5, r5, r7
 800d4fc:	e7b7      	b.n	800d46e <floor+0x46>
 800d4fe:	2301      	movs	r3, #1
 800d500:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800d504:	fa03 f606 	lsl.w	r6, r3, r6
 800d508:	4435      	add	r5, r6
 800d50a:	4545      	cmp	r5, r8
 800d50c:	bf38      	it	cc
 800d50e:	18e4      	addcc	r4, r4, r3
 800d510:	e7f2      	b.n	800d4f8 <floor+0xd0>
 800d512:	2500      	movs	r5, #0
 800d514:	462c      	mov	r4, r5
 800d516:	e7aa      	b.n	800d46e <floor+0x46>
 800d518:	8800759c 	.word	0x8800759c
 800d51c:	7e37e43c 	.word	0x7e37e43c
 800d520:	bff00000 	.word	0xbff00000
 800d524:	000fffff 	.word	0x000fffff

0800d528 <pow>:
 800d528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d52a:	ed2d 8b02 	vpush	{d8}
 800d52e:	eeb0 8a40 	vmov.f32	s16, s0
 800d532:	eef0 8a60 	vmov.f32	s17, s1
 800d536:	ec55 4b11 	vmov	r4, r5, d1
 800d53a:	f000 f865 	bl	800d608 <__ieee754_pow>
 800d53e:	4622      	mov	r2, r4
 800d540:	462b      	mov	r3, r5
 800d542:	4620      	mov	r0, r4
 800d544:	4629      	mov	r1, r5
 800d546:	ec57 6b10 	vmov	r6, r7, d0
 800d54a:	f7f3 faef 	bl	8000b2c <__aeabi_dcmpun>
 800d54e:	2800      	cmp	r0, #0
 800d550:	d13b      	bne.n	800d5ca <pow+0xa2>
 800d552:	ec51 0b18 	vmov	r0, r1, d8
 800d556:	2200      	movs	r2, #0
 800d558:	2300      	movs	r3, #0
 800d55a:	f7f3 fab5 	bl	8000ac8 <__aeabi_dcmpeq>
 800d55e:	b1b8      	cbz	r0, 800d590 <pow+0x68>
 800d560:	2200      	movs	r2, #0
 800d562:	2300      	movs	r3, #0
 800d564:	4620      	mov	r0, r4
 800d566:	4629      	mov	r1, r5
 800d568:	f7f3 faae 	bl	8000ac8 <__aeabi_dcmpeq>
 800d56c:	2800      	cmp	r0, #0
 800d56e:	d146      	bne.n	800d5fe <pow+0xd6>
 800d570:	ec45 4b10 	vmov	d0, r4, r5
 800d574:	f000 fe61 	bl	800e23a <finite>
 800d578:	b338      	cbz	r0, 800d5ca <pow+0xa2>
 800d57a:	2200      	movs	r2, #0
 800d57c:	2300      	movs	r3, #0
 800d57e:	4620      	mov	r0, r4
 800d580:	4629      	mov	r1, r5
 800d582:	f7f3 faab 	bl	8000adc <__aeabi_dcmplt>
 800d586:	b300      	cbz	r0, 800d5ca <pow+0xa2>
 800d588:	f7fc fdf8 	bl	800a17c <__errno>
 800d58c:	2322      	movs	r3, #34	; 0x22
 800d58e:	e01b      	b.n	800d5c8 <pow+0xa0>
 800d590:	ec47 6b10 	vmov	d0, r6, r7
 800d594:	f000 fe51 	bl	800e23a <finite>
 800d598:	b9e0      	cbnz	r0, 800d5d4 <pow+0xac>
 800d59a:	eeb0 0a48 	vmov.f32	s0, s16
 800d59e:	eef0 0a68 	vmov.f32	s1, s17
 800d5a2:	f000 fe4a 	bl	800e23a <finite>
 800d5a6:	b1a8      	cbz	r0, 800d5d4 <pow+0xac>
 800d5a8:	ec45 4b10 	vmov	d0, r4, r5
 800d5ac:	f000 fe45 	bl	800e23a <finite>
 800d5b0:	b180      	cbz	r0, 800d5d4 <pow+0xac>
 800d5b2:	4632      	mov	r2, r6
 800d5b4:	463b      	mov	r3, r7
 800d5b6:	4630      	mov	r0, r6
 800d5b8:	4639      	mov	r1, r7
 800d5ba:	f7f3 fab7 	bl	8000b2c <__aeabi_dcmpun>
 800d5be:	2800      	cmp	r0, #0
 800d5c0:	d0e2      	beq.n	800d588 <pow+0x60>
 800d5c2:	f7fc fddb 	bl	800a17c <__errno>
 800d5c6:	2321      	movs	r3, #33	; 0x21
 800d5c8:	6003      	str	r3, [r0, #0]
 800d5ca:	ecbd 8b02 	vpop	{d8}
 800d5ce:	ec47 6b10 	vmov	d0, r6, r7
 800d5d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d5d4:	2200      	movs	r2, #0
 800d5d6:	2300      	movs	r3, #0
 800d5d8:	4630      	mov	r0, r6
 800d5da:	4639      	mov	r1, r7
 800d5dc:	f7f3 fa74 	bl	8000ac8 <__aeabi_dcmpeq>
 800d5e0:	2800      	cmp	r0, #0
 800d5e2:	d0f2      	beq.n	800d5ca <pow+0xa2>
 800d5e4:	eeb0 0a48 	vmov.f32	s0, s16
 800d5e8:	eef0 0a68 	vmov.f32	s1, s17
 800d5ec:	f000 fe25 	bl	800e23a <finite>
 800d5f0:	2800      	cmp	r0, #0
 800d5f2:	d0ea      	beq.n	800d5ca <pow+0xa2>
 800d5f4:	ec45 4b10 	vmov	d0, r4, r5
 800d5f8:	f000 fe1f 	bl	800e23a <finite>
 800d5fc:	e7c3      	b.n	800d586 <pow+0x5e>
 800d5fe:	4f01      	ldr	r7, [pc, #4]	; (800d604 <pow+0xdc>)
 800d600:	2600      	movs	r6, #0
 800d602:	e7e2      	b.n	800d5ca <pow+0xa2>
 800d604:	3ff00000 	.word	0x3ff00000

0800d608 <__ieee754_pow>:
 800d608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d60c:	ed2d 8b06 	vpush	{d8-d10}
 800d610:	b089      	sub	sp, #36	; 0x24
 800d612:	ed8d 1b00 	vstr	d1, [sp]
 800d616:	e9dd 2900 	ldrd	r2, r9, [sp]
 800d61a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800d61e:	ea58 0102 	orrs.w	r1, r8, r2
 800d622:	ec57 6b10 	vmov	r6, r7, d0
 800d626:	d115      	bne.n	800d654 <__ieee754_pow+0x4c>
 800d628:	19b3      	adds	r3, r6, r6
 800d62a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800d62e:	4152      	adcs	r2, r2
 800d630:	4299      	cmp	r1, r3
 800d632:	4b89      	ldr	r3, [pc, #548]	; (800d858 <__ieee754_pow+0x250>)
 800d634:	4193      	sbcs	r3, r2
 800d636:	f080 84d2 	bcs.w	800dfde <__ieee754_pow+0x9d6>
 800d63a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d63e:	4630      	mov	r0, r6
 800d640:	4639      	mov	r1, r7
 800d642:	f7f2 fe23 	bl	800028c <__adddf3>
 800d646:	ec41 0b10 	vmov	d0, r0, r1
 800d64a:	b009      	add	sp, #36	; 0x24
 800d64c:	ecbd 8b06 	vpop	{d8-d10}
 800d650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d654:	4b81      	ldr	r3, [pc, #516]	; (800d85c <__ieee754_pow+0x254>)
 800d656:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800d65a:	429c      	cmp	r4, r3
 800d65c:	ee10 aa10 	vmov	sl, s0
 800d660:	463d      	mov	r5, r7
 800d662:	dc06      	bgt.n	800d672 <__ieee754_pow+0x6a>
 800d664:	d101      	bne.n	800d66a <__ieee754_pow+0x62>
 800d666:	2e00      	cmp	r6, #0
 800d668:	d1e7      	bne.n	800d63a <__ieee754_pow+0x32>
 800d66a:	4598      	cmp	r8, r3
 800d66c:	dc01      	bgt.n	800d672 <__ieee754_pow+0x6a>
 800d66e:	d10f      	bne.n	800d690 <__ieee754_pow+0x88>
 800d670:	b172      	cbz	r2, 800d690 <__ieee754_pow+0x88>
 800d672:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800d676:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800d67a:	ea55 050a 	orrs.w	r5, r5, sl
 800d67e:	d1dc      	bne.n	800d63a <__ieee754_pow+0x32>
 800d680:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d684:	18db      	adds	r3, r3, r3
 800d686:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800d68a:	4152      	adcs	r2, r2
 800d68c:	429d      	cmp	r5, r3
 800d68e:	e7d0      	b.n	800d632 <__ieee754_pow+0x2a>
 800d690:	2d00      	cmp	r5, #0
 800d692:	da3b      	bge.n	800d70c <__ieee754_pow+0x104>
 800d694:	4b72      	ldr	r3, [pc, #456]	; (800d860 <__ieee754_pow+0x258>)
 800d696:	4598      	cmp	r8, r3
 800d698:	dc51      	bgt.n	800d73e <__ieee754_pow+0x136>
 800d69a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800d69e:	4598      	cmp	r8, r3
 800d6a0:	f340 84ac 	ble.w	800dffc <__ieee754_pow+0x9f4>
 800d6a4:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d6a8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d6ac:	2b14      	cmp	r3, #20
 800d6ae:	dd0f      	ble.n	800d6d0 <__ieee754_pow+0xc8>
 800d6b0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800d6b4:	fa22 f103 	lsr.w	r1, r2, r3
 800d6b8:	fa01 f303 	lsl.w	r3, r1, r3
 800d6bc:	4293      	cmp	r3, r2
 800d6be:	f040 849d 	bne.w	800dffc <__ieee754_pow+0x9f4>
 800d6c2:	f001 0101 	and.w	r1, r1, #1
 800d6c6:	f1c1 0302 	rsb	r3, r1, #2
 800d6ca:	9304      	str	r3, [sp, #16]
 800d6cc:	b182      	cbz	r2, 800d6f0 <__ieee754_pow+0xe8>
 800d6ce:	e05f      	b.n	800d790 <__ieee754_pow+0x188>
 800d6d0:	2a00      	cmp	r2, #0
 800d6d2:	d15b      	bne.n	800d78c <__ieee754_pow+0x184>
 800d6d4:	f1c3 0314 	rsb	r3, r3, #20
 800d6d8:	fa48 f103 	asr.w	r1, r8, r3
 800d6dc:	fa01 f303 	lsl.w	r3, r1, r3
 800d6e0:	4543      	cmp	r3, r8
 800d6e2:	f040 8488 	bne.w	800dff6 <__ieee754_pow+0x9ee>
 800d6e6:	f001 0101 	and.w	r1, r1, #1
 800d6ea:	f1c1 0302 	rsb	r3, r1, #2
 800d6ee:	9304      	str	r3, [sp, #16]
 800d6f0:	4b5c      	ldr	r3, [pc, #368]	; (800d864 <__ieee754_pow+0x25c>)
 800d6f2:	4598      	cmp	r8, r3
 800d6f4:	d132      	bne.n	800d75c <__ieee754_pow+0x154>
 800d6f6:	f1b9 0f00 	cmp.w	r9, #0
 800d6fa:	f280 8478 	bge.w	800dfee <__ieee754_pow+0x9e6>
 800d6fe:	4959      	ldr	r1, [pc, #356]	; (800d864 <__ieee754_pow+0x25c>)
 800d700:	4632      	mov	r2, r6
 800d702:	463b      	mov	r3, r7
 800d704:	2000      	movs	r0, #0
 800d706:	f7f3 f8a1 	bl	800084c <__aeabi_ddiv>
 800d70a:	e79c      	b.n	800d646 <__ieee754_pow+0x3e>
 800d70c:	2300      	movs	r3, #0
 800d70e:	9304      	str	r3, [sp, #16]
 800d710:	2a00      	cmp	r2, #0
 800d712:	d13d      	bne.n	800d790 <__ieee754_pow+0x188>
 800d714:	4b51      	ldr	r3, [pc, #324]	; (800d85c <__ieee754_pow+0x254>)
 800d716:	4598      	cmp	r8, r3
 800d718:	d1ea      	bne.n	800d6f0 <__ieee754_pow+0xe8>
 800d71a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800d71e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800d722:	ea53 030a 	orrs.w	r3, r3, sl
 800d726:	f000 845a 	beq.w	800dfde <__ieee754_pow+0x9d6>
 800d72a:	4b4f      	ldr	r3, [pc, #316]	; (800d868 <__ieee754_pow+0x260>)
 800d72c:	429c      	cmp	r4, r3
 800d72e:	dd08      	ble.n	800d742 <__ieee754_pow+0x13a>
 800d730:	f1b9 0f00 	cmp.w	r9, #0
 800d734:	f2c0 8457 	blt.w	800dfe6 <__ieee754_pow+0x9de>
 800d738:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d73c:	e783      	b.n	800d646 <__ieee754_pow+0x3e>
 800d73e:	2302      	movs	r3, #2
 800d740:	e7e5      	b.n	800d70e <__ieee754_pow+0x106>
 800d742:	f1b9 0f00 	cmp.w	r9, #0
 800d746:	f04f 0000 	mov.w	r0, #0
 800d74a:	f04f 0100 	mov.w	r1, #0
 800d74e:	f6bf af7a 	bge.w	800d646 <__ieee754_pow+0x3e>
 800d752:	e9dd 0300 	ldrd	r0, r3, [sp]
 800d756:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d75a:	e774      	b.n	800d646 <__ieee754_pow+0x3e>
 800d75c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800d760:	d106      	bne.n	800d770 <__ieee754_pow+0x168>
 800d762:	4632      	mov	r2, r6
 800d764:	463b      	mov	r3, r7
 800d766:	4630      	mov	r0, r6
 800d768:	4639      	mov	r1, r7
 800d76a:	f7f2 ff45 	bl	80005f8 <__aeabi_dmul>
 800d76e:	e76a      	b.n	800d646 <__ieee754_pow+0x3e>
 800d770:	4b3e      	ldr	r3, [pc, #248]	; (800d86c <__ieee754_pow+0x264>)
 800d772:	4599      	cmp	r9, r3
 800d774:	d10c      	bne.n	800d790 <__ieee754_pow+0x188>
 800d776:	2d00      	cmp	r5, #0
 800d778:	db0a      	blt.n	800d790 <__ieee754_pow+0x188>
 800d77a:	ec47 6b10 	vmov	d0, r6, r7
 800d77e:	b009      	add	sp, #36	; 0x24
 800d780:	ecbd 8b06 	vpop	{d8-d10}
 800d784:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d788:	f000 bc6c 	b.w	800e064 <__ieee754_sqrt>
 800d78c:	2300      	movs	r3, #0
 800d78e:	9304      	str	r3, [sp, #16]
 800d790:	ec47 6b10 	vmov	d0, r6, r7
 800d794:	f000 fd48 	bl	800e228 <fabs>
 800d798:	ec51 0b10 	vmov	r0, r1, d0
 800d79c:	f1ba 0f00 	cmp.w	sl, #0
 800d7a0:	d129      	bne.n	800d7f6 <__ieee754_pow+0x1ee>
 800d7a2:	b124      	cbz	r4, 800d7ae <__ieee754_pow+0x1a6>
 800d7a4:	4b2f      	ldr	r3, [pc, #188]	; (800d864 <__ieee754_pow+0x25c>)
 800d7a6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800d7aa:	429a      	cmp	r2, r3
 800d7ac:	d123      	bne.n	800d7f6 <__ieee754_pow+0x1ee>
 800d7ae:	f1b9 0f00 	cmp.w	r9, #0
 800d7b2:	da05      	bge.n	800d7c0 <__ieee754_pow+0x1b8>
 800d7b4:	4602      	mov	r2, r0
 800d7b6:	460b      	mov	r3, r1
 800d7b8:	2000      	movs	r0, #0
 800d7ba:	492a      	ldr	r1, [pc, #168]	; (800d864 <__ieee754_pow+0x25c>)
 800d7bc:	f7f3 f846 	bl	800084c <__aeabi_ddiv>
 800d7c0:	2d00      	cmp	r5, #0
 800d7c2:	f6bf af40 	bge.w	800d646 <__ieee754_pow+0x3e>
 800d7c6:	9b04      	ldr	r3, [sp, #16]
 800d7c8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800d7cc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d7d0:	4323      	orrs	r3, r4
 800d7d2:	d108      	bne.n	800d7e6 <__ieee754_pow+0x1de>
 800d7d4:	4602      	mov	r2, r0
 800d7d6:	460b      	mov	r3, r1
 800d7d8:	4610      	mov	r0, r2
 800d7da:	4619      	mov	r1, r3
 800d7dc:	f7f2 fd54 	bl	8000288 <__aeabi_dsub>
 800d7e0:	4602      	mov	r2, r0
 800d7e2:	460b      	mov	r3, r1
 800d7e4:	e78f      	b.n	800d706 <__ieee754_pow+0xfe>
 800d7e6:	9b04      	ldr	r3, [sp, #16]
 800d7e8:	2b01      	cmp	r3, #1
 800d7ea:	f47f af2c 	bne.w	800d646 <__ieee754_pow+0x3e>
 800d7ee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d7f2:	4619      	mov	r1, r3
 800d7f4:	e727      	b.n	800d646 <__ieee754_pow+0x3e>
 800d7f6:	0feb      	lsrs	r3, r5, #31
 800d7f8:	3b01      	subs	r3, #1
 800d7fa:	9306      	str	r3, [sp, #24]
 800d7fc:	9a06      	ldr	r2, [sp, #24]
 800d7fe:	9b04      	ldr	r3, [sp, #16]
 800d800:	4313      	orrs	r3, r2
 800d802:	d102      	bne.n	800d80a <__ieee754_pow+0x202>
 800d804:	4632      	mov	r2, r6
 800d806:	463b      	mov	r3, r7
 800d808:	e7e6      	b.n	800d7d8 <__ieee754_pow+0x1d0>
 800d80a:	4b19      	ldr	r3, [pc, #100]	; (800d870 <__ieee754_pow+0x268>)
 800d80c:	4598      	cmp	r8, r3
 800d80e:	f340 80fb 	ble.w	800da08 <__ieee754_pow+0x400>
 800d812:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800d816:	4598      	cmp	r8, r3
 800d818:	4b13      	ldr	r3, [pc, #76]	; (800d868 <__ieee754_pow+0x260>)
 800d81a:	dd0c      	ble.n	800d836 <__ieee754_pow+0x22e>
 800d81c:	429c      	cmp	r4, r3
 800d81e:	dc0f      	bgt.n	800d840 <__ieee754_pow+0x238>
 800d820:	f1b9 0f00 	cmp.w	r9, #0
 800d824:	da0f      	bge.n	800d846 <__ieee754_pow+0x23e>
 800d826:	2000      	movs	r0, #0
 800d828:	b009      	add	sp, #36	; 0x24
 800d82a:	ecbd 8b06 	vpop	{d8-d10}
 800d82e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d832:	f000 bcf0 	b.w	800e216 <__math_oflow>
 800d836:	429c      	cmp	r4, r3
 800d838:	dbf2      	blt.n	800d820 <__ieee754_pow+0x218>
 800d83a:	4b0a      	ldr	r3, [pc, #40]	; (800d864 <__ieee754_pow+0x25c>)
 800d83c:	429c      	cmp	r4, r3
 800d83e:	dd19      	ble.n	800d874 <__ieee754_pow+0x26c>
 800d840:	f1b9 0f00 	cmp.w	r9, #0
 800d844:	dcef      	bgt.n	800d826 <__ieee754_pow+0x21e>
 800d846:	2000      	movs	r0, #0
 800d848:	b009      	add	sp, #36	; 0x24
 800d84a:	ecbd 8b06 	vpop	{d8-d10}
 800d84e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d852:	f000 bcd7 	b.w	800e204 <__math_uflow>
 800d856:	bf00      	nop
 800d858:	fff00000 	.word	0xfff00000
 800d85c:	7ff00000 	.word	0x7ff00000
 800d860:	433fffff 	.word	0x433fffff
 800d864:	3ff00000 	.word	0x3ff00000
 800d868:	3fefffff 	.word	0x3fefffff
 800d86c:	3fe00000 	.word	0x3fe00000
 800d870:	41e00000 	.word	0x41e00000
 800d874:	4b60      	ldr	r3, [pc, #384]	; (800d9f8 <__ieee754_pow+0x3f0>)
 800d876:	2200      	movs	r2, #0
 800d878:	f7f2 fd06 	bl	8000288 <__aeabi_dsub>
 800d87c:	a354      	add	r3, pc, #336	; (adr r3, 800d9d0 <__ieee754_pow+0x3c8>)
 800d87e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d882:	4604      	mov	r4, r0
 800d884:	460d      	mov	r5, r1
 800d886:	f7f2 feb7 	bl	80005f8 <__aeabi_dmul>
 800d88a:	a353      	add	r3, pc, #332	; (adr r3, 800d9d8 <__ieee754_pow+0x3d0>)
 800d88c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d890:	4606      	mov	r6, r0
 800d892:	460f      	mov	r7, r1
 800d894:	4620      	mov	r0, r4
 800d896:	4629      	mov	r1, r5
 800d898:	f7f2 feae 	bl	80005f8 <__aeabi_dmul>
 800d89c:	4b57      	ldr	r3, [pc, #348]	; (800d9fc <__ieee754_pow+0x3f4>)
 800d89e:	4682      	mov	sl, r0
 800d8a0:	468b      	mov	fp, r1
 800d8a2:	2200      	movs	r2, #0
 800d8a4:	4620      	mov	r0, r4
 800d8a6:	4629      	mov	r1, r5
 800d8a8:	f7f2 fea6 	bl	80005f8 <__aeabi_dmul>
 800d8ac:	4602      	mov	r2, r0
 800d8ae:	460b      	mov	r3, r1
 800d8b0:	a14b      	add	r1, pc, #300	; (adr r1, 800d9e0 <__ieee754_pow+0x3d8>)
 800d8b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d8b6:	f7f2 fce7 	bl	8000288 <__aeabi_dsub>
 800d8ba:	4622      	mov	r2, r4
 800d8bc:	462b      	mov	r3, r5
 800d8be:	f7f2 fe9b 	bl	80005f8 <__aeabi_dmul>
 800d8c2:	4602      	mov	r2, r0
 800d8c4:	460b      	mov	r3, r1
 800d8c6:	2000      	movs	r0, #0
 800d8c8:	494d      	ldr	r1, [pc, #308]	; (800da00 <__ieee754_pow+0x3f8>)
 800d8ca:	f7f2 fcdd 	bl	8000288 <__aeabi_dsub>
 800d8ce:	4622      	mov	r2, r4
 800d8d0:	4680      	mov	r8, r0
 800d8d2:	4689      	mov	r9, r1
 800d8d4:	462b      	mov	r3, r5
 800d8d6:	4620      	mov	r0, r4
 800d8d8:	4629      	mov	r1, r5
 800d8da:	f7f2 fe8d 	bl	80005f8 <__aeabi_dmul>
 800d8de:	4602      	mov	r2, r0
 800d8e0:	460b      	mov	r3, r1
 800d8e2:	4640      	mov	r0, r8
 800d8e4:	4649      	mov	r1, r9
 800d8e6:	f7f2 fe87 	bl	80005f8 <__aeabi_dmul>
 800d8ea:	a33f      	add	r3, pc, #252	; (adr r3, 800d9e8 <__ieee754_pow+0x3e0>)
 800d8ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8f0:	f7f2 fe82 	bl	80005f8 <__aeabi_dmul>
 800d8f4:	4602      	mov	r2, r0
 800d8f6:	460b      	mov	r3, r1
 800d8f8:	4650      	mov	r0, sl
 800d8fa:	4659      	mov	r1, fp
 800d8fc:	f7f2 fcc4 	bl	8000288 <__aeabi_dsub>
 800d900:	4602      	mov	r2, r0
 800d902:	460b      	mov	r3, r1
 800d904:	4680      	mov	r8, r0
 800d906:	4689      	mov	r9, r1
 800d908:	4630      	mov	r0, r6
 800d90a:	4639      	mov	r1, r7
 800d90c:	f7f2 fcbe 	bl	800028c <__adddf3>
 800d910:	2000      	movs	r0, #0
 800d912:	4632      	mov	r2, r6
 800d914:	463b      	mov	r3, r7
 800d916:	4604      	mov	r4, r0
 800d918:	460d      	mov	r5, r1
 800d91a:	f7f2 fcb5 	bl	8000288 <__aeabi_dsub>
 800d91e:	4602      	mov	r2, r0
 800d920:	460b      	mov	r3, r1
 800d922:	4640      	mov	r0, r8
 800d924:	4649      	mov	r1, r9
 800d926:	f7f2 fcaf 	bl	8000288 <__aeabi_dsub>
 800d92a:	9b04      	ldr	r3, [sp, #16]
 800d92c:	9a06      	ldr	r2, [sp, #24]
 800d92e:	3b01      	subs	r3, #1
 800d930:	4313      	orrs	r3, r2
 800d932:	4682      	mov	sl, r0
 800d934:	468b      	mov	fp, r1
 800d936:	f040 81e7 	bne.w	800dd08 <__ieee754_pow+0x700>
 800d93a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800d9f0 <__ieee754_pow+0x3e8>
 800d93e:	eeb0 8a47 	vmov.f32	s16, s14
 800d942:	eef0 8a67 	vmov.f32	s17, s15
 800d946:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d94a:	2600      	movs	r6, #0
 800d94c:	4632      	mov	r2, r6
 800d94e:	463b      	mov	r3, r7
 800d950:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d954:	f7f2 fc98 	bl	8000288 <__aeabi_dsub>
 800d958:	4622      	mov	r2, r4
 800d95a:	462b      	mov	r3, r5
 800d95c:	f7f2 fe4c 	bl	80005f8 <__aeabi_dmul>
 800d960:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d964:	4680      	mov	r8, r0
 800d966:	4689      	mov	r9, r1
 800d968:	4650      	mov	r0, sl
 800d96a:	4659      	mov	r1, fp
 800d96c:	f7f2 fe44 	bl	80005f8 <__aeabi_dmul>
 800d970:	4602      	mov	r2, r0
 800d972:	460b      	mov	r3, r1
 800d974:	4640      	mov	r0, r8
 800d976:	4649      	mov	r1, r9
 800d978:	f7f2 fc88 	bl	800028c <__adddf3>
 800d97c:	4632      	mov	r2, r6
 800d97e:	463b      	mov	r3, r7
 800d980:	4680      	mov	r8, r0
 800d982:	4689      	mov	r9, r1
 800d984:	4620      	mov	r0, r4
 800d986:	4629      	mov	r1, r5
 800d988:	f7f2 fe36 	bl	80005f8 <__aeabi_dmul>
 800d98c:	460b      	mov	r3, r1
 800d98e:	4604      	mov	r4, r0
 800d990:	460d      	mov	r5, r1
 800d992:	4602      	mov	r2, r0
 800d994:	4649      	mov	r1, r9
 800d996:	4640      	mov	r0, r8
 800d998:	f7f2 fc78 	bl	800028c <__adddf3>
 800d99c:	4b19      	ldr	r3, [pc, #100]	; (800da04 <__ieee754_pow+0x3fc>)
 800d99e:	4299      	cmp	r1, r3
 800d9a0:	ec45 4b19 	vmov	d9, r4, r5
 800d9a4:	4606      	mov	r6, r0
 800d9a6:	460f      	mov	r7, r1
 800d9a8:	468b      	mov	fp, r1
 800d9aa:	f340 82f1 	ble.w	800df90 <__ieee754_pow+0x988>
 800d9ae:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800d9b2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800d9b6:	4303      	orrs	r3, r0
 800d9b8:	f000 81e4 	beq.w	800dd84 <__ieee754_pow+0x77c>
 800d9bc:	ec51 0b18 	vmov	r0, r1, d8
 800d9c0:	2200      	movs	r2, #0
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	f7f3 f88a 	bl	8000adc <__aeabi_dcmplt>
 800d9c8:	3800      	subs	r0, #0
 800d9ca:	bf18      	it	ne
 800d9cc:	2001      	movne	r0, #1
 800d9ce:	e72b      	b.n	800d828 <__ieee754_pow+0x220>
 800d9d0:	60000000 	.word	0x60000000
 800d9d4:	3ff71547 	.word	0x3ff71547
 800d9d8:	f85ddf44 	.word	0xf85ddf44
 800d9dc:	3e54ae0b 	.word	0x3e54ae0b
 800d9e0:	55555555 	.word	0x55555555
 800d9e4:	3fd55555 	.word	0x3fd55555
 800d9e8:	652b82fe 	.word	0x652b82fe
 800d9ec:	3ff71547 	.word	0x3ff71547
 800d9f0:	00000000 	.word	0x00000000
 800d9f4:	bff00000 	.word	0xbff00000
 800d9f8:	3ff00000 	.word	0x3ff00000
 800d9fc:	3fd00000 	.word	0x3fd00000
 800da00:	3fe00000 	.word	0x3fe00000
 800da04:	408fffff 	.word	0x408fffff
 800da08:	4bd5      	ldr	r3, [pc, #852]	; (800dd60 <__ieee754_pow+0x758>)
 800da0a:	402b      	ands	r3, r5
 800da0c:	2200      	movs	r2, #0
 800da0e:	b92b      	cbnz	r3, 800da1c <__ieee754_pow+0x414>
 800da10:	4bd4      	ldr	r3, [pc, #848]	; (800dd64 <__ieee754_pow+0x75c>)
 800da12:	f7f2 fdf1 	bl	80005f8 <__aeabi_dmul>
 800da16:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800da1a:	460c      	mov	r4, r1
 800da1c:	1523      	asrs	r3, r4, #20
 800da1e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800da22:	4413      	add	r3, r2
 800da24:	9305      	str	r3, [sp, #20]
 800da26:	4bd0      	ldr	r3, [pc, #832]	; (800dd68 <__ieee754_pow+0x760>)
 800da28:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800da2c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800da30:	429c      	cmp	r4, r3
 800da32:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800da36:	dd08      	ble.n	800da4a <__ieee754_pow+0x442>
 800da38:	4bcc      	ldr	r3, [pc, #816]	; (800dd6c <__ieee754_pow+0x764>)
 800da3a:	429c      	cmp	r4, r3
 800da3c:	f340 8162 	ble.w	800dd04 <__ieee754_pow+0x6fc>
 800da40:	9b05      	ldr	r3, [sp, #20]
 800da42:	3301      	adds	r3, #1
 800da44:	9305      	str	r3, [sp, #20]
 800da46:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800da4a:	2400      	movs	r4, #0
 800da4c:	00e3      	lsls	r3, r4, #3
 800da4e:	9307      	str	r3, [sp, #28]
 800da50:	4bc7      	ldr	r3, [pc, #796]	; (800dd70 <__ieee754_pow+0x768>)
 800da52:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800da56:	ed93 7b00 	vldr	d7, [r3]
 800da5a:	4629      	mov	r1, r5
 800da5c:	ec53 2b17 	vmov	r2, r3, d7
 800da60:	eeb0 9a47 	vmov.f32	s18, s14
 800da64:	eef0 9a67 	vmov.f32	s19, s15
 800da68:	4682      	mov	sl, r0
 800da6a:	f7f2 fc0d 	bl	8000288 <__aeabi_dsub>
 800da6e:	4652      	mov	r2, sl
 800da70:	4606      	mov	r6, r0
 800da72:	460f      	mov	r7, r1
 800da74:	462b      	mov	r3, r5
 800da76:	ec51 0b19 	vmov	r0, r1, d9
 800da7a:	f7f2 fc07 	bl	800028c <__adddf3>
 800da7e:	4602      	mov	r2, r0
 800da80:	460b      	mov	r3, r1
 800da82:	2000      	movs	r0, #0
 800da84:	49bb      	ldr	r1, [pc, #748]	; (800dd74 <__ieee754_pow+0x76c>)
 800da86:	f7f2 fee1 	bl	800084c <__aeabi_ddiv>
 800da8a:	ec41 0b1a 	vmov	d10, r0, r1
 800da8e:	4602      	mov	r2, r0
 800da90:	460b      	mov	r3, r1
 800da92:	4630      	mov	r0, r6
 800da94:	4639      	mov	r1, r7
 800da96:	f7f2 fdaf 	bl	80005f8 <__aeabi_dmul>
 800da9a:	2300      	movs	r3, #0
 800da9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800daa0:	9302      	str	r3, [sp, #8]
 800daa2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800daa6:	46ab      	mov	fp, r5
 800daa8:	106d      	asrs	r5, r5, #1
 800daaa:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800daae:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800dab2:	ec41 0b18 	vmov	d8, r0, r1
 800dab6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800daba:	2200      	movs	r2, #0
 800dabc:	4640      	mov	r0, r8
 800dabe:	4649      	mov	r1, r9
 800dac0:	4614      	mov	r4, r2
 800dac2:	461d      	mov	r5, r3
 800dac4:	f7f2 fd98 	bl	80005f8 <__aeabi_dmul>
 800dac8:	4602      	mov	r2, r0
 800daca:	460b      	mov	r3, r1
 800dacc:	4630      	mov	r0, r6
 800dace:	4639      	mov	r1, r7
 800dad0:	f7f2 fbda 	bl	8000288 <__aeabi_dsub>
 800dad4:	ec53 2b19 	vmov	r2, r3, d9
 800dad8:	4606      	mov	r6, r0
 800dada:	460f      	mov	r7, r1
 800dadc:	4620      	mov	r0, r4
 800dade:	4629      	mov	r1, r5
 800dae0:	f7f2 fbd2 	bl	8000288 <__aeabi_dsub>
 800dae4:	4602      	mov	r2, r0
 800dae6:	460b      	mov	r3, r1
 800dae8:	4650      	mov	r0, sl
 800daea:	4659      	mov	r1, fp
 800daec:	f7f2 fbcc 	bl	8000288 <__aeabi_dsub>
 800daf0:	4642      	mov	r2, r8
 800daf2:	464b      	mov	r3, r9
 800daf4:	f7f2 fd80 	bl	80005f8 <__aeabi_dmul>
 800daf8:	4602      	mov	r2, r0
 800dafa:	460b      	mov	r3, r1
 800dafc:	4630      	mov	r0, r6
 800dafe:	4639      	mov	r1, r7
 800db00:	f7f2 fbc2 	bl	8000288 <__aeabi_dsub>
 800db04:	ec53 2b1a 	vmov	r2, r3, d10
 800db08:	f7f2 fd76 	bl	80005f8 <__aeabi_dmul>
 800db0c:	ec53 2b18 	vmov	r2, r3, d8
 800db10:	ec41 0b19 	vmov	d9, r0, r1
 800db14:	ec51 0b18 	vmov	r0, r1, d8
 800db18:	f7f2 fd6e 	bl	80005f8 <__aeabi_dmul>
 800db1c:	a37c      	add	r3, pc, #496	; (adr r3, 800dd10 <__ieee754_pow+0x708>)
 800db1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db22:	4604      	mov	r4, r0
 800db24:	460d      	mov	r5, r1
 800db26:	f7f2 fd67 	bl	80005f8 <__aeabi_dmul>
 800db2a:	a37b      	add	r3, pc, #492	; (adr r3, 800dd18 <__ieee754_pow+0x710>)
 800db2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db30:	f7f2 fbac 	bl	800028c <__adddf3>
 800db34:	4622      	mov	r2, r4
 800db36:	462b      	mov	r3, r5
 800db38:	f7f2 fd5e 	bl	80005f8 <__aeabi_dmul>
 800db3c:	a378      	add	r3, pc, #480	; (adr r3, 800dd20 <__ieee754_pow+0x718>)
 800db3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db42:	f7f2 fba3 	bl	800028c <__adddf3>
 800db46:	4622      	mov	r2, r4
 800db48:	462b      	mov	r3, r5
 800db4a:	f7f2 fd55 	bl	80005f8 <__aeabi_dmul>
 800db4e:	a376      	add	r3, pc, #472	; (adr r3, 800dd28 <__ieee754_pow+0x720>)
 800db50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db54:	f7f2 fb9a 	bl	800028c <__adddf3>
 800db58:	4622      	mov	r2, r4
 800db5a:	462b      	mov	r3, r5
 800db5c:	f7f2 fd4c 	bl	80005f8 <__aeabi_dmul>
 800db60:	a373      	add	r3, pc, #460	; (adr r3, 800dd30 <__ieee754_pow+0x728>)
 800db62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db66:	f7f2 fb91 	bl	800028c <__adddf3>
 800db6a:	4622      	mov	r2, r4
 800db6c:	462b      	mov	r3, r5
 800db6e:	f7f2 fd43 	bl	80005f8 <__aeabi_dmul>
 800db72:	a371      	add	r3, pc, #452	; (adr r3, 800dd38 <__ieee754_pow+0x730>)
 800db74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db78:	f7f2 fb88 	bl	800028c <__adddf3>
 800db7c:	4622      	mov	r2, r4
 800db7e:	4606      	mov	r6, r0
 800db80:	460f      	mov	r7, r1
 800db82:	462b      	mov	r3, r5
 800db84:	4620      	mov	r0, r4
 800db86:	4629      	mov	r1, r5
 800db88:	f7f2 fd36 	bl	80005f8 <__aeabi_dmul>
 800db8c:	4602      	mov	r2, r0
 800db8e:	460b      	mov	r3, r1
 800db90:	4630      	mov	r0, r6
 800db92:	4639      	mov	r1, r7
 800db94:	f7f2 fd30 	bl	80005f8 <__aeabi_dmul>
 800db98:	4642      	mov	r2, r8
 800db9a:	4604      	mov	r4, r0
 800db9c:	460d      	mov	r5, r1
 800db9e:	464b      	mov	r3, r9
 800dba0:	ec51 0b18 	vmov	r0, r1, d8
 800dba4:	f7f2 fb72 	bl	800028c <__adddf3>
 800dba8:	ec53 2b19 	vmov	r2, r3, d9
 800dbac:	f7f2 fd24 	bl	80005f8 <__aeabi_dmul>
 800dbb0:	4622      	mov	r2, r4
 800dbb2:	462b      	mov	r3, r5
 800dbb4:	f7f2 fb6a 	bl	800028c <__adddf3>
 800dbb8:	4642      	mov	r2, r8
 800dbba:	4682      	mov	sl, r0
 800dbbc:	468b      	mov	fp, r1
 800dbbe:	464b      	mov	r3, r9
 800dbc0:	4640      	mov	r0, r8
 800dbc2:	4649      	mov	r1, r9
 800dbc4:	f7f2 fd18 	bl	80005f8 <__aeabi_dmul>
 800dbc8:	4b6b      	ldr	r3, [pc, #428]	; (800dd78 <__ieee754_pow+0x770>)
 800dbca:	2200      	movs	r2, #0
 800dbcc:	4606      	mov	r6, r0
 800dbce:	460f      	mov	r7, r1
 800dbd0:	f7f2 fb5c 	bl	800028c <__adddf3>
 800dbd4:	4652      	mov	r2, sl
 800dbd6:	465b      	mov	r3, fp
 800dbd8:	f7f2 fb58 	bl	800028c <__adddf3>
 800dbdc:	2000      	movs	r0, #0
 800dbde:	4604      	mov	r4, r0
 800dbe0:	460d      	mov	r5, r1
 800dbe2:	4602      	mov	r2, r0
 800dbe4:	460b      	mov	r3, r1
 800dbe6:	4640      	mov	r0, r8
 800dbe8:	4649      	mov	r1, r9
 800dbea:	f7f2 fd05 	bl	80005f8 <__aeabi_dmul>
 800dbee:	4b62      	ldr	r3, [pc, #392]	; (800dd78 <__ieee754_pow+0x770>)
 800dbf0:	4680      	mov	r8, r0
 800dbf2:	4689      	mov	r9, r1
 800dbf4:	2200      	movs	r2, #0
 800dbf6:	4620      	mov	r0, r4
 800dbf8:	4629      	mov	r1, r5
 800dbfa:	f7f2 fb45 	bl	8000288 <__aeabi_dsub>
 800dbfe:	4632      	mov	r2, r6
 800dc00:	463b      	mov	r3, r7
 800dc02:	f7f2 fb41 	bl	8000288 <__aeabi_dsub>
 800dc06:	4602      	mov	r2, r0
 800dc08:	460b      	mov	r3, r1
 800dc0a:	4650      	mov	r0, sl
 800dc0c:	4659      	mov	r1, fp
 800dc0e:	f7f2 fb3b 	bl	8000288 <__aeabi_dsub>
 800dc12:	ec53 2b18 	vmov	r2, r3, d8
 800dc16:	f7f2 fcef 	bl	80005f8 <__aeabi_dmul>
 800dc1a:	4622      	mov	r2, r4
 800dc1c:	4606      	mov	r6, r0
 800dc1e:	460f      	mov	r7, r1
 800dc20:	462b      	mov	r3, r5
 800dc22:	ec51 0b19 	vmov	r0, r1, d9
 800dc26:	f7f2 fce7 	bl	80005f8 <__aeabi_dmul>
 800dc2a:	4602      	mov	r2, r0
 800dc2c:	460b      	mov	r3, r1
 800dc2e:	4630      	mov	r0, r6
 800dc30:	4639      	mov	r1, r7
 800dc32:	f7f2 fb2b 	bl	800028c <__adddf3>
 800dc36:	4606      	mov	r6, r0
 800dc38:	460f      	mov	r7, r1
 800dc3a:	4602      	mov	r2, r0
 800dc3c:	460b      	mov	r3, r1
 800dc3e:	4640      	mov	r0, r8
 800dc40:	4649      	mov	r1, r9
 800dc42:	f7f2 fb23 	bl	800028c <__adddf3>
 800dc46:	a33e      	add	r3, pc, #248	; (adr r3, 800dd40 <__ieee754_pow+0x738>)
 800dc48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc4c:	2000      	movs	r0, #0
 800dc4e:	4604      	mov	r4, r0
 800dc50:	460d      	mov	r5, r1
 800dc52:	f7f2 fcd1 	bl	80005f8 <__aeabi_dmul>
 800dc56:	4642      	mov	r2, r8
 800dc58:	ec41 0b18 	vmov	d8, r0, r1
 800dc5c:	464b      	mov	r3, r9
 800dc5e:	4620      	mov	r0, r4
 800dc60:	4629      	mov	r1, r5
 800dc62:	f7f2 fb11 	bl	8000288 <__aeabi_dsub>
 800dc66:	4602      	mov	r2, r0
 800dc68:	460b      	mov	r3, r1
 800dc6a:	4630      	mov	r0, r6
 800dc6c:	4639      	mov	r1, r7
 800dc6e:	f7f2 fb0b 	bl	8000288 <__aeabi_dsub>
 800dc72:	a335      	add	r3, pc, #212	; (adr r3, 800dd48 <__ieee754_pow+0x740>)
 800dc74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc78:	f7f2 fcbe 	bl	80005f8 <__aeabi_dmul>
 800dc7c:	a334      	add	r3, pc, #208	; (adr r3, 800dd50 <__ieee754_pow+0x748>)
 800dc7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc82:	4606      	mov	r6, r0
 800dc84:	460f      	mov	r7, r1
 800dc86:	4620      	mov	r0, r4
 800dc88:	4629      	mov	r1, r5
 800dc8a:	f7f2 fcb5 	bl	80005f8 <__aeabi_dmul>
 800dc8e:	4602      	mov	r2, r0
 800dc90:	460b      	mov	r3, r1
 800dc92:	4630      	mov	r0, r6
 800dc94:	4639      	mov	r1, r7
 800dc96:	f7f2 faf9 	bl	800028c <__adddf3>
 800dc9a:	9a07      	ldr	r2, [sp, #28]
 800dc9c:	4b37      	ldr	r3, [pc, #220]	; (800dd7c <__ieee754_pow+0x774>)
 800dc9e:	4413      	add	r3, r2
 800dca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dca4:	f7f2 faf2 	bl	800028c <__adddf3>
 800dca8:	4682      	mov	sl, r0
 800dcaa:	9805      	ldr	r0, [sp, #20]
 800dcac:	468b      	mov	fp, r1
 800dcae:	f7f2 fc39 	bl	8000524 <__aeabi_i2d>
 800dcb2:	9a07      	ldr	r2, [sp, #28]
 800dcb4:	4b32      	ldr	r3, [pc, #200]	; (800dd80 <__ieee754_pow+0x778>)
 800dcb6:	4413      	add	r3, r2
 800dcb8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dcbc:	4606      	mov	r6, r0
 800dcbe:	460f      	mov	r7, r1
 800dcc0:	4652      	mov	r2, sl
 800dcc2:	465b      	mov	r3, fp
 800dcc4:	ec51 0b18 	vmov	r0, r1, d8
 800dcc8:	f7f2 fae0 	bl	800028c <__adddf3>
 800dccc:	4642      	mov	r2, r8
 800dcce:	464b      	mov	r3, r9
 800dcd0:	f7f2 fadc 	bl	800028c <__adddf3>
 800dcd4:	4632      	mov	r2, r6
 800dcd6:	463b      	mov	r3, r7
 800dcd8:	f7f2 fad8 	bl	800028c <__adddf3>
 800dcdc:	2000      	movs	r0, #0
 800dcde:	4632      	mov	r2, r6
 800dce0:	463b      	mov	r3, r7
 800dce2:	4604      	mov	r4, r0
 800dce4:	460d      	mov	r5, r1
 800dce6:	f7f2 facf 	bl	8000288 <__aeabi_dsub>
 800dcea:	4642      	mov	r2, r8
 800dcec:	464b      	mov	r3, r9
 800dcee:	f7f2 facb 	bl	8000288 <__aeabi_dsub>
 800dcf2:	ec53 2b18 	vmov	r2, r3, d8
 800dcf6:	f7f2 fac7 	bl	8000288 <__aeabi_dsub>
 800dcfa:	4602      	mov	r2, r0
 800dcfc:	460b      	mov	r3, r1
 800dcfe:	4650      	mov	r0, sl
 800dd00:	4659      	mov	r1, fp
 800dd02:	e610      	b.n	800d926 <__ieee754_pow+0x31e>
 800dd04:	2401      	movs	r4, #1
 800dd06:	e6a1      	b.n	800da4c <__ieee754_pow+0x444>
 800dd08:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800dd58 <__ieee754_pow+0x750>
 800dd0c:	e617      	b.n	800d93e <__ieee754_pow+0x336>
 800dd0e:	bf00      	nop
 800dd10:	4a454eef 	.word	0x4a454eef
 800dd14:	3fca7e28 	.word	0x3fca7e28
 800dd18:	93c9db65 	.word	0x93c9db65
 800dd1c:	3fcd864a 	.word	0x3fcd864a
 800dd20:	a91d4101 	.word	0xa91d4101
 800dd24:	3fd17460 	.word	0x3fd17460
 800dd28:	518f264d 	.word	0x518f264d
 800dd2c:	3fd55555 	.word	0x3fd55555
 800dd30:	db6fabff 	.word	0xdb6fabff
 800dd34:	3fdb6db6 	.word	0x3fdb6db6
 800dd38:	33333303 	.word	0x33333303
 800dd3c:	3fe33333 	.word	0x3fe33333
 800dd40:	e0000000 	.word	0xe0000000
 800dd44:	3feec709 	.word	0x3feec709
 800dd48:	dc3a03fd 	.word	0xdc3a03fd
 800dd4c:	3feec709 	.word	0x3feec709
 800dd50:	145b01f5 	.word	0x145b01f5
 800dd54:	be3e2fe0 	.word	0xbe3e2fe0
 800dd58:	00000000 	.word	0x00000000
 800dd5c:	3ff00000 	.word	0x3ff00000
 800dd60:	7ff00000 	.word	0x7ff00000
 800dd64:	43400000 	.word	0x43400000
 800dd68:	0003988e 	.word	0x0003988e
 800dd6c:	000bb679 	.word	0x000bb679
 800dd70:	0800ea60 	.word	0x0800ea60
 800dd74:	3ff00000 	.word	0x3ff00000
 800dd78:	40080000 	.word	0x40080000
 800dd7c:	0800ea80 	.word	0x0800ea80
 800dd80:	0800ea70 	.word	0x0800ea70
 800dd84:	a3b5      	add	r3, pc, #724	; (adr r3, 800e05c <__ieee754_pow+0xa54>)
 800dd86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd8a:	4640      	mov	r0, r8
 800dd8c:	4649      	mov	r1, r9
 800dd8e:	f7f2 fa7d 	bl	800028c <__adddf3>
 800dd92:	4622      	mov	r2, r4
 800dd94:	ec41 0b1a 	vmov	d10, r0, r1
 800dd98:	462b      	mov	r3, r5
 800dd9a:	4630      	mov	r0, r6
 800dd9c:	4639      	mov	r1, r7
 800dd9e:	f7f2 fa73 	bl	8000288 <__aeabi_dsub>
 800dda2:	4602      	mov	r2, r0
 800dda4:	460b      	mov	r3, r1
 800dda6:	ec51 0b1a 	vmov	r0, r1, d10
 800ddaa:	f7f2 feb5 	bl	8000b18 <__aeabi_dcmpgt>
 800ddae:	2800      	cmp	r0, #0
 800ddb0:	f47f ae04 	bne.w	800d9bc <__ieee754_pow+0x3b4>
 800ddb4:	4aa4      	ldr	r2, [pc, #656]	; (800e048 <__ieee754_pow+0xa40>)
 800ddb6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ddba:	4293      	cmp	r3, r2
 800ddbc:	f340 8108 	ble.w	800dfd0 <__ieee754_pow+0x9c8>
 800ddc0:	151b      	asrs	r3, r3, #20
 800ddc2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800ddc6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800ddca:	fa4a f303 	asr.w	r3, sl, r3
 800ddce:	445b      	add	r3, fp
 800ddd0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800ddd4:	4e9d      	ldr	r6, [pc, #628]	; (800e04c <__ieee754_pow+0xa44>)
 800ddd6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800ddda:	4116      	asrs	r6, r2
 800dddc:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800dde0:	2000      	movs	r0, #0
 800dde2:	ea23 0106 	bic.w	r1, r3, r6
 800dde6:	f1c2 0214 	rsb	r2, r2, #20
 800ddea:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800ddee:	fa4a fa02 	asr.w	sl, sl, r2
 800ddf2:	f1bb 0f00 	cmp.w	fp, #0
 800ddf6:	4602      	mov	r2, r0
 800ddf8:	460b      	mov	r3, r1
 800ddfa:	4620      	mov	r0, r4
 800ddfc:	4629      	mov	r1, r5
 800ddfe:	bfb8      	it	lt
 800de00:	f1ca 0a00 	rsblt	sl, sl, #0
 800de04:	f7f2 fa40 	bl	8000288 <__aeabi_dsub>
 800de08:	ec41 0b19 	vmov	d9, r0, r1
 800de0c:	4642      	mov	r2, r8
 800de0e:	464b      	mov	r3, r9
 800de10:	ec51 0b19 	vmov	r0, r1, d9
 800de14:	f7f2 fa3a 	bl	800028c <__adddf3>
 800de18:	a37b      	add	r3, pc, #492	; (adr r3, 800e008 <__ieee754_pow+0xa00>)
 800de1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de1e:	2000      	movs	r0, #0
 800de20:	4604      	mov	r4, r0
 800de22:	460d      	mov	r5, r1
 800de24:	f7f2 fbe8 	bl	80005f8 <__aeabi_dmul>
 800de28:	ec53 2b19 	vmov	r2, r3, d9
 800de2c:	4606      	mov	r6, r0
 800de2e:	460f      	mov	r7, r1
 800de30:	4620      	mov	r0, r4
 800de32:	4629      	mov	r1, r5
 800de34:	f7f2 fa28 	bl	8000288 <__aeabi_dsub>
 800de38:	4602      	mov	r2, r0
 800de3a:	460b      	mov	r3, r1
 800de3c:	4640      	mov	r0, r8
 800de3e:	4649      	mov	r1, r9
 800de40:	f7f2 fa22 	bl	8000288 <__aeabi_dsub>
 800de44:	a372      	add	r3, pc, #456	; (adr r3, 800e010 <__ieee754_pow+0xa08>)
 800de46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de4a:	f7f2 fbd5 	bl	80005f8 <__aeabi_dmul>
 800de4e:	a372      	add	r3, pc, #456	; (adr r3, 800e018 <__ieee754_pow+0xa10>)
 800de50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de54:	4680      	mov	r8, r0
 800de56:	4689      	mov	r9, r1
 800de58:	4620      	mov	r0, r4
 800de5a:	4629      	mov	r1, r5
 800de5c:	f7f2 fbcc 	bl	80005f8 <__aeabi_dmul>
 800de60:	4602      	mov	r2, r0
 800de62:	460b      	mov	r3, r1
 800de64:	4640      	mov	r0, r8
 800de66:	4649      	mov	r1, r9
 800de68:	f7f2 fa10 	bl	800028c <__adddf3>
 800de6c:	4604      	mov	r4, r0
 800de6e:	460d      	mov	r5, r1
 800de70:	4602      	mov	r2, r0
 800de72:	460b      	mov	r3, r1
 800de74:	4630      	mov	r0, r6
 800de76:	4639      	mov	r1, r7
 800de78:	f7f2 fa08 	bl	800028c <__adddf3>
 800de7c:	4632      	mov	r2, r6
 800de7e:	463b      	mov	r3, r7
 800de80:	4680      	mov	r8, r0
 800de82:	4689      	mov	r9, r1
 800de84:	f7f2 fa00 	bl	8000288 <__aeabi_dsub>
 800de88:	4602      	mov	r2, r0
 800de8a:	460b      	mov	r3, r1
 800de8c:	4620      	mov	r0, r4
 800de8e:	4629      	mov	r1, r5
 800de90:	f7f2 f9fa 	bl	8000288 <__aeabi_dsub>
 800de94:	4642      	mov	r2, r8
 800de96:	4606      	mov	r6, r0
 800de98:	460f      	mov	r7, r1
 800de9a:	464b      	mov	r3, r9
 800de9c:	4640      	mov	r0, r8
 800de9e:	4649      	mov	r1, r9
 800dea0:	f7f2 fbaa 	bl	80005f8 <__aeabi_dmul>
 800dea4:	a35e      	add	r3, pc, #376	; (adr r3, 800e020 <__ieee754_pow+0xa18>)
 800dea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deaa:	4604      	mov	r4, r0
 800deac:	460d      	mov	r5, r1
 800deae:	f7f2 fba3 	bl	80005f8 <__aeabi_dmul>
 800deb2:	a35d      	add	r3, pc, #372	; (adr r3, 800e028 <__ieee754_pow+0xa20>)
 800deb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deb8:	f7f2 f9e6 	bl	8000288 <__aeabi_dsub>
 800debc:	4622      	mov	r2, r4
 800debe:	462b      	mov	r3, r5
 800dec0:	f7f2 fb9a 	bl	80005f8 <__aeabi_dmul>
 800dec4:	a35a      	add	r3, pc, #360	; (adr r3, 800e030 <__ieee754_pow+0xa28>)
 800dec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deca:	f7f2 f9df 	bl	800028c <__adddf3>
 800dece:	4622      	mov	r2, r4
 800ded0:	462b      	mov	r3, r5
 800ded2:	f7f2 fb91 	bl	80005f8 <__aeabi_dmul>
 800ded6:	a358      	add	r3, pc, #352	; (adr r3, 800e038 <__ieee754_pow+0xa30>)
 800ded8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dedc:	f7f2 f9d4 	bl	8000288 <__aeabi_dsub>
 800dee0:	4622      	mov	r2, r4
 800dee2:	462b      	mov	r3, r5
 800dee4:	f7f2 fb88 	bl	80005f8 <__aeabi_dmul>
 800dee8:	a355      	add	r3, pc, #340	; (adr r3, 800e040 <__ieee754_pow+0xa38>)
 800deea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deee:	f7f2 f9cd 	bl	800028c <__adddf3>
 800def2:	4622      	mov	r2, r4
 800def4:	462b      	mov	r3, r5
 800def6:	f7f2 fb7f 	bl	80005f8 <__aeabi_dmul>
 800defa:	4602      	mov	r2, r0
 800defc:	460b      	mov	r3, r1
 800defe:	4640      	mov	r0, r8
 800df00:	4649      	mov	r1, r9
 800df02:	f7f2 f9c1 	bl	8000288 <__aeabi_dsub>
 800df06:	4604      	mov	r4, r0
 800df08:	460d      	mov	r5, r1
 800df0a:	4602      	mov	r2, r0
 800df0c:	460b      	mov	r3, r1
 800df0e:	4640      	mov	r0, r8
 800df10:	4649      	mov	r1, r9
 800df12:	f7f2 fb71 	bl	80005f8 <__aeabi_dmul>
 800df16:	2200      	movs	r2, #0
 800df18:	ec41 0b19 	vmov	d9, r0, r1
 800df1c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800df20:	4620      	mov	r0, r4
 800df22:	4629      	mov	r1, r5
 800df24:	f7f2 f9b0 	bl	8000288 <__aeabi_dsub>
 800df28:	4602      	mov	r2, r0
 800df2a:	460b      	mov	r3, r1
 800df2c:	ec51 0b19 	vmov	r0, r1, d9
 800df30:	f7f2 fc8c 	bl	800084c <__aeabi_ddiv>
 800df34:	4632      	mov	r2, r6
 800df36:	4604      	mov	r4, r0
 800df38:	460d      	mov	r5, r1
 800df3a:	463b      	mov	r3, r7
 800df3c:	4640      	mov	r0, r8
 800df3e:	4649      	mov	r1, r9
 800df40:	f7f2 fb5a 	bl	80005f8 <__aeabi_dmul>
 800df44:	4632      	mov	r2, r6
 800df46:	463b      	mov	r3, r7
 800df48:	f7f2 f9a0 	bl	800028c <__adddf3>
 800df4c:	4602      	mov	r2, r0
 800df4e:	460b      	mov	r3, r1
 800df50:	4620      	mov	r0, r4
 800df52:	4629      	mov	r1, r5
 800df54:	f7f2 f998 	bl	8000288 <__aeabi_dsub>
 800df58:	4642      	mov	r2, r8
 800df5a:	464b      	mov	r3, r9
 800df5c:	f7f2 f994 	bl	8000288 <__aeabi_dsub>
 800df60:	460b      	mov	r3, r1
 800df62:	4602      	mov	r2, r0
 800df64:	493a      	ldr	r1, [pc, #232]	; (800e050 <__ieee754_pow+0xa48>)
 800df66:	2000      	movs	r0, #0
 800df68:	f7f2 f98e 	bl	8000288 <__aeabi_dsub>
 800df6c:	ec41 0b10 	vmov	d0, r0, r1
 800df70:	ee10 3a90 	vmov	r3, s1
 800df74:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800df78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800df7c:	da2b      	bge.n	800dfd6 <__ieee754_pow+0x9ce>
 800df7e:	4650      	mov	r0, sl
 800df80:	f000 f966 	bl	800e250 <scalbn>
 800df84:	ec51 0b10 	vmov	r0, r1, d0
 800df88:	ec53 2b18 	vmov	r2, r3, d8
 800df8c:	f7ff bbed 	b.w	800d76a <__ieee754_pow+0x162>
 800df90:	4b30      	ldr	r3, [pc, #192]	; (800e054 <__ieee754_pow+0xa4c>)
 800df92:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800df96:	429e      	cmp	r6, r3
 800df98:	f77f af0c 	ble.w	800ddb4 <__ieee754_pow+0x7ac>
 800df9c:	4b2e      	ldr	r3, [pc, #184]	; (800e058 <__ieee754_pow+0xa50>)
 800df9e:	440b      	add	r3, r1
 800dfa0:	4303      	orrs	r3, r0
 800dfa2:	d009      	beq.n	800dfb8 <__ieee754_pow+0x9b0>
 800dfa4:	ec51 0b18 	vmov	r0, r1, d8
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	2300      	movs	r3, #0
 800dfac:	f7f2 fd96 	bl	8000adc <__aeabi_dcmplt>
 800dfb0:	3800      	subs	r0, #0
 800dfb2:	bf18      	it	ne
 800dfb4:	2001      	movne	r0, #1
 800dfb6:	e447      	b.n	800d848 <__ieee754_pow+0x240>
 800dfb8:	4622      	mov	r2, r4
 800dfba:	462b      	mov	r3, r5
 800dfbc:	f7f2 f964 	bl	8000288 <__aeabi_dsub>
 800dfc0:	4642      	mov	r2, r8
 800dfc2:	464b      	mov	r3, r9
 800dfc4:	f7f2 fd9e 	bl	8000b04 <__aeabi_dcmpge>
 800dfc8:	2800      	cmp	r0, #0
 800dfca:	f43f aef3 	beq.w	800ddb4 <__ieee754_pow+0x7ac>
 800dfce:	e7e9      	b.n	800dfa4 <__ieee754_pow+0x99c>
 800dfd0:	f04f 0a00 	mov.w	sl, #0
 800dfd4:	e71a      	b.n	800de0c <__ieee754_pow+0x804>
 800dfd6:	ec51 0b10 	vmov	r0, r1, d0
 800dfda:	4619      	mov	r1, r3
 800dfdc:	e7d4      	b.n	800df88 <__ieee754_pow+0x980>
 800dfde:	491c      	ldr	r1, [pc, #112]	; (800e050 <__ieee754_pow+0xa48>)
 800dfe0:	2000      	movs	r0, #0
 800dfe2:	f7ff bb30 	b.w	800d646 <__ieee754_pow+0x3e>
 800dfe6:	2000      	movs	r0, #0
 800dfe8:	2100      	movs	r1, #0
 800dfea:	f7ff bb2c 	b.w	800d646 <__ieee754_pow+0x3e>
 800dfee:	4630      	mov	r0, r6
 800dff0:	4639      	mov	r1, r7
 800dff2:	f7ff bb28 	b.w	800d646 <__ieee754_pow+0x3e>
 800dff6:	9204      	str	r2, [sp, #16]
 800dff8:	f7ff bb7a 	b.w	800d6f0 <__ieee754_pow+0xe8>
 800dffc:	2300      	movs	r3, #0
 800dffe:	f7ff bb64 	b.w	800d6ca <__ieee754_pow+0xc2>
 800e002:	bf00      	nop
 800e004:	f3af 8000 	nop.w
 800e008:	00000000 	.word	0x00000000
 800e00c:	3fe62e43 	.word	0x3fe62e43
 800e010:	fefa39ef 	.word	0xfefa39ef
 800e014:	3fe62e42 	.word	0x3fe62e42
 800e018:	0ca86c39 	.word	0x0ca86c39
 800e01c:	be205c61 	.word	0xbe205c61
 800e020:	72bea4d0 	.word	0x72bea4d0
 800e024:	3e663769 	.word	0x3e663769
 800e028:	c5d26bf1 	.word	0xc5d26bf1
 800e02c:	3ebbbd41 	.word	0x3ebbbd41
 800e030:	af25de2c 	.word	0xaf25de2c
 800e034:	3f11566a 	.word	0x3f11566a
 800e038:	16bebd93 	.word	0x16bebd93
 800e03c:	3f66c16c 	.word	0x3f66c16c
 800e040:	5555553e 	.word	0x5555553e
 800e044:	3fc55555 	.word	0x3fc55555
 800e048:	3fe00000 	.word	0x3fe00000
 800e04c:	000fffff 	.word	0x000fffff
 800e050:	3ff00000 	.word	0x3ff00000
 800e054:	4090cbff 	.word	0x4090cbff
 800e058:	3f6f3400 	.word	0x3f6f3400
 800e05c:	652b82fe 	.word	0x652b82fe
 800e060:	3c971547 	.word	0x3c971547

0800e064 <__ieee754_sqrt>:
 800e064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e068:	ec55 4b10 	vmov	r4, r5, d0
 800e06c:	4e55      	ldr	r6, [pc, #340]	; (800e1c4 <__ieee754_sqrt+0x160>)
 800e06e:	43ae      	bics	r6, r5
 800e070:	ee10 0a10 	vmov	r0, s0
 800e074:	ee10 3a10 	vmov	r3, s0
 800e078:	462a      	mov	r2, r5
 800e07a:	4629      	mov	r1, r5
 800e07c:	d110      	bne.n	800e0a0 <__ieee754_sqrt+0x3c>
 800e07e:	ee10 2a10 	vmov	r2, s0
 800e082:	462b      	mov	r3, r5
 800e084:	f7f2 fab8 	bl	80005f8 <__aeabi_dmul>
 800e088:	4602      	mov	r2, r0
 800e08a:	460b      	mov	r3, r1
 800e08c:	4620      	mov	r0, r4
 800e08e:	4629      	mov	r1, r5
 800e090:	f7f2 f8fc 	bl	800028c <__adddf3>
 800e094:	4604      	mov	r4, r0
 800e096:	460d      	mov	r5, r1
 800e098:	ec45 4b10 	vmov	d0, r4, r5
 800e09c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0a0:	2d00      	cmp	r5, #0
 800e0a2:	dc10      	bgt.n	800e0c6 <__ieee754_sqrt+0x62>
 800e0a4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e0a8:	4330      	orrs	r0, r6
 800e0aa:	d0f5      	beq.n	800e098 <__ieee754_sqrt+0x34>
 800e0ac:	b15d      	cbz	r5, 800e0c6 <__ieee754_sqrt+0x62>
 800e0ae:	ee10 2a10 	vmov	r2, s0
 800e0b2:	462b      	mov	r3, r5
 800e0b4:	ee10 0a10 	vmov	r0, s0
 800e0b8:	f7f2 f8e6 	bl	8000288 <__aeabi_dsub>
 800e0bc:	4602      	mov	r2, r0
 800e0be:	460b      	mov	r3, r1
 800e0c0:	f7f2 fbc4 	bl	800084c <__aeabi_ddiv>
 800e0c4:	e7e6      	b.n	800e094 <__ieee754_sqrt+0x30>
 800e0c6:	1512      	asrs	r2, r2, #20
 800e0c8:	d074      	beq.n	800e1b4 <__ieee754_sqrt+0x150>
 800e0ca:	07d4      	lsls	r4, r2, #31
 800e0cc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800e0d0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800e0d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800e0d8:	bf5e      	ittt	pl
 800e0da:	0fda      	lsrpl	r2, r3, #31
 800e0dc:	005b      	lslpl	r3, r3, #1
 800e0de:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800e0e2:	2400      	movs	r4, #0
 800e0e4:	0fda      	lsrs	r2, r3, #31
 800e0e6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800e0ea:	107f      	asrs	r7, r7, #1
 800e0ec:	005b      	lsls	r3, r3, #1
 800e0ee:	2516      	movs	r5, #22
 800e0f0:	4620      	mov	r0, r4
 800e0f2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800e0f6:	1886      	adds	r6, r0, r2
 800e0f8:	428e      	cmp	r6, r1
 800e0fa:	bfde      	ittt	le
 800e0fc:	1b89      	suble	r1, r1, r6
 800e0fe:	18b0      	addle	r0, r6, r2
 800e100:	18a4      	addle	r4, r4, r2
 800e102:	0049      	lsls	r1, r1, #1
 800e104:	3d01      	subs	r5, #1
 800e106:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800e10a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800e10e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e112:	d1f0      	bne.n	800e0f6 <__ieee754_sqrt+0x92>
 800e114:	462a      	mov	r2, r5
 800e116:	f04f 0e20 	mov.w	lr, #32
 800e11a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800e11e:	4281      	cmp	r1, r0
 800e120:	eb06 0c05 	add.w	ip, r6, r5
 800e124:	dc02      	bgt.n	800e12c <__ieee754_sqrt+0xc8>
 800e126:	d113      	bne.n	800e150 <__ieee754_sqrt+0xec>
 800e128:	459c      	cmp	ip, r3
 800e12a:	d811      	bhi.n	800e150 <__ieee754_sqrt+0xec>
 800e12c:	f1bc 0f00 	cmp.w	ip, #0
 800e130:	eb0c 0506 	add.w	r5, ip, r6
 800e134:	da43      	bge.n	800e1be <__ieee754_sqrt+0x15a>
 800e136:	2d00      	cmp	r5, #0
 800e138:	db41      	blt.n	800e1be <__ieee754_sqrt+0x15a>
 800e13a:	f100 0801 	add.w	r8, r0, #1
 800e13e:	1a09      	subs	r1, r1, r0
 800e140:	459c      	cmp	ip, r3
 800e142:	bf88      	it	hi
 800e144:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800e148:	eba3 030c 	sub.w	r3, r3, ip
 800e14c:	4432      	add	r2, r6
 800e14e:	4640      	mov	r0, r8
 800e150:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800e154:	f1be 0e01 	subs.w	lr, lr, #1
 800e158:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800e15c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e160:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800e164:	d1db      	bne.n	800e11e <__ieee754_sqrt+0xba>
 800e166:	430b      	orrs	r3, r1
 800e168:	d006      	beq.n	800e178 <__ieee754_sqrt+0x114>
 800e16a:	1c50      	adds	r0, r2, #1
 800e16c:	bf13      	iteet	ne
 800e16e:	3201      	addne	r2, #1
 800e170:	3401      	addeq	r4, #1
 800e172:	4672      	moveq	r2, lr
 800e174:	f022 0201 	bicne.w	r2, r2, #1
 800e178:	1063      	asrs	r3, r4, #1
 800e17a:	0852      	lsrs	r2, r2, #1
 800e17c:	07e1      	lsls	r1, r4, #31
 800e17e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800e182:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800e186:	bf48      	it	mi
 800e188:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800e18c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800e190:	4614      	mov	r4, r2
 800e192:	e781      	b.n	800e098 <__ieee754_sqrt+0x34>
 800e194:	0ad9      	lsrs	r1, r3, #11
 800e196:	3815      	subs	r0, #21
 800e198:	055b      	lsls	r3, r3, #21
 800e19a:	2900      	cmp	r1, #0
 800e19c:	d0fa      	beq.n	800e194 <__ieee754_sqrt+0x130>
 800e19e:	02cd      	lsls	r5, r1, #11
 800e1a0:	d50a      	bpl.n	800e1b8 <__ieee754_sqrt+0x154>
 800e1a2:	f1c2 0420 	rsb	r4, r2, #32
 800e1a6:	fa23 f404 	lsr.w	r4, r3, r4
 800e1aa:	1e55      	subs	r5, r2, #1
 800e1ac:	4093      	lsls	r3, r2
 800e1ae:	4321      	orrs	r1, r4
 800e1b0:	1b42      	subs	r2, r0, r5
 800e1b2:	e78a      	b.n	800e0ca <__ieee754_sqrt+0x66>
 800e1b4:	4610      	mov	r0, r2
 800e1b6:	e7f0      	b.n	800e19a <__ieee754_sqrt+0x136>
 800e1b8:	0049      	lsls	r1, r1, #1
 800e1ba:	3201      	adds	r2, #1
 800e1bc:	e7ef      	b.n	800e19e <__ieee754_sqrt+0x13a>
 800e1be:	4680      	mov	r8, r0
 800e1c0:	e7bd      	b.n	800e13e <__ieee754_sqrt+0xda>
 800e1c2:	bf00      	nop
 800e1c4:	7ff00000 	.word	0x7ff00000

0800e1c8 <with_errno>:
 800e1c8:	b570      	push	{r4, r5, r6, lr}
 800e1ca:	4604      	mov	r4, r0
 800e1cc:	460d      	mov	r5, r1
 800e1ce:	4616      	mov	r6, r2
 800e1d0:	f7fb ffd4 	bl	800a17c <__errno>
 800e1d4:	4629      	mov	r1, r5
 800e1d6:	6006      	str	r6, [r0, #0]
 800e1d8:	4620      	mov	r0, r4
 800e1da:	bd70      	pop	{r4, r5, r6, pc}

0800e1dc <xflow>:
 800e1dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e1de:	4614      	mov	r4, r2
 800e1e0:	461d      	mov	r5, r3
 800e1e2:	b108      	cbz	r0, 800e1e8 <xflow+0xc>
 800e1e4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e1e8:	e9cd 2300 	strd	r2, r3, [sp]
 800e1ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e1f0:	4620      	mov	r0, r4
 800e1f2:	4629      	mov	r1, r5
 800e1f4:	f7f2 fa00 	bl	80005f8 <__aeabi_dmul>
 800e1f8:	2222      	movs	r2, #34	; 0x22
 800e1fa:	b003      	add	sp, #12
 800e1fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e200:	f7ff bfe2 	b.w	800e1c8 <with_errno>

0800e204 <__math_uflow>:
 800e204:	b508      	push	{r3, lr}
 800e206:	2200      	movs	r2, #0
 800e208:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e20c:	f7ff ffe6 	bl	800e1dc <xflow>
 800e210:	ec41 0b10 	vmov	d0, r0, r1
 800e214:	bd08      	pop	{r3, pc}

0800e216 <__math_oflow>:
 800e216:	b508      	push	{r3, lr}
 800e218:	2200      	movs	r2, #0
 800e21a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800e21e:	f7ff ffdd 	bl	800e1dc <xflow>
 800e222:	ec41 0b10 	vmov	d0, r0, r1
 800e226:	bd08      	pop	{r3, pc}

0800e228 <fabs>:
 800e228:	ec51 0b10 	vmov	r0, r1, d0
 800e22c:	ee10 2a10 	vmov	r2, s0
 800e230:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e234:	ec43 2b10 	vmov	d0, r2, r3
 800e238:	4770      	bx	lr

0800e23a <finite>:
 800e23a:	b082      	sub	sp, #8
 800e23c:	ed8d 0b00 	vstr	d0, [sp]
 800e240:	9801      	ldr	r0, [sp, #4]
 800e242:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800e246:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800e24a:	0fc0      	lsrs	r0, r0, #31
 800e24c:	b002      	add	sp, #8
 800e24e:	4770      	bx	lr

0800e250 <scalbn>:
 800e250:	b570      	push	{r4, r5, r6, lr}
 800e252:	ec55 4b10 	vmov	r4, r5, d0
 800e256:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800e25a:	4606      	mov	r6, r0
 800e25c:	462b      	mov	r3, r5
 800e25e:	b99a      	cbnz	r2, 800e288 <scalbn+0x38>
 800e260:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e264:	4323      	orrs	r3, r4
 800e266:	d036      	beq.n	800e2d6 <scalbn+0x86>
 800e268:	4b39      	ldr	r3, [pc, #228]	; (800e350 <scalbn+0x100>)
 800e26a:	4629      	mov	r1, r5
 800e26c:	ee10 0a10 	vmov	r0, s0
 800e270:	2200      	movs	r2, #0
 800e272:	f7f2 f9c1 	bl	80005f8 <__aeabi_dmul>
 800e276:	4b37      	ldr	r3, [pc, #220]	; (800e354 <scalbn+0x104>)
 800e278:	429e      	cmp	r6, r3
 800e27a:	4604      	mov	r4, r0
 800e27c:	460d      	mov	r5, r1
 800e27e:	da10      	bge.n	800e2a2 <scalbn+0x52>
 800e280:	a32b      	add	r3, pc, #172	; (adr r3, 800e330 <scalbn+0xe0>)
 800e282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e286:	e03a      	b.n	800e2fe <scalbn+0xae>
 800e288:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800e28c:	428a      	cmp	r2, r1
 800e28e:	d10c      	bne.n	800e2aa <scalbn+0x5a>
 800e290:	ee10 2a10 	vmov	r2, s0
 800e294:	4620      	mov	r0, r4
 800e296:	4629      	mov	r1, r5
 800e298:	f7f1 fff8 	bl	800028c <__adddf3>
 800e29c:	4604      	mov	r4, r0
 800e29e:	460d      	mov	r5, r1
 800e2a0:	e019      	b.n	800e2d6 <scalbn+0x86>
 800e2a2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e2a6:	460b      	mov	r3, r1
 800e2a8:	3a36      	subs	r2, #54	; 0x36
 800e2aa:	4432      	add	r2, r6
 800e2ac:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e2b0:	428a      	cmp	r2, r1
 800e2b2:	dd08      	ble.n	800e2c6 <scalbn+0x76>
 800e2b4:	2d00      	cmp	r5, #0
 800e2b6:	a120      	add	r1, pc, #128	; (adr r1, 800e338 <scalbn+0xe8>)
 800e2b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e2bc:	da1c      	bge.n	800e2f8 <scalbn+0xa8>
 800e2be:	a120      	add	r1, pc, #128	; (adr r1, 800e340 <scalbn+0xf0>)
 800e2c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e2c4:	e018      	b.n	800e2f8 <scalbn+0xa8>
 800e2c6:	2a00      	cmp	r2, #0
 800e2c8:	dd08      	ble.n	800e2dc <scalbn+0x8c>
 800e2ca:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e2ce:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e2d2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e2d6:	ec45 4b10 	vmov	d0, r4, r5
 800e2da:	bd70      	pop	{r4, r5, r6, pc}
 800e2dc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e2e0:	da19      	bge.n	800e316 <scalbn+0xc6>
 800e2e2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e2e6:	429e      	cmp	r6, r3
 800e2e8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800e2ec:	dd0a      	ble.n	800e304 <scalbn+0xb4>
 800e2ee:	a112      	add	r1, pc, #72	; (adr r1, 800e338 <scalbn+0xe8>)
 800e2f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d1e2      	bne.n	800e2be <scalbn+0x6e>
 800e2f8:	a30f      	add	r3, pc, #60	; (adr r3, 800e338 <scalbn+0xe8>)
 800e2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2fe:	f7f2 f97b 	bl	80005f8 <__aeabi_dmul>
 800e302:	e7cb      	b.n	800e29c <scalbn+0x4c>
 800e304:	a10a      	add	r1, pc, #40	; (adr r1, 800e330 <scalbn+0xe0>)
 800e306:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d0b8      	beq.n	800e280 <scalbn+0x30>
 800e30e:	a10e      	add	r1, pc, #56	; (adr r1, 800e348 <scalbn+0xf8>)
 800e310:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e314:	e7b4      	b.n	800e280 <scalbn+0x30>
 800e316:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e31a:	3236      	adds	r2, #54	; 0x36
 800e31c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e320:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800e324:	4620      	mov	r0, r4
 800e326:	4b0c      	ldr	r3, [pc, #48]	; (800e358 <scalbn+0x108>)
 800e328:	2200      	movs	r2, #0
 800e32a:	e7e8      	b.n	800e2fe <scalbn+0xae>
 800e32c:	f3af 8000 	nop.w
 800e330:	c2f8f359 	.word	0xc2f8f359
 800e334:	01a56e1f 	.word	0x01a56e1f
 800e338:	8800759c 	.word	0x8800759c
 800e33c:	7e37e43c 	.word	0x7e37e43c
 800e340:	8800759c 	.word	0x8800759c
 800e344:	fe37e43c 	.word	0xfe37e43c
 800e348:	c2f8f359 	.word	0xc2f8f359
 800e34c:	81a56e1f 	.word	0x81a56e1f
 800e350:	43500000 	.word	0x43500000
 800e354:	ffff3cb0 	.word	0xffff3cb0
 800e358:	3c900000 	.word	0x3c900000

0800e35c <_init>:
 800e35c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e35e:	bf00      	nop
 800e360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e362:	bc08      	pop	{r3}
 800e364:	469e      	mov	lr, r3
 800e366:	4770      	bx	lr

0800e368 <_fini>:
 800e368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e36a:	bf00      	nop
 800e36c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e36e:	bc08      	pop	{r3}
 800e370:	469e      	mov	lr, r3
 800e372:	4770      	bx	lr
