T. Banwell, R. Estes, S. Habiby, G. Hayward, T. Helstern, G. Lalk, D. Mahoney, D. Wilson, and K. Young Jr., "Physical design issues for very large ATM switching system, s," IEEE J. Select. Areas Commun., vol. 9, pp. 1227-I238, Oct. 1991.
Nick McKeown , Martin Izzard , Adisak Mekkittikul , William Ellersick , Mark Horowitz, Tiny Tera: A Packet Switch Core, IEEE Micro, v.17 n.1, p.26-33, January 1997[doi>10.1109/40.566194]
E. Oki, N. Yamanaka, S. Yasukawa, R. Kawano, and K. Okazaki, "Mergine advanced electronic and optical WDM technologies for 640-Gbit/s ATM switching system," in Proc. IEEE lCC'99, 1999, pp. 806-811.
K. Y. Eng, M. A. Pashan, R. A. Spanke, M. J. Karol, and G. D. Martin, "A high-performance prototype 2.5 Gbit/s ATM switch for broadband applications," in Proc. IEEE GLOBECOM'92, Orlando, FL, Dec. 1992, pp. 111-117.
E. P. Rathgeb , W. Fischer , C. Hinterberger , E. Wallmeier , R. Wille-Fier, The MainStreetXpress core services node-a versatile ATM switch architecture for the full service network, IEEE Journal on Selected Areas in Communications, v.15 n.5, p.795-806, September 2006[doi>10.1109/49.594842]
J. Y. Hui and E. Arthurs, "A broadband packet switch for integrated transport," IEEEZ Select. Areas Com.mun., vol. 5, pp. 1264--1273, Oct. 1987.
Y. Shobatake, M. Motoyama, E. Shobatoke, T. Kamitake, S. Shimizu, M. Noda, and K. Sakaue. "A one-chip scalable ATM switch LSI employing shared buffer architecture," IEEEJ. Select. Areas Commun., vol. 9, pp. 1248-1254, Oct. 1991.
H. Suzuki, I-/. Nagano, T. Suzuki, T. Takeuchi, and S. Iwasaki, "Outputbuffer switch architecture for asynchronous transfer mode," in Proc. IEEE ICC'89, vol. 1, 1989, pp. 99-103.
K. Y. Eng, M. G. Hluchyj, and A. S. Acampora, "The Knockout switch: A simple, modular, architecture for high-performance packet switching," IEEE d. Select. Areas Commun., vol. 5, pp. 1274-1283, Oct. 1987.
T.T. Lee, "A modular architecture for very large packet switches," IEEE Trans. Commun., vol. 38. pp. 1097-1106, July 1990.
S. C. Liew and K. W. Lu, "A 3-stage interconnection structure for very large packet switches," in Proc. 1EEE ICC90, 1990, pp. 771-777.
C. Clos, "A study of nonblocking switching networks," Bell Syst. Tech. J., vol. 32, pp. z1~06424, Mar. 1953.
Y. Sakurai, N. ldo, S. Gohar, and N. Endo, "Large-scale ATM muRistage switching network with shared buffer memory switches," IEEE Commun. Mag., voi. 29, pp. 90-104, Jan. 1991.
J. Ma and K. Rahko, "A neural network controller for the three-stage Clos' packet switch," in Proc. ISS'92, Yokohama, Japan, Oct. 1992, pp. 234-238.
M. Collier and T. Curran, "Path allocation in a three-stage broadband switch with intermediate channel grouping," in Proc. IEEE INFOCOM'93, San Francisco, CA, Mar. 1933, pp. 927-934.
K. Y. Eng, M. J. Karol, and Y. S. Yeh, "A growable packet (ATM) switch architecture: Design principles and applications," in Proc. IEEE GLOBECOM'89, Dallas, TX, Nov. 1989, pp. 1159-1165.
K. Y. Eng and M. J. Karoi, "The growable switch architecture: A self-routing implementation for large ATM applications," in Proc. IEEEICC'91, Denver, CO, USA, June 1991, pp. 1014--1020.
H.J. Chao, "A recursive modular terabit/second ATM switch," IEEE J. Select. Areas Commun., vol. 9, pp. 1161-1172, Oct. 1991.
J. H. Patel, "Pertbrmance of processor-memory interconnections for multiprocessors," IEEE Trans. Comput., vol. C-30, pp. 273-282, Apr. 1981.
A. Pattavina, "Multichannel bandwidth allocation in a broadband packet switch," IEEE J. Select. Areas Commun., vol. 9, pp. t489-i499, Dec. 1988.
H. S, Kim and A. Leon-Garcia, "'A self-routing tnultistage switching network for broadband ISDN," 1EEE J. Select. Areas Commun., vol. 42, pp. 459--466, Apr. 1990.
Hyong S. Kim, Design and performance of Multinet switch: a multistage ATM switch architecture with partially shared buffers, IEEE/ACM Transactions on Networking (TON), v.2 n.6, p.571-580, Dec. 1994[doi>10.1109/90.365416]
S. H. Byun and D. K. Sung, "A universal multistage interconnection network for large scale ATM switches," in Proc. IEEE GLOBECOM'93, Houston, TX, Nov. 1993, pp. 19-23.
S.H. Byun and D. K. Sung, "A general expansion architecture for largescale multicast ATM switches," IEICE Trans. Commun., vol. Eg0-B, no. 11, pp. 1671-1679, Nov. 1997.
I. Widjaja and A. Leon-Garcia, "The Helical switch: A multipath ATM switch which preserves cell sequence," IEEE Trans. Commun., vot. 42, pp. 2618-2629, Aug. 1994.
A. Huang and S. Knauer, "Starlite: A wideband digital switch," in Proc. IEEE GLOBECOM'84, 1984, pp. I21-125.
T.T. Lee, "Nonblocking copy networks for multicast packet switching," IEEE J. Select. Areas Commun., vol. 6, pp. 1455-1467, Dec. 1988.
Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design:  a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
Design Compiler Reference Manual, v1997.01. Synopsys.
G} O-p Cell-based ASIC Products Databook, 1997. LSI LOGIC.
S.H. ttyun, J. W. _'fang, and D. K. Sung, "'Design of a switch module for large-scale ATM switches," in 3rd Multi-Project Wafer (MPW) Conference, Taejon, Korea, May 1998, pp. 210--215.
M. Karol, M. Hluchyj, and S. Moran, "Input versus output queueing on a space-division packet switch," IEEE J. Select. Areas Commun., vol. SAC-5, pp. 1274-1283, Oct. 1987.
M. Saleh and M. Atiquzzaman, "Performance analysis of shared buffer ATM switches under hot spot traffic," in Proc. APCC'95, 1995, pp. 761-765.
