#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
<<<<<<< Updated upstream
# Start of session at: Wed Oct 22 15:40:27 2025
# Process ID: 15200
# Current directory: C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22388 C:\Users\cheon\Documents\GitHub\EE2026_proj\FDP\FDP.xpr
# Log file: C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/vivado.log
# Journal file: C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/User/Downloads/EE2026_proj/FDP' since last save.
=======
# Start of session at: Thu Nov  6 02:25:18 2025
# Process ID: 34952
# Current directory: C:/Users/User/Downloads/EE2026_proj/FDP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29156 C:\Users\User\Downloads\EE2026_proj\FDP\FDP.xpr
# Log file: C:/Users/User/Downloads/EE2026_proj/FDP/vivado.log
# Journal file: C:/Users/User/Downloads/EE2026_proj/FDP\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/User/Downloads/EE2026_proj/FDP/FDP.xpr
>>>>>>> Stashed changes
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
<<<<<<< Updated upstream
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 836.980 ; gain = 75.402
update_compile_order -fileset sources_1
close [ open C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v w ]
add_files C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v w ]
add_files -fileset sim_1 C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v
update_compile_order -fileset sim_1
set_property top tb_basic_calc_engine [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] tb_arithmetic_backend_optimized is not declared [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v:432]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 899.688 ; gain = 2.887
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] tb_arithmetic_backend_optimized is not declared [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v:432]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/xsim.dir/tb_basic_calc_engine_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 22 16:03:02 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 904.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   0.0000 (0x000XX000)
    Error:    15.750000
    ? FAIL

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   0.0000 (0xxxxxxxxx)
    Error:    12.500000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   0.0000 (0xxxxxxxxx)
    Error:    10.000000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   0.0000 (0xxxxxxxxx)
    Error:    5.000000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   0.0000 (0xxxxxxxxx)
    Error:    6.000000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   0.0000 (0xxxxxxxxx)
    Error:    2.300000
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
  Test:                  0.1 + 0.2 ? 0.3
    Expected: 0.3000 (0x00004ccc)
    Actual:   0.0000 (0xxxxxxxxx)
    Error:    0.300000
    ? FAIL

TEST 8: Fractional multiply - 1.5 * 1.5
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 912.324 ; gain = 8.277
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
ERROR: [VRFC 10-1412] syntax error near [ [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v:146]
ERROR: [VRFC 10-1412] syntax error near [ [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v:156]
ERROR: [VRFC 10-1412] syntax error near [ [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v:170]
ERROR: [VRFC 10-1412] syntax error near * [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v:171]
ERROR: [VRFC 10-2787] module basic_calculator_engine ignored due to previous errors [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   28.2500 (0x001c4000)
    Error:    15.750000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   60.6250 (0x003ca000)
    Error:    50.625000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   303.1250 (0x012f2000)
    Error:    298.125000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   304.1250 (0x01302000)
    Error:    298.125000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   312.8250 (0x0138d333)
    Error:    315.124997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 921.980 ; gain = 0.000
add_bp {C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v} 211
remove_bps -file {C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v} -line 211
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   28.2500 (0x001c4000)
    Error:    15.750000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   60.6250 (0x003ca000)
    Error:    50.625000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   303.1250 (0x012f2000)
    Error:    298.125000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   61.6250 (0x003da000)
    Error:    55.625000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   70.3250 (0x00465333)
    Error:    72.624997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 923.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   28.2500 (0x001c4000)
    Error:    15.750000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   60.6250 (0x003ca000)
    Error:    50.625000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   303.1250 (0x012f2000)
    Error:    298.125000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   61.6250 (0x003da000)
    Error:    55.625000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   70.3250 (0x00465333)
    Error:    72.624997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   28.2500 (0x001c4000)
    Error:    15.750000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   60.6250 (0x003ca000)
    Error:    50.625000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   303.1250 (0x012f2000)
    Error:    298.125000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   61.6250 (0x003da000)
    Error:    55.625000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   70.3250 (0x00465333)
    Error:    72.624997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   28.2500 (0x001c4000)
    Error:    15.750000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   60.6250 (0x003ca000)
    Error:    50.625000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   303.1250 (0x012f2000)
    Error:    298.125000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   61.6250 (0x003da000)
    Error:    55.625000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   70.3250 (0x00465333)
    Error:    72.624997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   12.5000 (0x000c8000)
    Error:    0.000000
    ? PASS

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   10.0000 (0x000a0000)
    Error:    0.000000
    ? PASS

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   5.0000 (0x00050000)
    Error:    0.000000
    ? PASS

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   6.0000 (0x00060000)
    Error:    0.000000
    ? PASS

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   -2.3000 (0xfffdb333)
    Error:    0.000003
    ? PASS

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1s
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
ERROR: Simulation timeout!
$finish called at time : 1 ms : File "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" Line 427
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port current_operation on this module [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v:65]
ERROR: [VRFC 10-426] cannot find port is_operand_mode on this module [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v:64]
ERROR: [VRFC 10-426] cannot find port compute_now on this module [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v:60]
ERROR: [VRFC 10-426] cannot find port reset on this module [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v:55]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   5.2500 (0x00054000)
    Error:    10.500000
    ? FAIL

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   7.5000 (0x00078000)
    Error:    5.000000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   2.5000 (0x00028000)
    Error:    7.500000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   2.0000 (0x00020000)
    Error:    3.000000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   2.0000 (0x00020000)
    Error:    4.000000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   3.2000 (0x00033333)
    Error:    5.499997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   5.2500 (0x00054000)
    Error:    10.500000
    ? FAIL

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   7.5000 (0x00078000)
    Error:    5.000000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   2.5000 (0x00028000)
    Error:    7.500000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   2.0000 (0x00020000)
    Error:    3.000000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   2.0000 (0x00020000)
    Error:    4.000000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   3.2000 (0x00033333)
    Error:    5.499997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   5.2500 (0x00054000)
    Error:    10.500000
    ? FAIL

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   7.5000 (0x00078000)
    Error:    5.000000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   2.5000 (0x00028000)
    Error:    7.500000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   2.0000 (0x00020000)
    Error:    3.000000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   2.0000 (0x00020000)
    Error:    4.000000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   3.2000 (0x00033333)
    Error:    5.499997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   5.2500 (0x00054000)
    Error:    10.500000
    ? FAIL

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   7.5000 (0x00078000)
    Error:    5.000000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   2.5000 (0x00028000)
    Error:    7.500000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   2.0000 (0x00020000)
    Error:    3.000000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   2.0000 (0x00020000)
    Error:    4.000000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   3.2000 (0x00033333)
    Error:    5.499997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   5.2500 (0x00054000)
    Error:    10.500000
    ? FAIL

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   7.5000 (0x00078000)
    Error:    5.000000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   2.5000 (0x00028000)
    Error:    7.500000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   2.0000 (0x00020000)
    Error:    3.000000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   2.0000 (0x00020000)
    Error:    4.000000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   3.2000 (0x00033333)
    Error:    5.499997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] tb_arithmetic_backend_optimized is not declared [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v:435]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] tb_arithmetic_backend_optimized is not declared [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v:435]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   5.2500 (0x00054000)
    Error:    10.500000
    ? FAIL

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   7.5000 (0x00078000)
    Error:    5.000000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   2.5000 (0x00028000)
    Error:    7.500000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   2.0000 (0x00020000)
    Error:    3.000000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   2.0000 (0x00020000)
    Error:    4.000000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   3.2000 (0x00033333)
    Error:    5.499997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   5.2500 (0x00054000)
    Error:    10.500000
    ? FAIL

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   7.5000 (0x00078000)
    Error:    5.000000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   2.5000 (0x00028000)
    Error:    7.500000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   2.0000 (0x00020000)
    Error:    3.000000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   2.0000 (0x00020000)
    Error:    4.000000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   3.2000 (0x00033333)
    Error:    5.499997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1054.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   28.2500 (0x001c4000)
    Error:    15.750000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   60.6250 (0x003ca000)
    Error:    50.625000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   303.1250 (0x012f2000)
    Error:    298.125000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   61.6250 (0x003da000)
    Error:    55.625000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   70.3250 (0x00465333)
    Error:    72.624997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   5.2500 (0x00054000)
    Error:    10.500000
    ? FAIL

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   7.5000 (0x00078000)
    Error:    5.000000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   2.5000 (0x00028000)
    Error:    7.500000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   2.0000 (0x00020000)
    Error:    3.000000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   2.0000 (0x00020000)
    Error:    4.000000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   3.2000 (0x00033333)
    Error:    5.499997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1s
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   5.2500 (0x00054000)
    Error:    10.500000
    ? FAIL

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   7.5000 (0x00078000)
    Error:    5.000000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   2.5000 (0x00028000)
    Error:    7.500000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   2.0000 (0x00020000)
    Error:    3.000000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   2.0000 (0x00020000)
    Error:    4.000000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   3.2000 (0x00033333)
    Error:    5.499997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
  Test:                  0.1 + 0.2 ? 0.3
    Expected: 0.3000 (0x00004ccc)
    Actual:   0.2000 (0x00003333)
    Error:    0.100003
    ? FAIL

TEST 8: Fractional multiply - 1.5 * 1.5
-----------------------------------------------------------------
  Test:                 1.5 * 1.5 = 2.25
    Expected: 2.2500 (0x00024000)
    Actual:   1.5000 (0x00018000)
    Error:    0.750000
    ? FAIL

TEST 9: Fractional divide - 7.5 / 2.5
-----------------------------------------------------------------
  Test:                  7.5 / 2.5 = 3.0
    Expected: 3.0000 (0x00030000)
    Actual:   2.5000 (0x00028000)
    Error:    0.500000
    ? FAIL

TEST 10: Division by zero - 10.0 / 0.0
-----------------------------------------------------------------
  ? FAIL - Divide by zero not detected

TEST 11: Large numbers - 1000.0 + 500.5
-----------------------------------------------------------------
  Test:          1000.0 + 500.5 = 1500.5
    Expected: 1500.5000 (0x05dc8000)
    Actual:   500.5000 (0x01f48000)
    Error:    1000.000000
    ? FAIL

TEST 12: Zero addition - 0.0 + 5.0
-----------------------------------------------------------------
  Test:                  0.0 + 5.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   5.0000 (0x00050000)
    Error:    0.000000
    ? PASS

TEST 13: Multiply by zero - 10.0 * 0.0
-----------------------------------------------------------------
  Test:                 10.0 * 0.0 = 0.0
    Expected: 0.0000 (0x00000000)
    Actual:   0.0000 (0x00000000)
    Error:    0.000000
    ? PASS

TEST 14: Negative multiply - (-2.0) * 3.0
-----------------------------------------------------------------
  Test:                -2.0 * 3.0 = -6.0
    Expected: -6.0000 (0xfffa0000)
    Actual:   3.0000 (0x00030000)
    Error:    9.000000
    ? FAIL

TEST 15: Negative divide - (-10.0) / 2.0
-----------------------------------------------------------------
  Test:               -10.0 / 2.0 = -5.0
    Expected: -5.0000 (0xfffb0000)
    Actual:   2.0000 (0x00020000)
    Error:    7.000000
    ? FAIL

TEST 16: Small decimals - 0.25 + 0.75
-----------------------------------------------------------------
  Test:                0.25 + 0.75 = 1.0
    Expected: 1.0000 (0x00010000)
    Actual:   0.7500 (0x0000c000)
    Error:    0.250000
    ? FAIL

TEST 17: Complex chain - 10 * 2 / 4 + 5
-----------------------------------------------------------------
  Test:          ((10 * 2) / 4) + 5 = 10
    Expected: 10.0000 (0x000a0000)
    Actual:   5.0000 (0x00050000)
    Error:    5.000000
    ? FAIL

=================================================================
TEST SUMMARY
=================================================================
Total Tests: 17
Passed:      2
Failed:      15

??? SOME TESTS FAILED ???
=================================================================
$finish called at time : 2655 ns : File "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" Line 422
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   28.2500 (0x001c4000)
    Error:    15.750000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   60.6250 (0x003ca000)
    Error:    50.625000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   303.1250 (0x012f2000)
    Error:    298.125000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   61.6250 (0x003da000)
    Error:    55.625000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   70.3250 (0x00465333)
    Error:    72.624997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1s
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   28.2500 (0x001c4000)
    Error:    15.750000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   60.6250 (0x003ca000)
    Error:    50.625000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   303.1250 (0x012f2000)
    Error:    298.125000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   61.6250 (0x003da000)
    Error:    55.625000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   70.3250 (0x00465333)
    Error:    72.624997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
  Test:                  0.1 + 0.2 ? 0.3
    Expected: 0.3000 (0x00004ccc)
    Actual:   70.6250 (0x00469fff)
    Error:    70.324985
    ? FAIL

TEST 8: Fractional multiply - 1.5 * 1.5
-----------------------------------------------------------------
  Test:                 1.5 * 1.5 = 2.25
    Expected: 2.2500 (0x00024000)
    Actual:   108.1875 (0x006c2ffe)
    Error:    105.937469
    ? FAIL

TEST 9: Fractional divide - 7.5 / 2.5
-----------------------------------------------------------------
  Test:                  7.5 / 2.5 = 3.0
    Expected: 3.0000 (0x00030000)
    Actual:   324.5624 (0x01448ffa)
    Error:    321.562408
    ? FAIL

TEST 10: Division by zero - 10.0 / 0.0
-----------------------------------------------------------------
  ? FAIL - Divide by zero not detected

TEST 11: Large numbers - 1000.0 + 500.5
-----------------------------------------------------------------
  Test:          1000.0 + 500.5 = 1500.5
    Expected: 1500.5000 (0x05dc8000)
    Actual:   500.5325 (0x01f4884f)
    Error:    999.967545
    ? FAIL

TEST 12: Zero addition - 0.0 + 5.0
-----------------------------------------------------------------
  Test:                  0.0 + 5.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   505.5325 (0x01f9884f)
    Error:    500.532455
    ? FAIL

TEST 13: Multiply by zero - 10.0 * 0.0
-----------------------------------------------------------------
  Test:                 10.0 * 0.0 = 0.0
    Expected: 0.0000 (0x00000000)
    Actual:   0.0000 (0x00000000)
    Error:    0.000000
    ? PASS

TEST 14: Negative multiply - (-2.0) * 3.0
-----------------------------------------------------------------
  Test:                -2.0 * 3.0 = -6.0
    Expected: -6.0000 (0xfffa0000)
    Actual:   0.0000 (0x00000000)
    Error:    6.000000
    ? FAIL

TEST 15: Negative divide - (-10.0) / 2.0
-----------------------------------------------------------------
  Test:               -10.0 / 2.0 = -5.0
    Expected: -5.0000 (0xfffb0000)
    Actual:   0.0000 (0x00000000)
    Error:    5.000000
    ? FAIL

TEST 16: Small decimals - 0.25 + 0.75
-----------------------------------------------------------------
  Test:                0.25 + 0.75 = 1.0
    Expected: 1.0000 (0x00010000)
    Actual:   0.7500 (0x0000c000)
    Error:    0.250000
    ? FAIL

TEST 17: Complex chain - 10 * 2 / 4 + 5
-----------------------------------------------------------------
  Test:          ((10 * 2) / 4) + 5 = 10
    Expected: 10.0000 (0x000a0000)
    Actual:   10.3750 (0x000a6000)
    Error:    0.375000
    ? FAIL

=================================================================
TEST SUMMARY
=================================================================
Total Tests: 17
Passed:      2
Failed:      15

??? SOME TESTS FAILED ???
=================================================================
$finish called at time : 2655 ns : File "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" Line 422
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   7.5000 (0x00078000)
    Error:    5.000000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   2.5000 (0x00028000)
    Error:    7.500000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   2.0000 (0x00020000)
    Error:    3.000000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   1.0000 (0x00010000)
    Error:    5.000000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   3.2000 (0x00033333)
    Error:    5.499997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1054.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   7.5000 (0x00078000)
    Error:    5.000000
    ? FAIL

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   2.5000 (0x00028000)
    Error:    7.500000
    ? FAIL

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   2.0000 (0x00020000)
    Error:    3.000000
    ? FAIL

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   1.0000 (0x00010000)
    Error:    5.000000
    ? FAIL

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   3.2000 (0x00033333)
    Error:    5.499997
    ? FAIL

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1054.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   12.5000 (0x000c8000)
    Error:    0.000000
    ? PASS

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   10.0000 (0x000a0000)
    Error:    0.000000
    ? PASS

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   5.0000 (0x00050000)
    Error:    0.000000
    ? PASS

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   6.0000 (0x00060000)
    Error:    0.000000
    ? PASS

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   -2.3000 (0xfffdb333)
    Error:    0.000003
    ? PASS

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1s
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   12.5000 (0x000c8000)
    Error:    0.000000
    ? PASS

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   10.0000 (0x000a0000)
    Error:    0.000000
    ? PASS

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   5.0000 (0x00050000)
    Error:    0.000000
    ? PASS

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   6.0000 (0x00060000)
    Error:    0.000000
    ? PASS

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   -2.3000 (0xfffdb333)
    Error:    0.000003
    ? PASS

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
  Test:                  0.1 + 0.2 ? 0.3
    Expected: 0.3000 (0x00004ccc)
    Actual:   0.3000 (0x00004ccc)
    Error:    0.000012
    ? PASS

TEST 8: Fractional multiply - 1.5 * 1.5
-----------------------------------------------------------------
  Test:                 1.5 * 1.5 = 2.25
    Expected: 2.2500 (0x00024000)
    Actual:   2.2500 (0x00024000)
    Error:    0.000000
    ? PASS

TEST 9: Fractional divide - 7.5 / 2.5
-----------------------------------------------------------------
  Test:                  7.5 / 2.5 = 3.0
    Expected: 3.0000 (0x00030000)
    Actual:   3.0000 (0x00030000)
    Error:    0.000000
    ? PASS

TEST 10: Division by zero - 10.0 / 0.0
-----------------------------------------------------------------
  ? FAIL - Divide by zero not detected

TEST 11: Large numbers - 1000.0 + 500.5
-----------------------------------------------------------------
  Test:          1000.0 + 500.5 = 1500.5
    Expected: 1500.5000 (0x05dc8000)
    Actual:   1500.5000 (0x05dc8000)
    Error:    0.000000
    ? PASS

TEST 12: Zero addition - 0.0 + 5.0
-----------------------------------------------------------------
  Test:                  0.0 + 5.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   5.0000 (0x00050000)
    Error:    0.000000
    ? PASS

TEST 13: Multiply by zero - 10.0 * 0.0
-----------------------------------------------------------------
  Test:                 10.0 * 0.0 = 0.0
    Expected: 0.0000 (0x00000000)
    Actual:   0.0000 (0x00000000)
    Error:    0.000000
    ? PASS

TEST 14: Negative multiply - (-2.0) * 3.0
-----------------------------------------------------------------
  Test:                -2.0 * 3.0 = -6.0
    Expected: -6.0000 (0xfffa0000)
    Actual:   -6.0000 (0xfffa0000)
    Error:    0.000000
    ? PASS

TEST 15: Negative divide - (-10.0) / 2.0
-----------------------------------------------------------------
  Test:               -10.0 / 2.0 = -5.0
    Expected: -5.0000 (0xfffb0000)
    Actual:   32763.0000 (0x7ffb0000)
    Error:    32768.000000
    ? FAIL

TEST 16: Small decimals - 0.25 + 0.75
-----------------------------------------------------------------
  Test:                0.25 + 0.75 = 1.0
    Expected: 1.0000 (0x00010000)
    Actual:   1.0000 (0x00010000)
    Error:    0.000000
    ? PASS

TEST 17: Complex chain - 10 * 2 / 4 + 5
-----------------------------------------------------------------
  Test:          ((10 * 2) / 4) + 5 = 10
    Expected: 10.0000 (0x000a0000)
    Actual:   10.0000 (0x000a0000)
    Error:    0.000000
    ? PASS

=================================================================
TEST SUMMARY
=================================================================
Total Tests: 17
Passed:      15
Failed:      2

??? SOME TESTS FAILED ???
=================================================================
$finish called at time : 2655 ns : File "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" Line 422
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   12.5000 (0x000c8000)
    Error:    0.000000
    ? PASS

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   10.0000 (0x000a0000)
    Error:    0.000000
    ? PASS

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   5.0000 (0x00050000)
    Error:    0.000000
    ? PASS

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   6.0000 (0x00060000)
    Error:    0.000000
    ? PASS

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   -2.3000 (0xfffdb333)
    Error:    0.000003
    ? PASS

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1s
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   12.5000 (0x000c8000)
    Error:    0.000000
    ? PASS

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   10.0000 (0x000a0000)
    Error:    0.000000
    ? PASS

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   5.0000 (0x00050000)
    Error:    0.000000
    ? PASS

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   6.0000 (0x00060000)
    Error:    0.000000
    ? PASS

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   -2.3000 (0xfffdb333)
    Error:    0.000003
    ? PASS

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
  Test:                  0.1 + 0.2 ? 0.3
    Expected: 0.3000 (0x00004ccc)
    Actual:   0.3000 (0x00004ccc)
    Error:    0.000012
    ? PASS

TEST 8: Fractional multiply - 1.5 * 1.5
-----------------------------------------------------------------
  Test:                 1.5 * 1.5 = 2.25
    Expected: 2.2500 (0x00024000)
    Actual:   2.2500 (0x00024000)
    Error:    0.000000
    ? PASS

TEST 9: Fractional divide - 7.5 / 2.5
-----------------------------------------------------------------
  Test:                  7.5 / 2.5 = 3.0
    Expected: 3.0000 (0x00030000)
    Actual:   3.0000 (0x00030000)
    Error:    0.000000
    ? PASS

TEST 10: Division by zero - 10.0 / 0.0
-----------------------------------------------------------------
  ? FAIL - Divide by zero not detected

TEST 11: Large numbers - 1000.0 + 500.5
-----------------------------------------------------------------
  Test:          1000.0 + 500.5 = 1500.5
    Expected: 1500.5000 (0x05dc8000)
    Actual:   1500.5000 (0x05dc8000)
    Error:    0.000000
    ? PASS

TEST 12: Zero addition - 0.0 + 5.0
-----------------------------------------------------------------
  Test:                  0.0 + 5.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   5.0000 (0x00050000)
    Error:    0.000000
    ? PASS

TEST 13: Multiply by zero - 10.0 * 0.0
-----------------------------------------------------------------
  Test:                 10.0 * 0.0 = 0.0
    Expected: 0.0000 (0x00000000)
    Actual:   0.0000 (0x00000000)
    Error:    0.000000
    ? PASS

TEST 14: Negative multiply - (-2.0) * 3.0
-----------------------------------------------------------------
  Test:                -2.0 * 3.0 = -6.0
    Expected: -6.0000 (0xfffa0000)
    Actual:   -6.0000 (0xfffa0000)
    Error:    0.000000
    ? PASS

TEST 15: Negative divide - (-10.0) / 2.0
-----------------------------------------------------------------
  Test:               -10.0 / 2.0 = -5.0
    Expected: -5.0000 (0xfffb0000)
    Actual:   -5.0000 (0xfffb0000)
    Error:    0.000000
    ? PASS

TEST 16: Small decimals - 0.25 + 0.75
-----------------------------------------------------------------
  Test:                0.25 + 0.75 = 1.0
    Expected: 1.0000 (0x00010000)
    Actual:   1.0000 (0x00010000)
    Error:    0.000000
    ? PASS

TEST 17: Complex chain - 10 * 2 / 4 + 5
-----------------------------------------------------------------
  Test:          ((10 * 2) / 4) + 5 = 10
    Expected: 10.0000 (0x000a0000)
    Actual:   10.0000 (0x000a0000)
    Error:    0.000000
    ? PASS

=================================================================
TEST SUMMARY
=================================================================
Total Tests: 17
Passed:      16
Failed:      1

??? SOME TESTS FAILED ???
=================================================================
$finish called at time : 2655 ns : File "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" Line 422
add_bp {C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v} 134
remove_bps -file {C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v} -line 134
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   12.5000 (0x000c8000)
    Error:    0.000000
    ? PASS

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   10.0000 (0x000a0000)
    Error:    0.000000
    ? PASS

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   5.0000 (0x00050000)
    Error:    0.000000
    ? PASS

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   6.0000 (0x00060000)
    Error:    0.000000
    ? PASS

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   -2.3000 (0xfffdb333)
    Error:    0.000003
    ? PASS

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1s
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   12.5000 (0x000c8000)
    Error:    0.000000
    ? PASS

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   10.0000 (0x000a0000)
    Error:    0.000000
    ? PASS

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   5.0000 (0x00050000)
    Error:    0.000000
    ? PASS

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   6.0000 (0x00060000)
    Error:    0.000000
    ? PASS

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   -2.3000 (0xfffdb333)
    Error:    0.000003
    ? PASS

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
  Test:                  0.1 + 0.2 ? 0.3
    Expected: 0.3000 (0x00004ccc)
    Actual:   0.3000 (0x00004ccc)
    Error:    0.000012
    ? PASS

TEST 8: Fractional multiply - 1.5 * 1.5
-----------------------------------------------------------------
  Test:                 1.5 * 1.5 = 2.25
    Expected: 2.2500 (0x00024000)
    Actual:   2.2500 (0x00024000)
    Error:    0.000000
    ? PASS

TEST 9: Fractional divide - 7.5 / 2.5
-----------------------------------------------------------------
  Test:                  7.5 / 2.5 = 3.0
    Expected: 3.0000 (0x00030000)
    Actual:   3.0000 (0x00030000)
    Error:    0.000000
    ? PASS

TEST 10: Division by zero - 10.0 / 0.0
-----------------------------------------------------------------
  ? PASS - Divide by zero detected correctly

TEST 11: Large numbers - 1000.0 + 500.5
-----------------------------------------------------------------
  Test:          1000.0 + 500.5 = 1500.5
    Expected: 1500.5000 (0x05dc8000)
    Actual:   1500.5000 (0x05dc8000)
    Error:    0.000000
    ? PASS

TEST 12: Zero addition - 0.0 + 5.0
-----------------------------------------------------------------
  Test:                  0.0 + 5.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   5.0000 (0x00050000)
    Error:    0.000000
    ? PASS

TEST 13: Multiply by zero - 10.0 * 0.0
-----------------------------------------------------------------
  Test:                 10.0 * 0.0 = 0.0
    Expected: 0.0000 (0x00000000)
    Actual:   0.0000 (0x00000000)
    Error:    0.000000
    ? PASS

TEST 14: Negative multiply - (-2.0) * 3.0
-----------------------------------------------------------------
  Test:                -2.0 * 3.0 = -6.0
    Expected: -6.0000 (0xfffa0000)
    Actual:   -6.0000 (0xfffa0000)
    Error:    0.000000
    ? PASS

TEST 15: Negative divide - (-10.0) / 2.0
-----------------------------------------------------------------
  Test:               -10.0 / 2.0 = -5.0
    Expected: -5.0000 (0xfffb0000)
    Actual:   -5.0000 (0xfffb0000)
    Error:    0.000000
    ? PASS

TEST 16: Small decimals - 0.25 + 0.75
-----------------------------------------------------------------
  Test:                0.25 + 0.75 = 1.0
    Expected: 1.0000 (0x00010000)
    Actual:   1.0000 (0x00010000)
    Error:    0.000000
    ? PASS

TEST 17: Complex chain - 10 * 2 / 4 + 5
-----------------------------------------------------------------
  Test:          ((10 * 2) / 4) + 5 = 10
    Expected: 10.0000 (0x000a0000)
    Actual:   10.0000 (0x000a0000)
    Error:    0.000000
    ? PASS

=================================================================
TEST SUMMARY
=================================================================
Total Tests: 17
Passed:      17
Failed:      0

??? ALL TESTS PASSED! ???
=================================================================
$finish called at time : 2655 ns : File "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" Line 422
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
ERROR: [VRFC 10-1412] syntax error near [ [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v:139]
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v:142]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v:142]
ERROR: [VRFC 10-1412] syntax error near [ [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v:150]
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v:153]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v:153]
ERROR: [VRFC 10-2787] module basic_calculator_engine ignored due to previous errors [C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   12.5000 (0x000c8000)
    Error:    0.000000
    ? PASS

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   10.0000 (0x000a0000)
    Error:    0.000000
    ? PASS

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   5.0000 (0x00050000)
    Error:    0.000000
    ? PASS

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   6.0000 (0x00060000)
    Error:    0.000000
    ? PASS

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   -2.3000 (0xfffdb333)
    Error:    0.000003
    ? PASS

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1s
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   12.5000 (0x000c8000)
    Error:    0.000000
    ? PASS

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   10.0000 (0x000a0000)
    Error:    0.000000
    ? PASS

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   5.0000 (0x00050000)
    Error:    0.000000
    ? PASS

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   6.0000 (0x00060000)
    Error:    0.000000
    ? PASS

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   -2.3000 (0xfffdb333)
    Error:    0.000003
    ? PASS

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
  Test:                  0.1 + 0.2 ? 0.3
    Expected: 0.3000 (0x00004ccc)
    Actual:   0.3000 (0x00004ccc)
    Error:    0.000012
    ? PASS

TEST 8: Fractional multiply - 1.5 * 1.5
-----------------------------------------------------------------
  Test:                 1.5 * 1.5 = 2.25
    Expected: 2.2500 (0x00024000)
    Actual:   2.2500 (0x00024000)
    Error:    0.000000
    ? PASS

TEST 9: Fractional divide - 7.5 / 2.5
-----------------------------------------------------------------
  Test:                  7.5 / 2.5 = 3.0
    Expected: 3.0000 (0x00030000)
    Actual:   3.0000 (0x00030000)
    Error:    0.000000
    ? PASS

TEST 10: Division by zero - 10.0 / 0.0
-----------------------------------------------------------------
  ? PASS - Divide by zero detected correctly

TEST 11: Large numbers - 1000.0 + 500.5
-----------------------------------------------------------------
  Test:          1000.0 + 500.5 = 1500.5
    Expected: 1500.5000 (0x05dc8000)
    Actual:   1500.5000 (0x05dc8000)
    Error:    0.000000
    ? PASS

TEST 12: Zero addition - 0.0 + 5.0
-----------------------------------------------------------------
  Test:                  0.0 + 5.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   5.0000 (0x00050000)
    Error:    0.000000
    ? PASS

TEST 13: Multiply by zero - 10.0 * 0.0
-----------------------------------------------------------------
  Test:                 10.0 * 0.0 = 0.0
    Expected: 0.0000 (0x00000000)
    Actual:   0.0000 (0x00000000)
    Error:    0.000000
    ? PASS

TEST 14: Negative multiply - (-2.0) * 3.0
-----------------------------------------------------------------
  Test:                -2.0 * 3.0 = -6.0
    Expected: -6.0000 (0xfffa0000)
    Actual:   -6.0000 (0xfffa0000)
    Error:    0.000000
    ? PASS

TEST 15: Negative divide - (-10.0) / 2.0
-----------------------------------------------------------------
  Test:               -10.0 / 2.0 = -5.0
    Expected: -5.0000 (0xfffb0000)
    Actual:   -5.0000 (0xfffb0000)
    Error:    0.000000
    ? PASS

TEST 16: Small decimals - 0.25 + 0.75
-----------------------------------------------------------------
  Test:                0.25 + 0.75 = 1.0
    Expected: 1.0000 (0x00010000)
    Actual:   1.0000 (0x00010000)
    Error:    0.000000
    ? PASS

TEST 17: Complex chain - 10 * 2 / 4 + 5
-----------------------------------------------------------------
  Test:          ((10 * 2) / 4) + 5 = 10
    Expected: 10.0000 (0x000a0000)
    Actual:   10.0000 (0x000a0000)
    Error:    0.000000
    ? PASS

=================================================================
TEST SUMMARY
=================================================================
Total Tests: 17
Passed:      17
Failed:      0

??? ALL TESTS PASSED! ???
=================================================================
$finish called at time : 2655 ns : File "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" Line 422
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_basic_calc_engine' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_basic_calc_engine_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sources_1/new/basic_calculator_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calculator_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_basic_calc_engine
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbba13f8993484091dc7de8f2730e7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_basic_calc_engine_behav xil_defaultlib.tb_basic_calc_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.basic_calculator_engine
Compiling module xil_defaultlib.tb_basic_calc_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_calc_engine_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_basic_calc_engine_behav -key {Behavioral:sim_1:Functional:tb_basic_calc_engine} -tclbatch {tb_basic_calc_engine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_basic_calc_engine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   12.5000 (0x000c8000)
    Error:    0.000000
    ? PASS

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   10.0000 (0x000a0000)
    Error:    0.000000
    ? PASS

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   5.0000 (0x00050000)
    Error:    0.000000
    ? PASS

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   6.0000 (0x00060000)
    Error:    0.000000
    ? PASS

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   -2.3000 (0xfffdb333)
    Error:    0.000003
    ? PASS

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_basic_calc_engine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1s
=================================================================
Arithmetic Backend Optimized Testbench
=================================================================

TEST 1: Addition - 10.5 + 5.25
-----------------------------------------------------------------
  Test:              10.5 + 5.25 = 15.75
    Expected: 15.7500 (0x000fc000)
    Actual:   15.7500 (0x000fc000)
    Error:    0.000000
    ? PASS

TEST 2: Subtraction - 20.0 - 7.5
-----------------------------------------------------------------
  Test:                20.0 - 7.5 = 12.5
    Expected: 12.5000 (0x000c8000)
    Actual:   12.5000 (0x000c8000)
    Error:    0.000000
    ? PASS

TEST 3: Multiplication - 4.0 * 2.5
-----------------------------------------------------------------
  Test:                 4.0 * 2.5 = 10.0
    Expected: 10.0000 (0x000a0000)
    Actual:   10.0000 (0x000a0000)
    Error:    0.000000
    ? PASS

TEST 4: Division - 10.0 / 2.0
-----------------------------------------------------------------
  Test:                 10.0 / 2.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   5.0000 (0x00050000)
    Error:    0.000000
    ? PASS

TEST 5: Chain calculation - 5 + 3 - 2
-----------------------------------------------------------------
  Test:                  (5 + 3) - 2 = 6
    Expected: 6.0000 (0x00060000)
    Actual:   6.0000 (0x00060000)
    Error:    0.000000
    ? PASS

TEST 6: Negative addition - (-5.5) + 3.2
-----------------------------------------------------------------
  Test:                -5.5 + 3.2 = -2.3
    Expected: -2.3000 (0xfffdb334)
    Actual:   -2.3000 (0xfffdb333)
    Error:    0.000003
    ? PASS

TEST 7: Decimal precision - 0.1 + 0.2
-----------------------------------------------------------------
  Test:                  0.1 + 0.2 ? 0.3
    Expected: 0.3000 (0x00004ccc)
    Actual:   0.3000 (0x00004ccc)
    Error:    0.000012
    ? PASS

TEST 8: Fractional multiply - 1.5 * 1.5
-----------------------------------------------------------------
  Test:                 1.5 * 1.5 = 2.25
    Expected: 2.2500 (0x00024000)
    Actual:   2.2500 (0x00024000)
    Error:    0.000000
    ? PASS

TEST 9: Fractional divide - 7.5 / 2.5
-----------------------------------------------------------------
  Test:                  7.5 / 2.5 = 3.0
    Expected: 3.0000 (0x00030000)
    Actual:   3.0000 (0x00030000)
    Error:    0.000000
    ? PASS

TEST 10: Division by zero - 10.0 / 0.0
-----------------------------------------------------------------
  ? PASS - Divide by zero detected correctly

TEST 11: Large numbers - 1000.0 + 500.5
-----------------------------------------------------------------
  Test:          1000.0 + 500.5 = 1500.5
    Expected: 1500.5000 (0x05dc8000)
    Actual:   1500.5000 (0x05dc8000)
    Error:    0.000000
    ? PASS

TEST 12: Zero addition - 0.0 + 5.0
-----------------------------------------------------------------
  Test:                  0.0 + 5.0 = 5.0
    Expected: 5.0000 (0x00050000)
    Actual:   5.0000 (0x00050000)
    Error:    0.000000
    ? PASS

TEST 13: Multiply by zero - 10.0 * 0.0
-----------------------------------------------------------------
  Test:                 10.0 * 0.0 = 0.0
    Expected: 0.0000 (0x00000000)
    Actual:   0.0000 (0x00000000)
    Error:    0.000000
    ? PASS

TEST 14: Negative multiply - (-2.0) * 3.0
-----------------------------------------------------------------
  Test:                -2.0 * 3.0 = -6.0
    Expected: -6.0000 (0xfffa0000)
    Actual:   -6.0000 (0xfffa0000)
    Error:    0.000000
    ? PASS

TEST 15: Negative divide - (-10.0) / 2.0
-----------------------------------------------------------------
  Test:               -10.0 / 2.0 = -5.0
    Expected: -5.0000 (0xfffb0000)
    Actual:   -5.0000 (0xfffb0000)
    Error:    0.000000
    ? PASS

TEST 16: Small decimals - 0.25 + 0.75
-----------------------------------------------------------------
  Test:                0.25 + 0.75 = 1.0
    Expected: 1.0000 (0x00010000)
    Actual:   1.0000 (0x00010000)
    Error:    0.000000
    ? PASS

TEST 17: Complex chain - 10 * 2 / 4 + 5
-----------------------------------------------------------------
  Test:          ((10 * 2) / 4) + 5 = 10
    Expected: 10.0000 (0x000a0000)
    Actual:   10.0000 (0x000a0000)
    Error:    0.000000
    ? PASS

=================================================================
TEST SUMMARY
=================================================================
Total Tests: 17
Passed:      17
Failed:      0

??? ALL TESTS PASSED! ???
=================================================================
$finish called at time : 2655 ns : File "C:/Users/cheon/Documents/GitHub/EE2026_proj/FDP/FDP.srcs/sim_1/new/tb_basic_calc_engine.v" Line 422
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 22 17:21:43 2025...
=======
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.uupdate_compile_order -fileset sources_1eexitIINFO: [Common 17-206] Exiting Vivado at Thu Nov  6 02:25:38 2025...
>>>>>>> Stashed changes
