Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto eeb631c8b22c4489a5b650d466ac6a98 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips16_behav xil_defaultlib.tb_mips16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/mips/scrs/JR_Control.v" Line 1. Module JR_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/mips/scrs/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/mips/scrs/JR_Control.v" Line 1. Module JR_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/mips/scrs/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.JR_Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mips_16
Compiling module xil_defaultlib.tb_mips16
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips16_behav
