
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Wed Nov  9 22:32:19 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  10.000       {0 5}          Declared                 0           1  {clk} 
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                          5.000        {0 2.5}        Generated (sys_clk)   2699           0  {pll1/u_pll_e1/goppll/CLKOUT0}
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                            200.000 MHz      50.075 MHz          5.000         19.970        -14.970
 jtag_TCK_Inferred            1.000 MHz     148.500 MHz       1000.000          6.734        496.633
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                   -14.970  -68393.704           7648          10831
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.633       0.000              0            753
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.242       0.000              0          10831
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.340       0.000              0            753
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                    -3.927   -2738.126           1316           1660
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.813       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred              1.555       0.000              0           2699
 jtag_TCK_Inferred                                 499.318       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                   -11.777  -49933.811           7186          10831
 jtag_TCK_Inferred      jtag_TCK_Inferred          497.394       0.000              0            753
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.280       0.000              0          10831
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.313       0.000              0            753
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                    -3.098   -1591.441           1311           1660
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.799       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred              1.882       0.000              0           2699
 jtag_TCK_Inferred                                 499.443       0.000              0            233
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[24].not_x0.rf_dff/qout_r[12]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.141
  Launch Clock Delay      :  4.900
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.878       4.900         ntclkbufg_1      
 CLMA_54_248/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_54_248/Q1                    tco                   0.261       5.161 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=169)      1.839       7.000         l1/u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_90_192/Y2                    td                    0.216       7.216 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N61_2/gateop_perm/Z
                                   net (fanout=124)      0.269       7.485         l1/u_tinyriscv_core/u_exu/req_muldiv_o
 CLMA_90_192/Y3                    td                    0.276       7.761 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29/gateop_perm/Z
                                   net (fanout=31)       0.635       8.396         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29
 CLMS_94_177/Y3                    td                    0.169       8.565 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N34_69/gateop_perm/Z
                                   net (fanout=2)        1.244       9.809         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/op2_mul [17]
 APM_110_160/PO[0]                 td                    2.246      12.055 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000      12.055         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N26
 APM_110_172/PO[0]                 td                    1.523      13.578 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000      13.578         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N50
 APM_110_188/PO[0]                 td                    1.523      15.101 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m3/gopapm/PO[0]
                                   net (fanout=1)        0.000      15.101         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N72_rnms
 APM_110_200/P[0]                  td                    1.589      16.690 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m4/gopapm/P[0]
                                   net (fanout=5)        1.036      17.726         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp [36]
 CLMA_130_201/COUT                 td                    0.326      18.052 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_37/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.052         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [38]
                                                         0.060      18.112 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_39/gateop_A2/Cout
                                                         0.000      18.112         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [40]
 CLMA_130_205/COUT                 td                    0.097      18.209 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_41/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.209         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [42]
                                                         0.060      18.269 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_43/gateop_A2/Cout
                                                         0.000      18.269         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [44]
 CLMA_130_209/Y2                   td                    0.198      18.467 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_45/gateop_A2/Y0
                                   net (fanout=1)        1.378      19.845         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp_complcode [44]
 CLMA_102_164/Y0                   td                    0.282      20.127 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op_res_2[12]/gateop/F
                                   net (fanout=2)        1.045      21.172         l1/u_tinyriscv_core/_N3215
 CLMS_78_129/Y3                    td                    0.276      21.448 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N48_56/gateop/F
                                   net (fanout=2)        0.906      22.354         l1/u_tinyriscv_core/u_exu/muldiv_reg_wdata_o [12]
 CLMS_78_129/Y0                    td                    0.282      22.636 r       l1/u_tinyriscv_core/u_exu/u_exu_commit/reg_wdata_o_5[12]_3/gateop/F
                                   net (fanout=1)        0.473      23.109         l1/u_tinyriscv_core/u_exu/u_exu_commit/_N16995
 CLMS_78_133/Y0                    td                    0.282      23.391 r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[7].not_x0.rf_dff/qout_r[12]/opit_0_MUX4TO1Q/F
                                   net (fanout=30)       0.954      24.345         l1/u_tinyriscv_core/ex_reg_wdata_o [12]
 CLMS_66_105/M3                                                            r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[24].not_x0.rf_dff/qout_r[12]/opit_0/D

 Data arrival time                                                  24.345         Logic Levels: 14 
                                                                                   Logic: 9.666ns(49.709%), Route: 9.779ns(50.291%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.570       9.141         ntclkbufg_1      
 CLMS_66_105/CLK                                                           r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[24].not_x0.rf_dff/qout_r[12]/opit_0/CLK
 clock pessimism                                         0.451       9.592                          
 clock uncertainty                                      -0.150       9.442                          

 Setup time                                             -0.067       9.375                          

 Data required time                                                  9.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.375                          
 Data arrival time                                                 -24.345                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -14.970                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[10].not_x0.rf_dff/qout_r[12]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.144
  Launch Clock Delay      :  4.900
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.878       4.900         ntclkbufg_1      
 CLMA_54_248/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_54_248/Q1                    tco                   0.261       5.161 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=169)      1.839       7.000         l1/u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_90_192/Y2                    td                    0.216       7.216 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N61_2/gateop_perm/Z
                                   net (fanout=124)      0.269       7.485         l1/u_tinyriscv_core/u_exu/req_muldiv_o
 CLMA_90_192/Y3                    td                    0.276       7.761 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29/gateop_perm/Z
                                   net (fanout=31)       0.635       8.396         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29
 CLMS_94_177/Y3                    td                    0.169       8.565 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N34_69/gateop_perm/Z
                                   net (fanout=2)        1.244       9.809         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/op2_mul [17]
 APM_110_160/PO[0]                 td                    2.246      12.055 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000      12.055         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N26
 APM_110_172/PO[0]                 td                    1.523      13.578 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000      13.578         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N50
 APM_110_188/PO[0]                 td                    1.523      15.101 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m3/gopapm/PO[0]
                                   net (fanout=1)        0.000      15.101         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N72_rnms
 APM_110_200/P[0]                  td                    1.589      16.690 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m4/gopapm/P[0]
                                   net (fanout=5)        1.036      17.726         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp [36]
 CLMA_130_201/COUT                 td                    0.326      18.052 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_37/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.052         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [38]
                                                         0.060      18.112 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_39/gateop_A2/Cout
                                                         0.000      18.112         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [40]
 CLMA_130_205/COUT                 td                    0.097      18.209 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_41/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.209         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [42]
                                                         0.060      18.269 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_43/gateop_A2/Cout
                                                         0.000      18.269         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [44]
 CLMA_130_209/Y2                   td                    0.198      18.467 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_45/gateop_A2/Y0
                                   net (fanout=1)        1.378      19.845         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp_complcode [44]
 CLMA_102_164/Y0                   td                    0.282      20.127 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op_res_2[12]/gateop/F
                                   net (fanout=2)        1.045      21.172         l1/u_tinyriscv_core/_N3215
 CLMS_78_129/Y3                    td                    0.276      21.448 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N48_56/gateop/F
                                   net (fanout=2)        0.906      22.354         l1/u_tinyriscv_core/u_exu/muldiv_reg_wdata_o [12]
 CLMS_78_129/Y0                    td                    0.282      22.636 r       l1/u_tinyriscv_core/u_exu/u_exu_commit/reg_wdata_o_5[12]_3/gateop/F
                                   net (fanout=1)        0.473      23.109         l1/u_tinyriscv_core/u_exu/u_exu_commit/_N16995
 CLMS_78_133/Y0                    td                    0.282      23.391 r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[7].not_x0.rf_dff/qout_r[12]/opit_0_MUX4TO1Q/F
                                   net (fanout=30)       0.946      24.337         l1/u_tinyriscv_core/ex_reg_wdata_o [12]
 CLMA_70_105/M0                                                            r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[10].not_x0.rf_dff/qout_r[12]/opit_0/D

 Data arrival time                                                  24.337         Logic Levels: 14 
                                                                                   Logic: 9.666ns(49.730%), Route: 9.771ns(50.270%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.573       9.144         ntclkbufg_1      
 CLMA_70_105/CLK                                                           r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[10].not_x0.rf_dff/qout_r[12]/opit_0/CLK
 clock pessimism                                         0.451       9.595                          
 clock uncertainty                                      -0.150       9.445                          

 Setup time                                             -0.067       9.378                          

 Data required time                                                  9.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.378                          
 Data arrival time                                                 -24.337                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -14.959                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[6].not_x0.rf_dff/qout_r[12]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.146
  Launch Clock Delay      :  4.900
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.878       4.900         ntclkbufg_1      
 CLMA_54_248/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_54_248/Q1                    tco                   0.261       5.161 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=169)      1.839       7.000         l1/u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_90_192/Y2                    td                    0.216       7.216 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N61_2/gateop_perm/Z
                                   net (fanout=124)      0.269       7.485         l1/u_tinyriscv_core/u_exu/req_muldiv_o
 CLMA_90_192/Y3                    td                    0.276       7.761 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29/gateop_perm/Z
                                   net (fanout=31)       0.635       8.396         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29
 CLMS_94_177/Y3                    td                    0.169       8.565 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N34_69/gateop_perm/Z
                                   net (fanout=2)        1.244       9.809         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/op2_mul [17]
 APM_110_160/PO[0]                 td                    2.246      12.055 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000      12.055         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N26
 APM_110_172/PO[0]                 td                    1.523      13.578 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000      13.578         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N50
 APM_110_188/PO[0]                 td                    1.523      15.101 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m3/gopapm/PO[0]
                                   net (fanout=1)        0.000      15.101         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N72_rnms
 APM_110_200/P[0]                  td                    1.589      16.690 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m4/gopapm/P[0]
                                   net (fanout=5)        1.036      17.726         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp [36]
 CLMA_130_201/COUT                 td                    0.326      18.052 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_37/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.052         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [38]
                                                         0.060      18.112 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_39/gateop_A2/Cout
                                                         0.000      18.112         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [40]
 CLMA_130_205/COUT                 td                    0.097      18.209 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_41/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.209         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [42]
                                                         0.060      18.269 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_43/gateop_A2/Cout
                                                         0.000      18.269         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [44]
 CLMA_130_209/Y2                   td                    0.198      18.467 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_45/gateop_A2/Y0
                                   net (fanout=1)        1.378      19.845         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp_complcode [44]
 CLMA_102_164/Y0                   td                    0.282      20.127 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op_res_2[12]/gateop/F
                                   net (fanout=2)        1.045      21.172         l1/u_tinyriscv_core/_N3215
 CLMS_78_129/Y3                    td                    0.276      21.448 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N48_56/gateop/F
                                   net (fanout=2)        0.906      22.354         l1/u_tinyriscv_core/u_exu/muldiv_reg_wdata_o [12]
 CLMS_78_129/Y0                    td                    0.282      22.636 r       l1/u_tinyriscv_core/u_exu/u_exu_commit/reg_wdata_o_5[12]_3/gateop/F
                                   net (fanout=1)        0.473      23.109         l1/u_tinyriscv_core/u_exu/u_exu_commit/_N16995
 CLMS_78_133/Y0                    td                    0.282      23.391 r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[7].not_x0.rf_dff/qout_r[12]/opit_0_MUX4TO1Q/F
                                   net (fanout=30)       0.898      24.289         l1/u_tinyriscv_core/ex_reg_wdata_o [12]
 CLMS_66_109/M3                                                            r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[6].not_x0.rf_dff/qout_r[12]/opit_0/D

 Data arrival time                                                  24.289         Logic Levels: 14 
                                                                                   Logic: 9.666ns(49.853%), Route: 9.723ns(50.147%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.575       9.146         ntclkbufg_1      
 CLMS_66_109/CLK                                                           r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[6].not_x0.rf_dff/qout_r[12]/opit_0/CLK
 clock pessimism                                         0.451       9.597                          
 clock uncertainty                                      -0.150       9.447                          

 Setup time                                             -0.067       9.380                          

 Data required time                                                  9.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.380                          
 Data arrival time                                                 -24.289                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -14.909                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[31]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_clint/inst_addr[31]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  4.173
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.602       4.173         ntclkbufg_1      
 CLMS_78_245/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[31]/opit_0_L5Q_perm/CLK

 CLMS_78_245/Q1                    tco                   0.223       4.396 f       l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[31]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.291       4.687         l1/u_tinyriscv_core/ie_dec_pc_o [31]
 CLMA_70_248/M0                                                            f       l1/u_tinyriscv_core/u_clint/inst_addr[31]/opit_0/D

 Data arrival time                                                   4.687         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.385%), Route: 0.291ns(56.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.890       4.912         ntclkbufg_1      
 CLMA_70_248/CLK                                                           r       l1/u_tinyriscv_core/u_clint/inst_addr[31]/opit_0/CLK
 clock pessimism                                        -0.451       4.461                          
 clock uncertainty                                       0.000       4.461                          

 Hold time                                              -0.016       4.445                          

 Data required time                                                  4.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.445                          
 Data arrival time                                                  -4.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : l1/uart_0/rx_clk_edge_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : l1/uart_0/rx_div_cnt[14]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.293  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.872
  Launch Clock Delay      :  4.128
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.557       4.128         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       l1/uart_0/rx_clk_edge_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_42_109/Q3                    tco                   0.223       4.351 f       l1/uart_0/rx_clk_edge_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.220       4.571         l1/uart_0/rx_clk_edge_cnt [2]
 CLMA_42_125/D0                                                            f       l1/uart_0/rx_div_cnt[14]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.571         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.339%), Route: 0.220ns(49.661%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.850       4.872         ntclkbufg_1      
 CLMA_42_125/CLK                                                           r       l1/uart_0/rx_div_cnt[14]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.451       4.421                          
 clock uncertainty                                       0.000       4.421                          

 Hold time                                              -0.125       4.296                          

 Data required time                                                  4.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.296                          
 Data arrival time                                                  -4.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[17]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[16]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.890
  Launch Clock Delay      :  4.177
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.606       4.177         ntclkbufg_1      
 CLMA_142_248/CLK                                                          r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[17]/opit_0_L5Q_perm/CLK

 CLMA_142_248/Q0                   tco                   0.223       4.400 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[17]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.174       4.574         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count [17]
 CLMS_142_245/A1                                                           f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[16]/opit_0_L5Q_perm/L1

 Data arrival time                                                   4.574         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.171%), Route: 0.174ns(43.829%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.868       4.890         ntclkbufg_1      
 CLMS_142_245/CLK                                                          r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[16]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.451       4.439                          
 clock uncertainty                                       0.000       4.439                          

 Hold time                                              -0.166       4.273                          

 Data required time                                                  4.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.273                          
 Data arrival time                                                  -4.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.046
  Launch Clock Delay      :  5.884
  Clock Pessimism Removal :  0.811

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.702     504.102         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.102 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.782     505.884         ntclkbufg_0      
 CLMA_70_68/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_70_68/Q0                     tco                   0.241     506.125 r       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.625     506.750         l1/u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_70_68/Y1                     td                    0.276     507.026 r       l1/u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.746     507.772         l1/u_jtag_top/u_jtag_driver/_N1994
 CLMA_66_76/Y0                     td                    0.214     507.986 r       l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/gateop_perm/Z
                                   net (fanout=24)       1.008     508.994         l1/u_jtag_top/u_jtag_driver/_N13905
 CLMA_38_76/CD                                                             r       l1/u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.994         Logic Levels: 2  
                                                                                   Logic: 0.731ns(23.505%), Route: 2.379ns(76.495%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.409    1003.526         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.526 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.520    1005.046         ntclkbufg_0      
 CLMA_38_76/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.811    1005.857                          
 clock uncertainty                                      -0.050    1005.807                          

 Setup time                                             -0.180    1005.627                          

 Data required time                                               1005.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.627                          
 Data arrival time                                                -508.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.633                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.046
  Launch Clock Delay      :  5.884
  Clock Pessimism Removal :  0.811

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.702     504.102         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.102 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.782     505.884         ntclkbufg_0      
 CLMA_70_68/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_70_68/Q0                     tco                   0.241     506.125 r       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.625     506.750         l1/u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_70_68/Y1                     td                    0.276     507.026 r       l1/u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.746     507.772         l1/u_jtag_top/u_jtag_driver/_N1994
 CLMA_66_76/Y0                     td                    0.214     507.986 r       l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/gateop_perm/Z
                                   net (fanout=24)       1.008     508.994         l1/u_jtag_top/u_jtag_driver/_N13905
 CLMA_38_76/AD                                                             r       l1/u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.994         Logic Levels: 2  
                                                                                   Logic: 0.731ns(23.505%), Route: 2.379ns(76.495%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.409    1003.526         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.526 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.520    1005.046         ntclkbufg_0      
 CLMA_38_76/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.811    1005.857                          
 clock uncertainty                                      -0.050    1005.807                          

 Setup time                                             -0.177    1005.630                          

 Data required time                                               1005.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.630                          
 Data arrival time                                                -508.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.636                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.046
  Launch Clock Delay      :  5.884
  Clock Pessimism Removal :  0.811

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.702     504.102         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.102 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.782     505.884         ntclkbufg_0      
 CLMA_70_68/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_70_68/Q0                     tco                   0.241     506.125 r       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.625     506.750         l1/u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_70_68/Y1                     td                    0.276     507.026 r       l1/u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.746     507.772         l1/u_jtag_top/u_jtag_driver/_N1994
 CLMA_66_76/Y0                     td                    0.214     507.986 r       l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/gateop_perm/Z
                                   net (fanout=24)       1.008     508.994         l1/u_jtag_top/u_jtag_driver/_N13905
 CLMA_38_76/BD                                                             r       l1/u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.994         Logic Levels: 2  
                                                                                   Logic: 0.731ns(23.505%), Route: 2.379ns(76.495%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.409    1003.526         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.526 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.520    1005.046         ntclkbufg_0      
 CLMA_38_76/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.811    1005.857                          
 clock uncertainty                                      -0.050    1005.807                          

 Setup time                                             -0.171    1005.636                          

 Data required time                                               1005.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.636                          
 Data arrival time                                                -508.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.642                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[17]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.949
  Launch Clock Delay      :  5.057
  Clock Pessimism Removal :  -0.859

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.409       3.526         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.526 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.531       5.057         ntclkbufg_0      
 CLMA_30_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_81/Q1                     tco                   0.224       5.281 r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.137       5.418         l1/u_jtag_top/u_jtag_driver/rx_data [17]
 CLMA_30_80/M3                                                             r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[17]/opit_0_inv/D

 Data arrival time                                                   5.418         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.841       4.140         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.140 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.809       5.949         ntclkbufg_0      
 CLMA_30_80/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[17]/opit_0_inv/CLK
 clock pessimism                                        -0.859       5.090                          
 clock uncertainty                                       0.000       5.090                          

 Hold time                                              -0.012       5.078                          

 Data required time                                                  5.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.078                          
 Data arrival time                                                  -5.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.949
  Launch Clock Delay      :  5.057
  Clock Pessimism Removal :  -0.859

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.409       3.526         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.526 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.531       5.057         ntclkbufg_0      
 CLMA_30_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_81/Q0                     tco                   0.224       5.281 r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       5.419         l1/u_jtag_top/u_jtag_driver/rx_data [23]
 CLMA_30_80/M2                                                             r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/D

 Data arrival time                                                   5.419         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.841       4.140         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.140 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.809       5.949         ntclkbufg_0      
 CLMA_30_80/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/CLK
 clock pessimism                                        -0.859       5.090                          
 clock uncertainty                                       0.000       5.090                          

 Hold time                                              -0.012       5.078                          

 Data required time                                                  5.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.078                          
 Data arrival time                                                  -5.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/shift_reg[10]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[10]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.936
  Launch Clock Delay      :  5.044
  Clock Pessimism Removal :  -0.859

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.409       3.526         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.526 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.518       5.044         ntclkbufg_0      
 CLMA_50_72/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/shift_reg[10]/opit_0_L5Q_perm/CLK

 CLMA_50_72/Q0                     tco                   0.224       5.268 r       l1/u_jtag_top/u_jtag_driver/shift_reg[10]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.140       5.408         l1/u_jtag_top/u_jtag_driver/shift_reg [10]
 CLMA_50_73/M0                                                             r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[10]/opit_0_inv/D

 Data arrival time                                                   5.408         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.538%), Route: 0.140ns(38.462%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.841       4.140         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.140 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.796       5.936         ntclkbufg_0      
 CLMA_50_73/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[10]/opit_0_inv/CLK
 clock pessimism                                        -0.859       5.077                          
 clock uncertainty                                       0.000       5.077                          

 Hold time                                              -0.012       5.065                          

 Data required time                                                  5.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.065                          
 Data arrival time                                                  -5.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[3]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.119
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.834       4.856         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.261       5.117 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=203)      4.025       9.142         l1/jtag_rst_n    
 CLMA_38_244/Y1                    td                    0.209       9.351 r       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      3.719      13.070         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMS_126_149/RS                                                           r       l1/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[3]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  13.070         Logic Levels: 1  
                                                                                   Logic: 0.470ns(5.722%), Route: 7.744ns(94.278%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.548       9.119         ntclkbufg_1      
 CLMS_126_149/CLK                                                          r       l1/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[3]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.451       9.570                          
 clock uncertainty                                      -0.150       9.420                          

 Recovery time                                          -0.277       9.143                          

 Data required time                                                  9.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.143                          
 Data arrival time                                                 -13.070                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.927                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[6]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.119
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.834       4.856         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.261       5.117 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=203)      4.025       9.142         l1/jtag_rst_n    
 CLMA_38_244/Y1                    td                    0.209       9.351 r       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      3.719      13.070         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMS_126_149/RS                                                           r       l1/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[6]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  13.070         Logic Levels: 1  
                                                                                   Logic: 0.470ns(5.722%), Route: 7.744ns(94.278%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.548       9.119         ntclkbufg_1      
 CLMS_126_149/CLK                                                          r       l1/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.451       9.570                          
 clock uncertainty                                      -0.150       9.420                          

 Recovery time                                          -0.277       9.143                          

 Data required time                                                  9.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.143                          
 Data arrival time                                                 -13.070                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.927                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.111
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.677

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.834       4.856         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.261       5.117 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=203)      4.025       9.142         l1/jtag_rst_n    
 CLMA_38_244/Y1                    td                    0.209       9.351 r       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      4.068      13.419         l1/uart_0/u_vld_rdy/vld_dff/N0
 DRM_122_20/RSTB[0]                                                        r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  13.419         Logic Levels: 1  
                                                                                   Logic: 0.470ns(5.489%), Route: 8.093ns(94.511%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.540       9.111         ntclkbufg_1      
 DRM_122_20/CLKB[0]                                                        r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.677       9.788                          
 clock uncertainty                                      -0.150       9.638                          

 Recovery time                                          -0.122       9.516                          

 Data required time                                                  9.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.516                          
 Data arrival time                                                 -13.419                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.903                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.887
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.550       4.121         ntclkbufg_1      
 CLMA_38_224/CLK                                                           r       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_38_224/Q0                    tco                   0.223       4.344 f       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.383       4.727         l1/u_rst_ctrl/jtag_rst_r [4]
 CLMA_38_244/Y1                    td                    0.154       4.881 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      0.342       5.223         l1/uart_0/u_vld_rdy/vld_dff/N0
 DRM_34_248/RSTB[0]                                                        f       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.223         Logic Levels: 1  
                                                                                   Logic: 0.377ns(34.211%), Route: 0.725ns(65.789%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.865       4.887         ntclkbufg_1      
 DRM_34_248/CLKB[0]                                                        r       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.451       4.436                          
 clock uncertainty                                       0.000       4.436                          

 Removal time                                           -0.026       4.410                          

 Data required time                                                  4.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.410                          
 Data arrival time                                                  -5.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.813                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : l1/u_tinyriscv_core/u_clint/cause[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.894
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.550       4.121         ntclkbufg_1      
 CLMA_38_224/CLK                                                           r       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_38_224/Q0                    tco                   0.223       4.344 f       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.383       4.727         l1/u_rst_ctrl/jtag_rst_r [4]
 CLMA_38_244/Y1                    td                    0.154       4.881 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      0.258       5.139         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMS_38_241/RSCO                  td                    0.113       5.252 f       l1/u_tinyriscv_core/u_ifu/pc[12]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.252         _N242            
 CLMS_38_245/RSCO                  td                    0.078       5.330 f       l1/u_tinyriscv_core/u_ifu/pc[7]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.330         _N241            
 CLMS_38_249/RSCI                                                          f       l1/u_tinyriscv_core/u_clint/cause[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.330         Logic Levels: 3  
                                                                                   Logic: 0.568ns(46.981%), Route: 0.641ns(53.019%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.872       4.894         ntclkbufg_1      
 CLMS_38_249/CLK                                                           r       l1/u_tinyriscv_core/u_clint/cause[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.451       4.443                          
 clock uncertainty                                       0.000       4.443                          

 Removal time                                            0.000       4.443                          

 Data required time                                                  4.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.443                          
 Data arrival time                                                  -5.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.887                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : l1/u_tinyriscv_core/u_clint/cause[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.894
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.550       4.121         ntclkbufg_1      
 CLMA_38_224/CLK                                                           r       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_38_224/Q0                    tco                   0.223       4.344 f       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.383       4.727         l1/u_rst_ctrl/jtag_rst_r [4]
 CLMA_38_244/Y1                    td                    0.154       4.881 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      0.258       5.139         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMS_38_241/RSCO                  td                    0.113       5.252 f       l1/u_tinyriscv_core/u_ifu/pc[12]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.252         _N242            
 CLMS_38_245/RSCO                  td                    0.078       5.330 f       l1/u_tinyriscv_core/u_ifu/pc[7]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.330         _N241            
 CLMS_38_249/RSCI                                                          f       l1/u_tinyriscv_core/u_clint/cause[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.330         Logic Levels: 3  
                                                                                   Logic: 0.568ns(46.981%), Route: 0.641ns(53.019%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.872       4.894         ntclkbufg_1      
 CLMS_38_249/CLK                                                           r       l1/u_tinyriscv_core/u_clint/cause[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.451       4.443                          
 clock uncertainty                                       0.000       4.443                          

 Removal time                                            0.000       4.443                          

 Data required time                                                  4.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.443                          
 Data arrival time                                                  -5.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.887                          
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[1]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.829       4.851         ntclkbufg_1      
 CLMS_54_149/CLK                                                           r       l1/gpio_0/gpio_ctrl[1]/opit_0_L5Q_perm/CLK

 CLMS_54_149/Q1                    tco                   0.261       5.112 r       l1/gpio_0/gpio_ctrl[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        2.117       7.229         l1/gpio_ctrl [1] 
 CLMS_66_117/Y0                    td                    0.164       7.393 r       l1/N101inv/gateop_perm/Z
                                   net (fanout=1)        1.730       9.123         l1/N101_inv      
 IOL_151_102/TO                    td                    0.129       9.252 r       l1.gpio_tri[0]/opit_1/T
                                   net (fanout=1)        0.000       9.252         l1.gpio_tri[0]/ntT
 IOBD_152_102/PAD                  tse                   2.788      12.040 f       l1.gpio_tri[0]/opit_0/IO
                                   net (fanout=1)        0.157      12.197         nt_gpio[0]       
 U11                                                                       f       gpio[0] (port)   

 Data arrival time                                                  12.197         Logic Levels: 3  
                                                                                   Logic: 3.342ns(45.494%), Route: 4.004ns(54.506%)
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[3]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.846       4.868         ntclkbufg_1      
 CLMA_70_144/CLK                                                           r       l1/gpio_0/gpio_ctrl[3]/opit_0_L5Q_perm/CLK

 CLMA_70_144/Q0                    tco                   0.261       5.129 r       l1/gpio_0/gpio_ctrl[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.268       6.397         l1/gpio_ctrl [3] 
 CLMA_70_112/Y2                    td                    0.165       6.562 r       l1/N103inv/gateop_perm/Z
                                   net (fanout=1)        2.166       8.728         l1/N103_inv      
 IOL_151_46/TO                     td                    0.129       8.857 r       l1.gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       8.857         l1.gpio_tri[1]/ntT
 IOBD_152_46/PAD                   tse                   2.788      11.645 f       l1.gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.061      11.706         nt_gpio[1]       
 P17                                                                       f       gpio[1] (port)   

 Data arrival time                                                  11.706         Logic Levels: 3  
                                                                                   Logic: 3.343ns(48.889%), Route: 3.495ns(51.111%)
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.828       4.850         ntclkbufg_1      
 CLMS_38_101/CLK                                                           r       l1/u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMS_38_101/Q0                    tco                   0.261       5.111 r       l1/u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.885       5.996         l1/u_jtag_top/u_jtag_dm/dmstatus [9]
 CLMA_58_109/Y3                    td                    0.179       6.175 f       l1/N4/gateop_perm/Z
                                   net (fanout=1)        1.615       7.790         nt_halted_ind    
 IOL_151_114/DO                    td                    0.122       7.912 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.912         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.788      10.700 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161      10.861         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                  10.861         Logic Levels: 3  
                                                                                   Logic: 3.350ns(55.731%), Route: 2.661ns(44.269%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.395       1.569         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.569         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.583%), Route: 0.540ns(34.417%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.395       1.569         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.569         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.583%), Route: 0.540ns(34.417%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : l1/u_jtag_top/u_jtag_driver/jtag_state_2/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 f       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    1.020       1.079 f       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.079         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.095       1.174 f       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       0.931       2.105         nt_jtag_TMS      
 CLMA_86_72/B0                                                             f       l1/u_jtag_top/u_jtag_driver/jtag_state_2/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.105         Logic Levels: 2  
                                                                                   Logic: 1.115ns(52.969%), Route: 0.990ns(47.031%)
====================================================================================================

{sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.555       2.472           0.917           High Pulse Width  DRM_62_268/CLKB[0]      l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 1.555       2.472           0.917           High Pulse Width  DRM_34_268/CLKB[0]      l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 1.555       2.472           0.917           High Pulse Width  DRM_34_268/CLKA[0]      l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{jtag_TCK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.318     499.938         0.620           High Pulse Width  CLMS_66_53/CLK          l1/u_jtag_top/u_jtag_driver/dm_is_busy/opit_0_inv_L5Q_perm/CLK
 499.318     499.938         0.620           High Pulse Width  CLMS_66_73/CLK          l1/u_jtag_top/u_jtag_driver/dtm_req_data[34]/opit_0_inv/CLK
 499.318     499.938         0.620           High Pulse Width  CLMS_54_69/CLK          l1/u_jtag_top/u_jtag_driver/dm_resp_data[2]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[10].not_x0.rf_dff/qout_r[12]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.227  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.416
  Launch Clock Delay      :  3.951
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.537       3.951         ntclkbufg_1      
 CLMA_54_248/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_54_248/Q1                    tco                   0.209       4.160 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=169)      1.483       5.643         l1/u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_90_192/Y2                    td                    0.173       5.816 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N61_2/gateop_perm/Z
                                   net (fanout=124)      0.250       6.066         l1/u_tinyriscv_core/u_exu/req_muldiv_o
 CLMA_90_192/Y3                    td                    0.221       6.287 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29/gateop_perm/Z
                                   net (fanout=31)       0.518       6.805         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29
 CLMS_94_177/Y3                    td                    0.135       6.940 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N34_69/gateop_perm/Z
                                   net (fanout=2)        0.938       7.878         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/op2_mul [17]
 APM_110_160/PO[0]                 td                    2.065       9.943 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.943         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N26
 APM_110_172/PO[0]                 td                    1.400      11.343 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000      11.343         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N50
 APM_110_188/PO[0]                 td                    1.400      12.743 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m3/gopapm/PO[0]
                                   net (fanout=1)        0.000      12.743         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N72_rnms
 APM_110_200/P[0]                  td                    1.461      14.204 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m4/gopapm/P[0]
                                   net (fanout=5)        0.808      15.012         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp [36]
 CLMA_130_201/COUT                 td                    0.262      15.274 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_37/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.274         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [38]
                                                         0.055      15.329 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_39/gateop_A2/Cout
                                                         0.000      15.329         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [40]
 CLMA_130_205/COUT                 td                    0.083      15.412 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_41/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.412         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [42]
                                                         0.055      15.467 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_43/gateop_A2/Cout
                                                         0.000      15.467         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [44]
 CLMA_130_209/Y2                   td                    0.173      15.640 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_45/gateop_A2/Y0
                                   net (fanout=1)        1.115      16.755         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp_complcode [44]
 CLMA_102_164/Y0                   td                    0.225      16.980 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op_res_2[12]/gateop/F
                                   net (fanout=2)        0.838      17.818         l1/u_tinyriscv_core/_N3215
 CLMS_78_129/Y3                    td                    0.221      18.039 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N48_56/gateop/F
                                   net (fanout=2)        0.685      18.724         l1/u_tinyriscv_core/u_exu/muldiv_reg_wdata_o [12]
 CLMS_78_129/Y0                    td                    0.226      18.950 r       l1/u_tinyriscv_core/u_exu/u_exu_commit/reg_wdata_o_5[12]_3/gateop/F
                                   net (fanout=1)        0.400      19.350         l1/u_tinyriscv_core/u_exu/u_exu_commit/_N16995
 CLMS_78_133/Y0                    td                    0.226      19.576 r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[7].not_x0.rf_dff/qout_r[12]/opit_0_MUX4TO1Q/F
                                   net (fanout=30)       0.748      20.324         l1/u_tinyriscv_core/ex_reg_wdata_o [12]
 CLMA_70_105/M0                                                            r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[10].not_x0.rf_dff/qout_r[12]/opit_0/D

 Data arrival time                                                  20.324         Logic Levels: 14 
                                                                                   Logic: 8.590ns(52.464%), Route: 7.783ns(47.536%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.310       8.416         ntclkbufg_1      
 CLMA_70_105/CLK                                                           r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[10].not_x0.rf_dff/qout_r[12]/opit_0/CLK
 clock pessimism                                         0.308       8.724                          
 clock uncertainty                                      -0.150       8.574                          

 Setup time                                             -0.027       8.547                          

 Data required time                                                  8.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.547                          
 Data arrival time                                                 -20.324                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -11.777                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[24].not_x0.rf_dff/qout_r[12]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.413
  Launch Clock Delay      :  3.951
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.537       3.951         ntclkbufg_1      
 CLMA_54_248/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_54_248/Q1                    tco                   0.209       4.160 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=169)      1.483       5.643         l1/u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_90_192/Y2                    td                    0.173       5.816 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N61_2/gateop_perm/Z
                                   net (fanout=124)      0.250       6.066         l1/u_tinyriscv_core/u_exu/req_muldiv_o
 CLMA_90_192/Y3                    td                    0.221       6.287 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29/gateop_perm/Z
                                   net (fanout=31)       0.518       6.805         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29
 CLMS_94_177/Y3                    td                    0.135       6.940 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N34_69/gateop_perm/Z
                                   net (fanout=2)        0.938       7.878         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/op2_mul [17]
 APM_110_160/PO[0]                 td                    2.065       9.943 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.943         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N26
 APM_110_172/PO[0]                 td                    1.400      11.343 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000      11.343         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N50
 APM_110_188/PO[0]                 td                    1.400      12.743 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m3/gopapm/PO[0]
                                   net (fanout=1)        0.000      12.743         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N72_rnms
 APM_110_200/P[0]                  td                    1.461      14.204 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m4/gopapm/P[0]
                                   net (fanout=5)        0.808      15.012         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp [36]
 CLMA_130_201/COUT                 td                    0.262      15.274 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_37/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.274         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [38]
                                                         0.055      15.329 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_39/gateop_A2/Cout
                                                         0.000      15.329         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [40]
 CLMA_130_205/COUT                 td                    0.083      15.412 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_41/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.412         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [42]
                                                         0.055      15.467 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_43/gateop_A2/Cout
                                                         0.000      15.467         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [44]
 CLMA_130_209/Y2                   td                    0.173      15.640 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_45/gateop_A2/Y0
                                   net (fanout=1)        1.115      16.755         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp_complcode [44]
 CLMA_102_164/Y0                   td                    0.225      16.980 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op_res_2[12]/gateop/F
                                   net (fanout=2)        0.838      17.818         l1/u_tinyriscv_core/_N3215
 CLMS_78_129/Y3                    td                    0.221      18.039 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N48_56/gateop/F
                                   net (fanout=2)        0.685      18.724         l1/u_tinyriscv_core/u_exu/muldiv_reg_wdata_o [12]
 CLMS_78_129/Y0                    td                    0.226      18.950 r       l1/u_tinyriscv_core/u_exu/u_exu_commit/reg_wdata_o_5[12]_3/gateop/F
                                   net (fanout=1)        0.400      19.350         l1/u_tinyriscv_core/u_exu/u_exu_commit/_N16995
 CLMS_78_133/Y0                    td                    0.226      19.576 r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[7].not_x0.rf_dff/qout_r[12]/opit_0_MUX4TO1Q/F
                                   net (fanout=30)       0.743      20.319         l1/u_tinyriscv_core/ex_reg_wdata_o [12]
 CLMS_66_105/M3                                                            r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[24].not_x0.rf_dff/qout_r[12]/opit_0/D

 Data arrival time                                                  20.319         Logic Levels: 14 
                                                                                   Logic: 8.590ns(52.480%), Route: 7.778ns(47.520%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.307       8.413         ntclkbufg_1      
 CLMS_66_105/CLK                                                           r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[24].not_x0.rf_dff/qout_r[12]/opit_0/CLK
 clock pessimism                                         0.308       8.721                          
 clock uncertainty                                      -0.150       8.571                          

 Setup time                                             -0.027       8.544                          

 Data required time                                                  8.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.544                          
 Data arrival time                                                 -20.319                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -11.775                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[6].not_x0.rf_dff/qout_r[12]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.418
  Launch Clock Delay      :  3.951
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.537       3.951         ntclkbufg_1      
 CLMA_54_248/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_54_248/Q1                    tco                   0.209       4.160 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=169)      1.483       5.643         l1/u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_90_192/Y2                    td                    0.173       5.816 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N61_2/gateop_perm/Z
                                   net (fanout=124)      0.250       6.066         l1/u_tinyriscv_core/u_exu/req_muldiv_o
 CLMA_90_192/Y3                    td                    0.221       6.287 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29/gateop_perm/Z
                                   net (fanout=31)       0.518       6.805         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29
 CLMS_94_177/Y3                    td                    0.135       6.940 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N34_69/gateop_perm/Z
                                   net (fanout=2)        0.938       7.878         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/op2_mul [17]
 APM_110_160/PO[0]                 td                    2.065       9.943 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.943         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N26
 APM_110_172/PO[0]                 td                    1.400      11.343 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000      11.343         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N50
 APM_110_188/PO[0]                 td                    1.400      12.743 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m3/gopapm/PO[0]
                                   net (fanout=1)        0.000      12.743         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N72_rnms
 APM_110_200/P[0]                  td                    1.461      14.204 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m4/gopapm/P[0]
                                   net (fanout=5)        0.808      15.012         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp [36]
 CLMA_130_201/COUT                 td                    0.262      15.274 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_37/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.274         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [38]
                                                         0.055      15.329 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_39/gateop_A2/Cout
                                                         0.000      15.329         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [40]
 CLMA_130_205/COUT                 td                    0.083      15.412 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_41/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.412         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [42]
                                                         0.055      15.467 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_43/gateop_A2/Cout
                                                         0.000      15.467         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [44]
 CLMA_130_209/Y2                   td                    0.173      15.640 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_45/gateop_A2/Y0
                                   net (fanout=1)        1.115      16.755         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp_complcode [44]
 CLMA_102_164/Y0                   td                    0.225      16.980 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op_res_2[12]/gateop/F
                                   net (fanout=2)        0.838      17.818         l1/u_tinyriscv_core/_N3215
 CLMS_78_129/Y3                    td                    0.221      18.039 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N48_56/gateop/F
                                   net (fanout=2)        0.685      18.724         l1/u_tinyriscv_core/u_exu/muldiv_reg_wdata_o [12]
 CLMS_78_129/Y0                    td                    0.226      18.950 r       l1/u_tinyriscv_core/u_exu/u_exu_commit/reg_wdata_o_5[12]_3/gateop/F
                                   net (fanout=1)        0.400      19.350         l1/u_tinyriscv_core/u_exu/u_exu_commit/_N16995
 CLMS_78_133/Y0                    td                    0.225      19.575 f       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[7].not_x0.rf_dff/qout_r[12]/opit_0_MUX4TO1Q/F
                                   net (fanout=30)       0.687      20.262         l1/u_tinyriscv_core/ex_reg_wdata_o [12]
 CLMS_66_109/M3                                                            f       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[6].not_x0.rf_dff/qout_r[12]/opit_0/D

 Data arrival time                                                  20.262         Logic Levels: 14 
                                                                                   Logic: 8.589ns(52.658%), Route: 7.722ns(47.342%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.312       8.418         ntclkbufg_1      
 CLMS_66_109/CLK                                                           r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[6].not_x0.rf_dff/qout_r[12]/opit_0/CLK
 clock pessimism                                         0.308       8.726                          
 clock uncertainty                                      -0.150       8.576                          

 Setup time                                             -0.035       8.541                          

 Data required time                                                  8.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.541                          
 Data arrival time                                                 -20.262                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -11.721                          
====================================================================================================

====================================================================================================

Startpoint  : l1/uart_0/rx_clk_edge_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : l1/uart_0/rx_div_cnt[14]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  3.397
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.291       3.397         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       l1/uart_0/rx_clk_edge_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_42_109/Q3                    tco                   0.197       3.594 f       l1/uart_0/rx_clk_edge_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.212       3.806         l1/uart_0/rx_clk_edge_cnt [2]
 CLMA_42_125/D0                                                            f       l1/uart_0/rx_div_cnt[14]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.806         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.166%), Route: 0.212ns(51.834%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.501       3.915         ntclkbufg_1      
 CLMA_42_125/CLK                                                           r       l1/uart_0/rx_div_cnt[14]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.308       3.607                          
 clock uncertainty                                       0.000       3.607                          

 Hold time                                              -0.081       3.526                          

 Data required time                                                  3.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.526                          
 Data arrival time                                                  -3.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[31]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_clint/inst_addr[31]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.965
  Launch Clock Delay      :  3.445
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.339       3.445         ntclkbufg_1      
 CLMS_78_245/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[31]/opit_0_L5Q_perm/CLK

 CLMS_78_245/Q1                    tco                   0.198       3.643 r       l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[31]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.291       3.934         l1/u_tinyriscv_core/ie_dec_pc_o [31]
 CLMA_70_248/M0                                                            r       l1/u_tinyriscv_core/u_clint/inst_addr[31]/opit_0/D

 Data arrival time                                                   3.934         Logic Levels: 0  
                                                                                   Logic: 0.198ns(40.491%), Route: 0.291ns(59.509%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.551       3.965         ntclkbufg_1      
 CLMA_70_248/CLK                                                           r       l1/u_tinyriscv_core/u_clint/inst_addr[31]/opit_0/CLK
 clock pessimism                                        -0.308       3.657                          
 clock uncertainty                                       0.000       3.657                          

 Hold time                                              -0.003       3.654                          

 Data required time                                                  3.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.654                          
 Data arrival time                                                  -3.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[17]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[16]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.936
  Launch Clock Delay      :  3.453
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.347       3.453         ntclkbufg_1      
 CLMA_142_248/CLK                                                          r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[17]/opit_0_L5Q_perm/CLK

 CLMA_142_248/Q0                   tco                   0.197       3.650 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[17]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.166       3.816         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count [17]
 CLMS_142_245/A1                                                           f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[16]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.816         Logic Levels: 0  
                                                                                   Logic: 0.197ns(54.270%), Route: 0.166ns(45.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.522       3.936         ntclkbufg_1      
 CLMS_142_245/CLK                                                          r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[16]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.308       3.628                          
 clock uncertainty                                       0.000       3.628                          

 Hold time                                              -0.112       3.516                          

 Data required time                                                  3.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.516                          
 Data arrival time                                                  -3.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.269
  Launch Clock Delay      :  5.081
  Clock Pessimism Removal :  0.810

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.518     503.646         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.646 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.435     505.081         ntclkbufg_0      
 CLMA_70_68/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_70_68/Q1                     tco                   0.193     505.274 r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.243     505.517         l1/u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_70_68/Y3                     td                    0.305     505.822 r       l1/u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.404     506.226         l1/u_jtag_top/u_jtag_driver/N229
 CLMS_78_65/Y2                     td                    0.132     506.358 r       l1/u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.054     507.412         l1/u_jtag_top/u_jtag_driver/N233
 CLMA_46_84/CE                                                             r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/CE

 Data arrival time                                                 507.412         Logic Levels: 2  
                                                                                   Logic: 0.630ns(27.027%), Route: 1.701ns(72.973%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.062    1003.002         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.002 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.267    1004.269         ntclkbufg_0      
 CLMA_46_84/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/CLK
 clock pessimism                                         0.810    1005.079                          
 clock uncertainty                                      -0.050    1005.029                          

 Setup time                                             -0.223    1004.806                          

 Data required time                                               1004.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.806                          
 Data arrival time                                                -507.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.394                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[17]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.269
  Launch Clock Delay      :  5.081
  Clock Pessimism Removal :  0.810

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.518     503.646         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.646 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.435     505.081         ntclkbufg_0      
 CLMA_70_68/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_70_68/Q1                     tco                   0.193     505.274 r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.243     505.517         l1/u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_70_68/Y3                     td                    0.305     505.822 r       l1/u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.404     506.226         l1/u_jtag_top/u_jtag_driver/N229
 CLMS_78_65/Y2                     td                    0.132     506.358 r       l1/u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.054     507.412         l1/u_jtag_top/u_jtag_driver/N233
 CLMA_46_84/CE                                                             r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[17]/opit_0_inv/CE

 Data arrival time                                                 507.412         Logic Levels: 2  
                                                                                   Logic: 0.630ns(27.027%), Route: 1.701ns(72.973%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.062    1003.002         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.002 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.267    1004.269         ntclkbufg_0      
 CLMA_46_84/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[17]/opit_0_inv/CLK
 clock pessimism                                         0.810    1005.079                          
 clock uncertainty                                      -0.050    1005.029                          

 Setup time                                             -0.223    1004.806                          

 Data required time                                               1004.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.806                          
 Data arrival time                                                -507.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.394                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[18]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.269
  Launch Clock Delay      :  5.081
  Clock Pessimism Removal :  0.810

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.518     503.646         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.646 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.435     505.081         ntclkbufg_0      
 CLMA_70_68/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_70_68/Q1                     tco                   0.193     505.274 r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.243     505.517         l1/u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_70_68/Y3                     td                    0.305     505.822 r       l1/u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.404     506.226         l1/u_jtag_top/u_jtag_driver/N229
 CLMS_78_65/Y2                     td                    0.132     506.358 r       l1/u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.054     507.412         l1/u_jtag_top/u_jtag_driver/N233
 CLMA_46_84/CE                                                             r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[18]/opit_0_inv/CE

 Data arrival time                                                 507.412         Logic Levels: 2  
                                                                                   Logic: 0.630ns(27.027%), Route: 1.701ns(72.973%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.062    1003.002         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.002 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.267    1004.269         ntclkbufg_0      
 CLMA_46_84/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[18]/opit_0_inv/CLK
 clock pessimism                                         0.810    1005.079                          
 clock uncertainty                                      -0.050    1005.029                          

 Setup time                                             -0.223    1004.806                          

 Data required time                                               1004.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.806                          
 Data arrival time                                                -507.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.394                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[17]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.832
  Launch Clock Delay      :  4.271
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.062       3.002         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.002 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.269       4.271         ntclkbufg_0      
 CLMA_30_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_81/Q1                     tco                   0.198       4.469 r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.139       4.608         l1/u_jtag_top/u_jtag_driver/rx_data [17]
 CLMA_30_80/M3                                                             r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[17]/opit_0_inv/D

 Data arrival time                                                   4.608         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.299       3.366         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.366 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.466       4.832         ntclkbufg_0      
 CLMA_30_80/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[17]/opit_0_inv/CLK
 clock pessimism                                        -0.534       4.298                          
 clock uncertainty                                       0.000       4.298                          

 Hold time                                              -0.003       4.295                          

 Data required time                                                  4.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.295                          
 Data arrival time                                                  -4.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.832
  Launch Clock Delay      :  4.271
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.062       3.002         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.002 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.269       4.271         ntclkbufg_0      
 CLMA_30_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_81/Q0                     tco                   0.198       4.469 r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.140       4.609         l1/u_jtag_top/u_jtag_driver/rx_data [23]
 CLMA_30_80/M2                                                             r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/D

 Data arrival time                                                   4.609         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.299       3.366         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.366 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.466       4.832         ntclkbufg_0      
 CLMA_30_80/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/CLK
 clock pessimism                                        -0.534       4.298                          
 clock uncertainty                                       0.000       4.298                          

 Hold time                                              -0.003       4.295                          

 Data required time                                                  4.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.295                          
 Data arrival time                                                  -4.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/shift_reg[10]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[10]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.819
  Launch Clock Delay      :  4.258
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.062       3.002         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.002 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.256       4.258         ntclkbufg_0      
 CLMA_50_72/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/shift_reg[10]/opit_0_L5Q_perm/CLK

 CLMA_50_72/Q0                     tco                   0.198       4.456 r       l1/u_jtag_top/u_jtag_driver/shift_reg[10]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.142       4.598         l1/u_jtag_top/u_jtag_driver/shift_reg [10]
 CLMA_50_73/M0                                                             r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[10]/opit_0_inv/D

 Data arrival time                                                   4.598         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.299       3.366         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.366 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.453       4.819         ntclkbufg_0      
 CLMA_50_73/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[10]/opit_0_inv/CLK
 clock pessimism                                        -0.534       4.285                          
 clock uncertainty                                       0.000       4.285                          

 Hold time                                              -0.003       4.282                          

 Data required time                                                  4.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.282                          
 Data arrival time                                                  -4.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.400
  Launch Clock Delay      :  3.903
  Clock Pessimism Removal :  0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.489       3.903         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.206       4.109 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=203)      3.750       7.859         l1/jtag_rst_n    
 CLMA_38_244/Y1                    td                    0.185       8.044 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      3.712      11.756         l1/uart_0/u_vld_rdy/vld_dff/N0
 DRM_122_0/RSTA[0]                                                         f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  11.756         Logic Levels: 1  
                                                                                   Logic: 0.391ns(4.979%), Route: 7.462ns(95.021%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.294       8.400         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.466       8.866                          
 clock uncertainty                                      -0.150       8.716                          

 Recovery time                                          -0.058       8.658                          

 Data required time                                                  8.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.658                          
 Data arrival time                                                 -11.756                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.098                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.405
  Launch Clock Delay      :  3.903
  Clock Pessimism Removal :  0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.489       3.903         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.206       4.109 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=203)      3.750       7.859         l1/jtag_rst_n    
 CLMA_38_244/Y1                    td                    0.185       8.044 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      3.726      11.770         l1/uart_0/u_vld_rdy/vld_dff/N0
 DRM_122_0/RSTB[0]                                                         f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.770         Logic Levels: 1  
                                                                                   Logic: 0.391ns(4.970%), Route: 7.476ns(95.030%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.299       8.405         ntclkbufg_1      
 DRM_122_0/CLKB[0]                                                         r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.466       8.871                          
 clock uncertainty                                      -0.150       8.721                          

 Recovery time                                          -0.035       8.686                          

 Data required time                                                  8.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.686                          
 Data arrival time                                                 -11.770                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.084                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.382
  Launch Clock Delay      :  3.903
  Clock Pessimism Removal :  0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.489       3.903         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.206       4.109 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=203)      3.750       7.859         l1/jtag_rst_n    
 CLMA_38_244/Y1                    td                    0.185       8.044 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      3.680      11.724         l1/uart_0/u_vld_rdy/vld_dff/N0
 DRM_122_20/RSTB[0]                                                        f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.724         Logic Levels: 1  
                                                                                   Logic: 0.391ns(4.999%), Route: 7.430ns(95.001%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.276       8.382         ntclkbufg_1      
 DRM_122_20/CLKB[0]                                                        r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.466       8.848                          
 clock uncertainty                                      -0.150       8.698                          

 Recovery time                                          -0.035       8.663                          

 Data required time                                                  8.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.663                          
 Data arrival time                                                 -11.724                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.061                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.938
  Launch Clock Delay      :  3.391
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.285       3.391         ntclkbufg_1      
 CLMA_38_224/CLK                                                           r       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_38_224/Q0                    tco                   0.197       3.588 f       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.366       3.954         l1/u_rst_ctrl/jtag_rst_r [4]
 CLMA_38_244/Y1                    td                    0.136       4.090 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      0.336       4.426         l1/uart_0/u_vld_rdy/vld_dff/N0
 DRM_34_248/RSTB[0]                                                        f       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.426         Logic Levels: 1  
                                                                                   Logic: 0.333ns(32.174%), Route: 0.702ns(67.826%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.524       3.938         ntclkbufg_1      
 DRM_34_248/CLKB[0]                                                        r       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.308       3.630                          
 clock uncertainty                                       0.000       3.630                          

 Removal time                                           -0.003       3.627                          

 Data required time                                                  3.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.627                          
 Data arrival time                                                  -4.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.799                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : l1/u_tinyriscv_core/u_clint/cause[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.944
  Launch Clock Delay      :  3.391
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.285       3.391         ntclkbufg_1      
 CLMA_38_224/CLK                                                           r       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_38_224/Q0                    tco                   0.197       3.588 f       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.366       3.954         l1/u_rst_ctrl/jtag_rst_r [4]
 CLMA_38_244/Y1                    td                    0.136       4.090 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      0.248       4.338         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMS_38_241/RSCO                  td                    0.100       4.438 f       l1/u_tinyriscv_core/u_ifu/pc[12]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.438         _N242            
 CLMS_38_245/RSCO                  td                    0.069       4.507 f       l1/u_tinyriscv_core/u_ifu/pc[7]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.507         _N241            
 CLMS_38_249/RSCI                                                          f       l1/u_tinyriscv_core/u_clint/cause[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.507         Logic Levels: 3  
                                                                                   Logic: 0.502ns(44.982%), Route: 0.614ns(55.018%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.530       3.944         ntclkbufg_1      
 CLMS_38_249/CLK                                                           r       l1/u_tinyriscv_core/u_clint/cause[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.308       3.636                          
 clock uncertainty                                       0.000       3.636                          

 Removal time                                            0.000       3.636                          

 Data required time                                                  3.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.636                          
 Data arrival time                                                  -4.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.871                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : l1/u_tinyriscv_core/u_clint/cause[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.944
  Launch Clock Delay      :  3.391
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.285       3.391         ntclkbufg_1      
 CLMA_38_224/CLK                                                           r       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_38_224/Q0                    tco                   0.197       3.588 f       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.366       3.954         l1/u_rst_ctrl/jtag_rst_r [4]
 CLMA_38_244/Y1                    td                    0.136       4.090 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      0.248       4.338         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMS_38_241/RSCO                  td                    0.100       4.438 f       l1/u_tinyriscv_core/u_ifu/pc[12]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.438         _N242            
 CLMS_38_245/RSCO                  td                    0.069       4.507 f       l1/u_tinyriscv_core/u_ifu/pc[7]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.507         _N241            
 CLMS_38_249/RSCI                                                          f       l1/u_tinyriscv_core/u_clint/cause[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.507         Logic Levels: 3  
                                                                                   Logic: 0.502ns(44.982%), Route: 0.614ns(55.018%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.530       3.944         ntclkbufg_1      
 CLMS_38_249/CLK                                                           r       l1/u_tinyriscv_core/u_clint/cause[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.308       3.636                          
 clock uncertainty                                       0.000       3.636                          

 Removal time                                            0.000       3.636                          

 Data required time                                                  3.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.636                          
 Data arrival time                                                  -4.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.871                          
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[1]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.484       3.898         ntclkbufg_1      
 CLMS_54_149/CLK                                                           r       l1/gpio_0/gpio_ctrl[1]/opit_0_L5Q_perm/CLK

 CLMS_54_149/Q1                    tco                   0.206       4.104 f       l1/gpio_0/gpio_ctrl[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.617       5.721         l1/gpio_ctrl [1] 
 CLMS_66_117/Y0                    td                    0.139       5.860 f       l1/N101inv/gateop_perm/Z
                                   net (fanout=1)        1.435       7.295         l1/N101_inv      
 IOL_151_102/TO                    td                    0.081       7.376 f       l1.gpio_tri[0]/opit_1/T
                                   net (fanout=1)        0.000       7.376         l1.gpio_tri[0]/ntT
 IOBD_152_102/PAD                  tse                   2.049       9.425 f       l1.gpio_tri[0]/opit_0/IO
                                   net (fanout=1)        0.157       9.582         nt_gpio[0]       
 U11                                                                       f       gpio[0] (port)   

 Data arrival time                                                   9.582         Logic Levels: 3  
                                                                                   Logic: 2.475ns(43.543%), Route: 3.209ns(56.457%)
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.498       3.912         ntclkbufg_1      
 CLMA_54_136/CLK                                                           r       l1/gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK

 CLMA_54_136/Q0                    tco                   0.209       4.121 r       l1/gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.883       5.004         l1/gpio_ctrl [2] 
 CLMA_70_112/Y2                    td                    0.227       5.231 f       l1/N103inv/gateop_perm/Z
                                   net (fanout=1)        1.762       6.993         l1/N103_inv      
 IOL_151_46/TO                     td                    0.081       7.074 f       l1.gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       7.074         l1.gpio_tri[1]/ntT
 IOBD_152_46/PAD                   tse                   2.049       9.123 f       l1.gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.061       9.184         nt_gpio[1]       
 P17                                                                       f       gpio[1] (port)   

 Data arrival time                                                   9.184         Logic Levels: 3  
                                                                                   Logic: 2.566ns(48.672%), Route: 2.706ns(51.328%)
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959       1.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.518       3.646         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.646 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.437       5.083         ntclkbufg_0      
 CLMS_78_65/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMS_78_65/Q0                     tco                   0.192       5.275 f       l1/u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        1.370       6.645         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.081       6.726 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.726         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.049       8.775 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060       8.835         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                   8.835         Logic Levels: 2  
                                                                                   Logic: 2.322ns(61.887%), Route: 1.430ns(38.113%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.372       1.369         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.369         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.235%), Route: 0.517ns(37.765%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.372       1.369         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.369         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.235%), Route: 0.517ns(37.765%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : l1/u_jtag_top/u_jtag_driver/jtag_state_4/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 r       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    0.781       0.840 r       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.840         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.071       0.911 r       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       0.925       1.836         nt_jtag_TMS      
 CLMA_86_72/C3                                                             r       l1/u_jtag_top/u_jtag_driver/jtag_state_4/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.836         Logic Levels: 2  
                                                                                   Logic: 0.852ns(46.405%), Route: 0.984ns(53.595%)
====================================================================================================

{sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.882       2.454           0.572           High Pulse Width  DRM_62_268/CLKB[0]      l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 1.883       2.455           0.572           High Pulse Width  DRM_62_268/CLKA[0]      l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 1.886       2.458           0.572           High Pulse Width  DRM_34_288/CLKB[0]      l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{jtag_TCK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.443     499.743         0.300           Low Pulse Width   CLMA_42_73/CLK          l1/u_jtag_top/u_jtag_driver/rx/recv_data[15]/opit_0_inv_L5Q_perm/CLK
 499.443     499.743         0.300           Low Pulse Width   CLMA_42_73/CLK          l1/u_jtag_top/u_jtag_driver/rx/recv_data[13]/opit_0_inv_L5Q_perm/CLK
 499.443     499.743         0.300           Low Pulse Width   CLMA_42_88/CLK          l1/u_jtag_top/u_jtag_driver/dm_resp_data[29]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------+
| Type       | File Name                                          
+------------------------------------------------------------------+
| Input      | D:/panguprj/tinydram/place_route/top_pnr.adf       
| Output     | D:/panguprj/tinydram/report_timing/top_rtp.adf     
|            | D:/panguprj/tinydram/report_timing/top.rtr         
+------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 524,189,696 bytes
Total CPU  time to report_timing completion : 18.031 sec
Total real time to report_timing completion : 30.000 sec
