{
    "code": "```verilog\nmodule TopModule (\n    input logic [7:0] data_in,\n    output logic [31:0] sign_extended_out\n);\n\nassign sign_extended_out = { {24{data_in[7]}}, data_in };\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}