#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Feb 26 10:27:51 2022
# Process ID: 8832
# Current directory: C:/Temp/Manager_Demo/Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5276 C:\Temp\Manager_Demo\Test\Test.xpr
# Log file: C:/Temp/Manager_Demo/Test/vivado.log
# Journal file: C:/Temp/Manager_Demo/Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Temp/Manager_Demo/Test/Test.xpr
INFO: [Project 1-313] Project file moved from 'C:/Temp/garb/Test' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Temp/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Temp/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axilab_master_0_1

open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 764.781 ; gain = 165.887
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Temp/Manager_Demo/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Temp/Manager_Demo/ip_repo'.
open_bd_design {C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axilab_master_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_100M
Adding component instance block -- xilinx.com:user:axilab_master:1.0 - axilab_master_0
Successfully read diagram <design_1> from BD file <C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1139.223 ; gain = 67.434
ipx::edit_ip_in_project -upgrade true -name axilab_master_v1_0_project -directory C:/Temp/Manager_Demo/Test/Test.tmp/axilab_master_v1_0_project c:/Temp/Manager_Demo/ip_repo/axilab_master_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1157.305 ; gain = 15.629
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Temp/Manager_Demo/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1157.305 ; gain = 15.629
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Temp/Manager_Demo/ip_repo/axilab_master_1.0/component.xml' ignored by IP packager.
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Temp/Manager_Demo/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Temp/Manager_Demo/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axilab_master:1.0 [get_ips  design_1_axilab_master_0_1] -log ip_upgrade.log
Upgrading 'C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axilab_master_0_1 (axilab_master_v1.0 1.0) from revision 11 to revision 12
Wrote  : <C:\Temp\Manager_Demo\Test\Test.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Temp/Manager_Demo/Test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_axilab_master_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Temp\Manager_Demo\Test\Test.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axilab_master_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axilab_master_0 .
Exporting to file C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_axilab_master_0_1] }
export_ip_user_files -of_objects [get_files C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_axilab_master_0_1_synth_1
[Sat Feb 26 10:35:41 2022] Launched design_1_axilab_master_0_1_synth_1...
Run output will be captured here: C:/Temp/Manager_Demo/Test/Test.runs/design_1_axilab_master_0_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Temp/Manager_Demo/Test/Test.ip_user_files/sim_scripts -ip_user_files_dir C:/Temp/Manager_Demo/Test/Test.ip_user_files -ipstatic_source_dir C:/Temp/Manager_Demo/Test/Test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Temp/Manager_Demo/Test/Test.cache/compile_simlib/modelsim} {questa=C:/Temp/Manager_Demo/Test/Test.cache/compile_simlib/questa} {riviera=C:/Temp/Manager_Demo/Test/Test.cache/compile_simlib/riviera} {activehdl=C:/Temp/Manager_Demo/Test/Test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Temp/Manager_Demo/Test/Test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Feb 26 10:36:27 2022] Launched design_1_axilab_master_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_axilab_master_0_1_synth_1: C:/Temp/Manager_Demo/Test/Test.runs/design_1_axilab_master_0_1_synth_1/runme.log
synth_1: C:/Temp/Manager_Demo/Test/Test.runs/synth_1/runme.log
[Sat Feb 26 10:36:27 2022] Launched impl_1...
Run output will be captured here: C:/Temp/Manager_Demo/Test/Test.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370A93176A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2387.758 ; gain = 1081.801
set_property PROGRAM.FILE {C:/Temp/Manager_Demo/Test/Test.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Temp/Manager_Demo/Test/Test.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Temp/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 26 10:44:21 2022...
