# 👋 Ahoy!, I'm Kanishk

💡 **VLSI Enthusiast**

---

## 🧠 About Me

A VLSI Enthusiast with a solid grip on **Digital Electronics**, **Verilog**, **Advanced Verilog**, and **SystemVerilog**. My work revolves around designing efficient, reliable, and scalable digital systems. I thrive on solving **complex hardware challenges** and pushing the limits of **semiconductor technology**.

---

## 🛠️ Skills & Tools

- ✅ Digital Logic Design
- 🛠️ RTL Design
- ⚡ Functional Verification
- 🧪 Testbench Development
- ⏱️ Timing Analysis
- 🧩 Design for Test (DFT)
- 📐 ASIC / FPGA Flows
- 📊 Familiar with tools like ModelSim, Synopsys VCS, Vivado, and Quartus

---

- [![LinkedIn](https://img.shields.io/badge/LinkedIn-blue?style=flat&logo=linkedin)]([linkedin.com/in/kanishk-rajamani-378439261](https://www.linkedin.com/in/kanishk-rajamani-378439261?lipi=urn%3Ali%3Apage%3Ad_flagship3_profile_view_base_contact_details%3B0XhXmWCQQsSHpXlKVQwYgA%3D%3D)) 
- ✉️ lrkanishk@gmail.com

---

```verilog
module fun_fact();
initial
  begin
    $display("I believe that great hardware starts with clean RTL 😁");
  end
endmodule
```
