________________________________________________________________________
                         Toro - A VPR Front-End                         
       (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)        
________________________________________________________________________
Command is '/vobs/cpp/warpcore/toro/bin.linux_x86_64/toro vpr_tseng_fabric_switchboxes.options'.
Pre-processing...
Reading xml file 'k4_N8_soft_logic_only.xml'...
Reading fabric file 'tseng.4.fabric'...
Reading blif file 'tseng.4.blif'...
Validating architecture file ...
Validating circuit file 'top'...
Processing...
Opening VPR interface...
Exporting architecture spec to VPR...
Exporting fabric model to VPR...
[vpr] Building complex block graph.
[vpr] WARNING(1): io[0].clock[0] unconnected pin in architecture.
[vpr] Swept away 0 nets with no fanout.
[vpr] Removed 0 LUT buffers.
[vpr] BLIF circuit stats:
[vpr] 	0 LUTs of size 0
[vpr] 	0 LUTs of size 1
[vpr] 	132 LUTs of size 2
[vpr] 	283 LUTs of size 3
[vpr] 	631 LUTs of size 4
[vpr] 	52 of type input
[vpr] 	122 of type output
[vpr] 	385 of type latch
[vpr] 	1046 of type names
Executing VPR interface...
[vpr] Initialize packing.
[vpr] Begin packing 'tseng.4.blif'.
[vpr] 
[vpr] After removing unused inputs...
[vpr] 	total blocks: 1605, total nets: 1483, total inputs: 52, total outputs: 122
[vpr] Begin prepacking.
[vpr] Finish prepacking.
[vpr] Using inter-cluster delay: 8.3684e-10
[vpr] 
[vpr] SDC file 'vpr_tseng_fabric_switchboxes.vpr.sdc' blank or not found.
[vpr] 
[vpr] Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
[vpr] Optimize this clock to run as fast as possible.
[vpr] Not enough resources expand FPGA size to x = 2 y = 2.
[vpr] Complex block 0: cb.n_n3184, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 1: cb.n_n3466, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 2: cb.n_n3229, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 3: cb.n_n3016, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 3 y = 3.
[vpr] Complex block 4: cb.n_n3519, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 5: cb.[2264], type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 6: cb.n_n3755, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 7: cb.n_n3015, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 8: cb.[907], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 4 y = 4.
[vpr] Complex block 9: cb.n_n4267, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 10: cb.n_n3292, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 11: cb.n_n3725, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 12: cb.n_n3592, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 13: cb.n_n3235, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 14: cb.n_n3987, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 15: cb.n_n3913, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 5 y = 5.
[vpr] Complex block 16: cb.n_n3444, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 17: cb.n_n132, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 18: cb.n_n3817, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 19: cb.n_n128, type: clb
[vpr] 	...............................................
[vpr] Passed route at end.
[vpr] Complex block 20: cb.n_n3813, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 21: cb.n_n4011, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 22: cb.[1580], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 23: cb.nak3_17, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 24: cb.[6374], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 6 y = 6.
[vpr] Complex block 25: cb.[936], type: clb
[vpr] 	...................................
[vpr] Passed route at end.
[vpr] Complex block 26: cb.[1492], type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 27: cb.n_n4228, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 28: cb.n_n3375, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 29: cb.n_n3582, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 30: cb.n_n4276, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 31: cb.n_n4140, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 32: cb.n_n3526, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 33: cb.[1898], type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 34: cb.n_n3049, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 35: cb.n_n4367, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 7 y = 7.
[vpr] Complex block 36: cb.[6275], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 37: cb.n_n3701, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 38: cb.n_n3530, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 39: cb.n_n3374, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 40: cb.n_n3033, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 41: cb.n_n4094, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 42: cb.n_n4121, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 43: cb.n_n3459, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 44: cb.[6295], type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 45: cb.n_n3981, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 46: cb.[2174], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 47: cb.n_n3399, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 48: cb.n_n4081, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 8 y = 8.
[vpr] Complex block 49: cb.n_n3538, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 50: cb.[2183], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 51: cb.[1901], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 52: cb.[2190], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 53: cb.[2191], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 54: cb.n_n3289, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 55: cb.n_n3552, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 56: cb.n_n3308, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 57: cb.n_n3058, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 58: cb.n_n3147, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 59: cb.n_n3110, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 60: cb.n_n3031, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 61: cb.[2047], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 62: cb.n_n3010, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 63: cb.n_n3236, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 9 y = 9.
[vpr] Complex block 64: cb.n_n3166, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 65: cb.[6312], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 66: cb.[1903], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 67: cb.[1905], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 68: cb.[1904], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 69: cb.n_n4359, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 70: cb.n_n4046, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 71: cb.n_n3579, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 72: cb.n_n3296, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 73: cb.n_n3680, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 74: cb.n_n3693, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 75: cb.n_n3309, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 76: cb.n_n3500, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 77: cb.[1633], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 78: cb.n_n3406, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 79: cb.[6366], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 80: cb.n_n3508, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 81: cb.preset, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 10 y = 10.
[vpr] Complex block 82: cb.n_n3791, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 83: cb.[1773], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 84: cb.[1780], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 85: cb.[1402], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 86: cb.[1173], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 87: cb.preset_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 88: cb.tin_pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 89: cb.n_n4234, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 90: cb.n_n4300, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 91: cb.n_n3134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 92: cb.n_n3677, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 93: cb.n_n3068, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 94: cb.n_n3430, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 95: cb.n_n3392, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 96: cb.n_n3732, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 97: cb.n_n4317, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 98: cb.n_n3106, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 99: cb.n_n3077, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 100: cb.n_n3343, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 101: cb.n_n3011, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 102: cb.n_n3329, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 11 y = 11.
[vpr] Complex block 103: cb.n_n4307, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 104: cb.n_n3721, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 105: cb.n_n3762, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 106: cb.n_n3096, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 107: cb.n_n3547, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 108: cb.n_n3200, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 109: cb.n_n3727, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 110: cb.n_n3523, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 111: cb.n_n4134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 112: cb.n_n3088, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 113: cb.n_n3515, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 114: cb.n_n3881, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 115: cb.n_n3711, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 116: cb.n_n3269, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 117: cb.n_n4370, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 118: cb.n_n3435, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 119: cb.n_n3629, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 120: cb.n_n3402, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 121: cb.n_n3735, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 122: cb.n_n3686, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 123: cb.n_n3983, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 12 y = 12.
[vpr] Complex block 124: cb.n_n3127, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 125: cb.n_n3904, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 126: cb.n_n3318, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 127: cb.n_n3275, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 128: cb.[1021], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 129: cb.[1283], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 130: cb.[6325], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 131: cb.[2166], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 132: cb.[2162], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 133: cb.[1707], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 134: cb.tin_pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 135: cb.tin_pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 136: cb.tin_pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 137: cb.tin_pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 138: cb.tin_pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 139: cb.tin_pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 140: cb.tin_pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 141: cb.tin_pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 142: cb.tin_pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 143: cb.tin_pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 144: cb.tin_pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 145: cb.tin_pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 146: cb.tin_pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 147: cb.tin_pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 148: cb.tin_pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 149: cb.tin_pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 150: cb.tin_pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 151: cb.tin_pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 152: cb.tin_pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 153: cb.tin_pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 154: cb.tin_pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 155: cb.tin_pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 156: cb.tin_pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 157: cb.tin_pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 158: cb.tin_pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 159: cb.tin_pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 160: cb.tin_pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 161: cb.tin_pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 162: cb.tin_pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 163: cb.tin_pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 164: cb.tin_pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 165: cb.tin_pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 166: cb.tin_pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 167: cb.tin_pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 168: cb.tin_pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 169: cb.tin_pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 170: cb.tin_pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 171: cb.tin_pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 172: cb.tin_pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 173: cb.tin_pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 174: cb.tin_pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 175: cb.tin_pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 176: cb.tin_pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 177: cb.tin_pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 178: cb.tin_pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 179: cb.tin_pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 180: cb.tin_pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 181: cb.tin_pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 182: cb.out:pv14_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 183: cb.out:pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 184: cb.out:pv14_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 185: cb.out:pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 186: cb.out:pv3_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 187: cb.out:pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 188: cb.out:pv7_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 189: cb.out:pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 190: cb.out:pv8_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 191: cb.out:pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 192: cb.out:pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 193: cb.out:pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 194: cb.out:pv5_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 195: cb.out:pv9_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 196: cb.out:pv13_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 197: cb.out:pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 198: cb.out:pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 199: cb.out:pv15_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 200: cb.out:pv3_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 201: cb.out:pv7_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 202: cb.out:pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 203: cb.out:pv8_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 204: cb.out:pv3_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 205: cb.out:pv7_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 206: cb.out:pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 207: cb.out:pv5_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 208: cb.out:pv9_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 209: cb.out:pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 210: cb.out:pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 211: cb.out:pv3_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 212: cb.out:pv7_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 213: cb.out:pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 214: cb.out:pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 215: cb.out:pv8_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 216: cb.out:pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 217: cb.out:pv5_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 218: cb.out:pv9_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 219: cb.out:pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 220: cb.out:pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 221: cb.out:pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 222: cb.out:pv3_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 223: cb.out:pv12_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 224: cb.out:pv14_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 225: cb.out:pv7_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 226: cb.out:pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 227: cb.out:pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 228: cb.out:pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 229: cb.out:pv8_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 230: cb.out:pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 231: cb.out:pv13_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 232: cb.out:pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 233: cb.out:pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 234: cb.out:pv5_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 235: cb.out:pv8_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 236: cb.out:pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 237: cb.out:pv9_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 238: cb.out:pv13_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 239: cb.out:pv15_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 240: cb.out:pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 241: cb.out:pv12_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 242: cb.out:pv5_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 243: cb.out:pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 244: cb.out:pv9_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 245: cb.out:pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 246: cb.out:pv12_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 247: cb.out:pv14_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 248: cb.out:pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 249: cb.out:pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 250: cb.out:pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 251: cb.out:pv13_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 252: cb.out:pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 253: cb.out:pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 254: cb.out:pv13_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 255: cb.out:pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 256: cb.out:pv15_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 257: cb.out:pv3_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 258: cb.out:pv15_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 259: cb.out:pv7_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 260: cb.out:pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 261: cb.out:pv3_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 262: cb.out:pv12_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 263: cb.out:pv14_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 264: cb.out:pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 265: cb.out:pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 266: cb.out:pv8_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 267: cb.out:pv7_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 268: cb.out:pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 269: cb.out:pv13_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 270: cb.out:pv12_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 271: cb.out:pv15_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 272: cb.out:pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 273: cb.out:pv14_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 274: cb.out:pv5_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 275: cb.out:pv9_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 276: cb.out:pv8_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 277: cb.out:pv12_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 278: cb.out:pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 279: cb.out:pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 280: cb.out:pv14_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 281: cb.out:pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 282: cb.out:pv13_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 283: cb.out:pv12_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 284: cb.out:pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 285: cb.out:pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 286: cb.out:pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 287: cb.out:pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 288: cb.out:pv9_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 289: cb.out:pv13_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 290: cb.out:pv15_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 291: cb.out:pv3_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 292: cb.out:pv7_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 293: cb.out:pv15_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 294: cb.out:pv12_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 295: cb.out:pv14_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 296: cb.out:pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 297: cb.out:pv8_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 298: cb.out:pv15_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 299: cb.out:pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 300: cb.out:pv5_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 301: cb.out:pv9_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 302: cb.out:pv5_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 303: cb.pv14_3_3_, type: clb
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 304: cb.out:pdn, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 305: cb.pclk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] 	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
[vpr] 	io: # blocks: 174, average # input + clock pins used: 0.701149, average # output pins used: 0.298851
[vpr] 	clb: # blocks: 132, average # input + clock pins used: 12.1364, average # output pins used: 4.20455
[vpr] Absorbed logical nets 876 out of 1483 nets, 607 nets not absorbed.
[vpr] 
[vpr] Netlist conversion complete.
[vpr] 
[vpr] Packing completed.
[vpr] Begin parsing packed FPGA netlist file.
[vpr] Finished parsing packed FPGA netlist file.
[vpr] Netlist generated from file 'vpr_tseng_fabric_switchboxes.vpr.net'.
[vpr] 
[vpr] Netlist num_nets: 607
[vpr] Netlist num_blocks: 306
[vpr] Netlist <EMPTY> blocks: 0.
[vpr] Netlist clb blocks: 132.
[vpr] Netlist inputs pins: 52
[vpr] Netlist output pins: 122
[vpr] 
[vpr] Auto-sizing FPGA at x = 17 y = 17
[vpr] Auto-sizing FPGA at x = 9 y = 9
[vpr] Auto-sizing FPGA at x = 13 y = 13
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] Auto-sizing FPGA at x = 12 y = 12
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] FPGA auto-sized to x = 12 y = 12
[vpr] The circuit will be mapped into a 12 x 12 array of clbs.
[vpr] 
[vpr] Resource usage...
[vpr] 	Netlist      0	blocks of type: <EMPTY>
[vpr] 	Architecture 4	blocks of type: <EMPTY>
[vpr] 	Netlist      174	blocks of type: io
[vpr] 	Architecture 384	blocks of type: io
[vpr] 	Netlist      132	blocks of type: clb
[vpr] 	Architecture 144	blocks of type: clb
[vpr] 
[vpr] 
[vpr] There are 1603 point to point connections in this circuit.
[vpr] 
[vpr] Initial placement cost: 0.977653 bb_cost: 85.9924 td_cost: 1.61623e-07 delay_cost: 4.67725e-07
[vpr] 
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr]       T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr] 0.24611 1.01917    87.2139 1.6456e-07 4.7711e-07 2.9178e-10  7.2774  0.9975  0.0144 13.0000  1.000     20616  0.500
[vpr] 0.12306 0.98358    87.5138 1.5796e-07 4.7729e-07 2.9886e-10  7.7560  0.9957  0.0153 13.0000  1.000     41232  0.500
[vpr] 0.06153 1.02322    86.6267 1.6575e-07 4.7471e-07 2.902e-10   7.2090  0.9896  0.0166 13.0000  1.000     61848  0.500
[vpr] 0.03076 0.99234    86.8431 1.6491e-07 4.7645e-07 2.9635e-10  7.3458  0.9825  0.0151 13.0000  1.000     82464  0.500
[vpr] 0.01538 0.97594    85.8519 1.5378e-07 4.7253e-07 2.9891e-10  7.8927  0.9639  0.0147 13.0000  1.000    103080  0.500
[vpr] 0.00769 0.99038    84.4881 1.5708e-07 4.6737e-07 2.9182e-10  7.4825  0.9226  0.0140 13.0000  1.000    123696  0.900
[vpr] 0.00692 1.01051    84.0505 1.5698e-07 4.6561e-07 2.9157e-10  7.3458  0.9115  0.0149 13.0000  1.000    144312  0.900
[vpr] 0.00623 1.00837    83.8826 1.6922e-07 4.6628e-07 2.9093e-10  6.7988  0.9067  0.0143 13.0000  1.000    164928  0.900
[vpr] 0.00561 1.02716    83.3759 1.564e-07  4.6451e-07 2.8197e-10  7.3458  0.8907  0.0174 13.0000  1.000    185544  0.900
[vpr] 0.00505 1.00980    83.3135 1.5342e-07 4.6329e-07 2.8368e-10  7.4141  0.8841  0.0169 13.0000  1.000    206160  0.900
[vpr] 0.00454 0.97862    82.7842 1.6154e-07 4.6133e-07 2.8914e-10  7.0039  0.8756  0.0141 13.0000  1.000    226776  0.900
[vpr] 0.00409 0.99067    81.8543 1.4889e-07 4.5909e-07 2.8688e-10  7.5509  0.8533  0.0171 13.0000  1.000    247392  0.900
[vpr] 0.00368 0.97912    81.4053 1.4932e-07 4.5847e-07 2.8969e-10  7.5509  0.8470  0.0154 13.0000  1.000    268008  0.900
[vpr] 0.00331 0.95193    80.8890 1.5154e-07 4.5674e-07 2.9336e-10  7.4825  0.8336  0.0173 13.0000  1.000    288624  0.900
[vpr] 0.00298 0.99641    79.9420 1.5458e-07 4.5301e-07 2.8142e-10  7.0723  0.8021  0.0171 13.0000  1.000    309240  0.900
[vpr] 0.00268 0.99296    78.5463 1.5302e-07 4.4872e-07 2.8299e-10  7.0723  0.7796  0.0159 13.0000  1.000    329856  0.950
[vpr] 0.00255 0.98776    78.5229 1.5363e-07 4.4964e-07 2.8402e-10  7.0039  0.7751  0.0192 13.0000  1.000    350472  0.950
[vpr] 0.00242 0.99208    77.2714 1.506e-07  4.4448e-07 2.7621e-10  7.0723  0.7522  0.0158 13.0000  1.000    371088  0.950
[vpr] 0.00230 1.00400    77.1944 1.5332e-07 4.449e-07  2.7728e-10  6.9355  0.7446  0.0171 13.0000  1.000    391704  0.950
[vpr] 0.00218 0.98508    77.3623 1.5388e-07 4.4383e-07 2.7574e-10  6.9356  0.7415  0.0168 13.0000  1.000    412320  0.950
[vpr] 0.00208 1.02700    75.9972 1.5294e-07 4.4038e-07 2.6858e-10  6.6621  0.7168  0.0184 13.0000  1.000    432936  0.950
[vpr] 0.00197 0.98679    74.8124 1.4943e-07 4.3855e-07 2.7404e-10  6.9355  0.7030  0.0177 13.0000  1.000    453552  0.950
[vpr] 0.00187 1.01978    72.8554 1.4576e-07 4.3082e-07 2.6568e-10  6.8672  0.6704  0.0175 13.0000  1.000    474168  0.950
[vpr] 0.00178 1.01412    72.5730 1.448e-07  4.3036e-07 2.6854e-10  6.8672  0.6613  0.0181 13.0000  1.000    494784  0.950
[vpr] 0.00169 0.98661    72.4443 1.4933e-07 4.2918e-07 2.7067e-10  6.6621  0.6580  0.0171 13.0000  1.000    515400  0.950
[vpr] 0.00161 0.99253    72.4933 1.4394e-07 4.3138e-07 2.7361e-10  7.0723  0.6580  0.0171 13.0000  1.000    536016  0.950
[vpr] 0.00153 0.95643    71.0744 1.3928e-07 4.2602e-07 2.7118e-10  7.1407  0.6427  0.0151 13.0000  1.000    556632  0.950
[vpr] 0.00145 0.97032    69.7247 1.4309e-07 4.2253e-07 2.6922e-10  6.8562  0.6198  0.0105 13.0000  1.000    577248  0.950
[vpr] 0.00138 1.00098    69.4674 1.5114e-07 4.2241e-07 2.6141e-10  6.4570  0.6089  0.0197 13.0000  1.000    597864  0.950
[vpr] 0.00131 0.97308    68.1679 1.4324e-07 4.1699e-07 2.6487e-10  6.7304  0.5917  0.0139 13.0000  1.000    618480  0.950
[vpr] 0.00124 0.99610    66.6301 1.3851e-07 4.1353e-07 2.5967e-10  6.8672  0.5662  0.0118 13.0000  1.000    639096  0.950
[vpr] 0.00118 0.99582    66.5052 1.3932e-07 4.1464e-07 2.5779e-10  6.8672  0.5589  0.0149 13.0000  1.000    659712  0.950
[vpr] 0.00112 0.99646    66.6007 1.3588e-07 4.1206e-07 2.5664e-10  6.8672  0.5446  0.0106 13.0000  1.000    680328  0.950
[vpr] 0.00107 0.97656    64.9774 1.3942e-07 4.1002e-07 2.6035e-10  6.6621  0.5330  0.0107 13.0000  1.000    700944  0.950
[vpr] 0.00101 1.00237    63.8523 1.383e-07  4.0724e-07 2.5497e-10  6.6621  0.5042  0.0104 13.0000  1.000    721560  0.950
[vpr] 0.00096 1.00350    62.9826 1.3687e-07 4.043e-07  2.4956e-10  6.5937  0.5018  0.0075 13.0000  1.000    742176  0.950
[vpr] 0.00091 0.99227    62.1976 1.3365e-07 4.0301e-07 2.5395e-10  6.7988  0.4889  0.0103 13.0000  1.000    762792  0.950
[vpr] 0.00087 0.99089    61.7840 1.3505e-07 4.0105e-07 2.5135e-10  6.7304  0.4731  0.0100 13.0000  1.000    783408  0.950
[vpr] 0.00082 1.01169    61.3657 1.3322e-07 3.9901e-07 2.4751e-10  6.7304  0.4643  0.0068 13.0000  1.000    804024  0.950
[vpr] 0.00078 0.98899    59.7938 1.3278e-07 3.9484e-07 2.467e-10   6.6621  0.4403  0.0119 13.0000  1.000    824640  0.950
[vpr] 0.00074 0.99259    58.9314 1.3337e-07 3.9363e-07 2.4679e-10  6.5937  0.4342  0.0085 13.0000  1.000    845256  0.950
[vpr] 0.00071 0.98659    58.6243 1.3132e-07 3.9255e-07 2.4717e-10  6.3886  0.4361  0.0113 12.9249  1.044    865872  0.950
[vpr] 0.00067 0.97474    57.9909 1.2205e-07 3.92e-07   2.4683e-10  6.7304  0.4258  0.0081 12.8741  1.073    886488  0.950
[vpr] 0.00064 1.00459    58.1058 1.1446e-07 3.9006e-07 2.4167e-10  6.4570  0.4290  0.0064 12.6911  1.180    907104  0.950
[vpr] 0.00061 0.99422    57.4297 1.0047e-07 3.8888e-07 2.4005e-10  6.7988  0.4032  0.0074 12.5514  1.262    927720  0.950
[vpr] 0.00058 0.99820    56.7716 8.2954e-08 3.8677e-07 2.4077e-10  6.5937  0.3994  0.0056 12.0899  1.531    948336  0.950
[vpr] 0.00055 1.00447    55.7198 6.8959e-08 3.8681e-07 2.3953e-10  6.5937  0.3905  0.0070 11.5984  1.818    968952  0.950
[vpr] 0.00052 0.98036    55.3724 5.9296e-08 3.8633e-07 2.4197e-10  6.4570  0.3861  0.0061 11.0240  2.153    989568  0.950
[vpr] 0.00049 0.98898    55.1319 4.8466e-08 3.8712e-07 2.3996e-10  6.5253  0.3938  0.0051 10.4293  2.500   1010184  0.950
[vpr] 0.00047 0.99103    54.4290 4.2468e-08 3.8676e-07 2.4188e-10  6.5253  0.3910  0.0062  9.9477  2.780   1030800  0.950
[vpr] 0.00045 0.99253    53.1298 3.9477e-08 3.8476e-07 2.4086e-10  6.4570  0.3712  0.0057  9.4599  3.065   1051416  0.950
[vpr] 0.00042 0.99778    52.6661 3.4036e-08 3.8376e-07 2.415e-10   6.5253  0.3922  0.0060  8.8092  3.445   1072032  0.950
[vpr] 0.00040 1.00326    53.0920 3.2579e-08 3.8688e-07 2.4043e-10  6.4570  0.3771  0.0046  8.3878  3.690   1092648  0.950
[vpr] 0.00038 0.98788    52.5011 2.9349e-08 3.862e-07  2.4197e-10  6.4570  0.3955  0.0053  7.8605  3.998   1113264  0.950
[vpr] 0.00036 0.99285    51.2544 2.7687e-08 3.8476e-07 2.4231e-10  6.4570  0.3753  0.0036  7.5109  4.202   1133880  0.950
[vpr] 0.00034 0.99876    51.0895 2.7732e-08 3.8536e-07 2.3894e-10  6.3886  0.3729  0.0057  7.0252  4.485   1154496  0.950
[vpr] 0.00033 0.99351    50.5920 2.6373e-08 3.8173e-07 2.3945e-10  6.3886  0.3952  0.0046  6.5536  4.760   1175112  0.950
[vpr] 0.00031 0.99299    49.6705 2.5529e-08 3.8087e-07 2.3659e-10  6.3886  0.3753  0.0040  6.2602  4.932   1195728  0.950
[vpr] 0.00030 0.99813    49.2657 2.4796e-08 3.8031e-07 2.4056e-10  6.3886  0.3858  0.0048  5.8554  5.168   1216344  0.950
[vpr] 0.00028 0.99326    48.9113 2.4071e-08 3.8352e-07 2.386e-10   6.3886  0.3712  0.0052  5.5381  5.353   1236960  0.950
[vpr] 0.00027 0.99926    48.5484 2.3294e-08 3.8455e-07 2.4043e-10  6.3886  0.3659  0.0034  5.1569  5.575   1257576  0.950
[vpr] 0.00025 0.99207    47.7147 2.261e-08  3.8418e-07 2.3924e-10  6.3886  0.3863  0.0041  4.7747  5.798   1278192  0.950
[vpr] 0.00024 0.99274    46.9185 2.1781e-08 3.8349e-07 2.3971e-10  6.3886  0.3754  0.0037  4.5183  5.948   1298808  0.950
[vpr] 0.00023 1.00378    46.8329 2.108e-08  3.8513e-07 2.4218e-10  6.3886  0.3601  0.0026  4.2266  6.118   1319424  0.950
[vpr] 0.00022 0.99799    46.4222 2.2251e-08 3.8417e-07 2.3779e-10  6.2519  0.3933  0.0029  3.8887  6.315   1340040  0.950
[vpr] 0.00021 0.99733    46.3762 2.0535e-08 3.8574e-07 2.4282e-10  6.3202  0.3886  0.0026  3.7072  6.421   1360656  0.950
[vpr] 0.00020 0.98943    45.9200 2.1285e-08 3.8253e-07 2.3953e-10  6.2519  0.3768  0.0038  3.5168  6.532   1381272  0.950
[vpr] 0.00019 0.99895    45.8759 1.9928e-08 3.8276e-07 2.4124e-10  6.3202  0.3653  0.0031  3.2947  6.661   1401888  0.950
[vpr] 0.00018 0.99472    45.2972 1.9546e-08 3.8356e-07 2.3787e-10  6.3202  0.3525  0.0020  3.0486  6.805   1422504  0.950
[vpr] 0.00017 0.99590    44.8794 1.9306e-08 3.8459e-07 2.3996e-10  6.3202  0.3869  0.0028  2.7820  6.961   1443120  0.950
[vpr] 0.00016 0.99958    44.6356 1.8934e-08 3.8368e-07 2.4137e-10  6.3202  0.3806  0.0015  2.6343  7.047   1463736  0.950
[vpr] 0.00015 0.99762    44.3202 1.8674e-08 3.8297e-07 2.3889e-10  6.3202  0.3742  0.0026  2.4779  7.138   1484352  0.950
[vpr] 0.00014 0.99897    44.0382 1.8533e-08 3.8325e-07 2.374e-10   6.3202  0.3516  0.0023  2.3148  7.233   1504968  0.950
[vpr] 0.00014 0.99617    44.0319 1.8414e-08 3.8305e-07 2.4115e-10  6.3202  0.3368  0.0016  2.1101  7.352   1525584  0.950
[vpr] 0.00013 0.99631    44.0033 1.8104e-08 3.8274e-07 2.3877e-10  6.3202  0.4016  0.0022  1.8924  7.479   1546200  0.950
[vpr] 0.00012 0.99806    43.9726 1.8006e-08 3.8465e-07 2.4017e-10  6.3202  0.4012  0.0016  1.8198  7.522   1566816  0.950
[vpr] 0.00012 0.99683    43.8199 1.7933e-08 3.8375e-07 2.4056e-10  6.3202  0.3797  0.0015  1.7492  7.563   1587432  0.950
[vpr] 0.00011 0.99625    43.3985 1.784e-08  3.8419e-07 2.386e-10   6.3202  0.3598  0.0022  1.6436  7.625   1608048  0.950
[vpr] 0.00011 0.99912    43.0554 1.7698e-08 3.8404e-07 2.4226e-10  6.3202  0.3320  0.0019  1.5118  7.701   1628664  0.950
[vpr] 0.00010 0.99968    42.9052 1.7509e-08 3.8408e-07 2.4022e-10  6.3202  0.3297  0.0012  1.3486  7.797   1649280  0.950
[vpr] 0.00010 0.99767    42.7120 1.7362e-08 3.8326e-07 2.3774e-10  6.3202  0.3141  0.0013  1.1999  7.883   1669896  0.950
[vpr] 0.00009 1.00122    42.4674 1.721e-08  3.8389e-07 2.3945e-10  6.3202  0.2924  0.0013  1.0489  7.971   1690512  0.950
[vpr] 0.00009 0.99998    42.4635 1.7177e-08 3.8438e-07 2.3698e-10  6.3202  0.2797  0.0012  1.0000  8.000   1711128  0.950
[vpr] 0.00008 0.99913    42.4001 1.7064e-08 3.8378e-07 2.3766e-10  6.3202  0.2673  0.0010  1.0000  8.000   1731744  0.950
[vpr] 0.00008 0.99671    42.2655 1.7174e-08 3.8267e-07 2.3766e-10  6.3202  0.2544  0.0012  1.0000  8.000   1752360  0.950
[vpr] 0.00007 0.99940    42.1487 1.7172e-08 3.8337e-07 2.389e-10   6.3202  0.2443  0.0010  1.0000  8.000   1772976  0.950
[vpr] 0.00007 0.99850    41.9812 1.7181e-08 3.8257e-07 2.4201e-10  6.3202  0.2273  0.0011  1.0000  8.000   1793592  0.950
[vpr] 0.00007 0.99884    41.9256 1.7175e-08 3.8461e-07 2.3941e-10  6.3202  0.2159  0.0009  1.0000  8.000   1814208  0.950
[vpr] 0.00006 0.99935    41.8608 1.7169e-08 3.8302e-07 2.4073e-10  6.3202  0.1952  0.0011  1.0000  8.000   1834824  0.950
[vpr] 0.00006 1.00047    41.8237 1.7184e-08 3.8302e-07 2.3787e-10  6.3202  0.1837  0.0008  1.0000  8.000   1855440  0.950
[vpr] 0.00006 1.00063    41.7823 1.7179e-08 3.8433e-07 2.3915e-10  6.3202  0.1772  0.0011  1.0000  8.000   1876056  0.950
[vpr] 0.00005 0.99930    41.6939 1.7178e-08 3.8433e-07 2.4043e-10  6.3202  0.1589  0.0007  1.0000  8.000   1896672  0.950
[vpr] 0.00005 1.00024    41.6133 1.7178e-08 3.8494e-07 2.4137e-10  6.3202  0.1497  0.0007  1.0000  8.000   1917288  0.800
[vpr] 0.00004 0.99809    41.4300 1.7178e-08 3.8359e-07 2.3813e-10  6.3202  0.1110  0.0007  1.0000  8.000   1937904  0.800
[vpr] 0.00003 0.99866    41.3215 1.7177e-08 3.8503e-07 2.3907e-10  6.3202  0.0716  0.0005  1.0000  8.000   1958520  0.800
[vpr] 0.00003 0.99907    41.2431 1.7177e-08 3.8595e-07 2.3902e-10  6.3202  0.0418  0.0004  1.0000  8.000   1979136  0.800
[vpr] 0.00002 1.00008    41.2104 1.7177e-08 3.8736e-07 2.4073e-10  6.3202  0.0382  0.0001  1.0000  8.000   1999752  0.800
[vpr] 0.00002 0.99967    41.2010 1.7177e-08 3.8581e-07 2.4209e-10  6.3202  0.0346  0.0000  1.0000  8.000   2020368  0.800
[vpr] 0.00001 0.99996    41.1902 1.7177e-08 3.8662e-07 2.3919e-10  6.3202  0.0282  0.0000  1.0000  8.000   2040984  0.800
[vpr] 0.00001 1.00001    41.1842 1.7178e-08 3.8683e-07 2.4244e-10  6.3202  0.0282  0.0000  1.0000  8.000   2061600  0.800
[vpr] 0.00001 1.00000    41.1840 1.7177e-08 3.8624e-07 2.4035e-10  6.3202  0.0309  0.0000  1.0000  8.000   2082216  0.800
[vpr] 0.00000 1.00000    41.1838 1.7177e-08 3.8305e-07 2.3928e-10          0.0157  0.0000  1.0000  8.000   2102832
[vpr] 
[vpr] BB estimate of min-dist (placement) wire length: 4108
[vpr] bb_cost recomputed from scratch: 41.1838
[vpr] timing_cost recomputed from scratch: 1.71774e-08
[vpr] delay_cost recomputed from scratch: 3.83017e-07
[vpr] 
[vpr] Completed placement consistency check successfully.
[vpr] 
[vpr] Swaps called: 2103138
[vpr] 
[vpr] Placement estimated critical path delay: 6.32022 ns
[vpr] Placement cost: 0.999998, bb_cost: 41.1838, td_cost: 1.71774e-08, delay_cost: 3.83017e-07
[vpr] Placement total # of swap attempts: 2103138
[vpr] 	Swap reject rate: 0
[vpr] 	Swap accept rate: 0
[vpr] 	Swap abort rate: 0
[vpr] Overriding architecture switchbox[0][0] based on fabric switchbox...
[vpr] Overriding architecture switchbox[1][1] based on fabric switchbox...
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7637, total available wire length 13728, ratio 0.556308
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.45696 ns
[vpr] Successfully routed after 23 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Checking to ensure routing is legal...
[vpr] Completed routing consistency check successfully.
[vpr] 
[vpr] Serial number (magic cookie) for the routing is: -624729941
[vpr] Circuit successfully routed with a channel width factor of 44.
[vpr] 
[vpr] Average number of bends per net: 2.93894  Maximum # of bends: 57
[vpr] 
[vpr] Number of routed nets (nonglobal): 606
[vpr] Wire length results (in units of 1 clb segments)...
[vpr] 	Total wirelength: 9531, average net length: 15.7277
[vpr] 	Maximum net length: 263
[vpr] 
[vpr] Wire length results in terms of physical segments...
[vpr] 	Total wiring segments used: 2695, average wire segments per net: 4.44719
[vpr] 	Maximum segments used by a net: 75
[vpr] 	Total local nets with reserved CLB opins: 0
[vpr] 
[vpr] X - Directed channels: j max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      39 31.4167       44
[vpr]                        1      39 30.6667       44
[vpr]                        2      40 30.6667       44
[vpr]                        3      43 34.0833       44
[vpr]                        4      42 33.8333       44
[vpr]                        5      40 34.4167       44
[vpr]                        6      43 32.0000       44
[vpr]                        7      41 33.0000       44
[vpr]                        8      42 32.7500       44
[vpr]                        9      38 30.0000       44
[vpr]                       10      36 23.5833       44
[vpr]                       11      28 22.3333       44
[vpr]                       12      38 24.7500       44
[vpr] Y - Directed channels: i max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      37 28.3333       44
[vpr]                        1      41 29.9167       44
[vpr]                        2      40 31.4167       44
[vpr]                        3      43 33.4167       44
[vpr]                        4      42 32.9167       44
[vpr]                        5      40 34.2500       44
[vpr]                        6      42 33.5833       44
[vpr]                        7      42 35.6667       44
[vpr]                        8      39 31.7500       44
[vpr]                        9      42 33.0000       44
[vpr]                       10      36 26.0833       44
[vpr]                       11      34 25.7500       44
[vpr]                       12      33 24.6667       44
[vpr] 
[vpr] Total tracks in x-direction: 572, in y-direction: 572
[vpr] 
[vpr] Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
[vpr] 	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.13313e+06
[vpr] 	Total used logic block area: 1.95537e+06
[vpr] 
[vpr] Routing area (in minimum width transistor areas)...
[vpr] 	Total routing area: 668500., per logic tile: 4642.36
[vpr] 
[vpr] Segment usage by type (index): type utilization
[vpr]                                ---- -----------
[vpr]                                   0       0.628
[vpr] 
[vpr] Segment usage by length: length utilization
[vpr]                          ------ -----------
[vpr]                               4       0.628
[vpr] 
[vpr] Nets on critical path: 10 normal, 0 global.
[vpr] Total logic delay: 4.5016e-09 (s), total net delay: 1.95536e-09 (s)
[vpr] Final critical path: 6.45696 ns, f_max: 154.872 MHz
[vpr] 
[vpr] Least slack in design: -6.45696 ns
[vpr] 
Closing VPR interface...
Importing fabric model from VPR...
Importing circuit design from VPR...
Post-processing...
Writing options file 'vpr_tseng_fabric_switchboxes.toro.snoitpo'...
Writing xml file 'vpr_tseng_fabric_switchboxes.toro.xml'...
Writing blif file 'vpr_tseng_fabric_switchboxes.toro.blif'...
Writing architecture file 'vpr_tseng_fabric_switchboxes.toro.arch'...
Writing fabric file 'vpr_tseng_fabric_switchboxes.toro.fabric'...
Writing circuit file 'vpr_tseng_fabric_switchboxes.toro.circuit'...
Writing laff file 'vpr_tseng_fabric_switchboxes.toro.laff'...
Exiting...
