<!-- banner -->
# Hi, I'm Potter 

<!-- Banner placeholder -->

  Im a M.S. student in the Graduate Institute of Electrical Engineering  at **NTUST**.   
    Current research interests: **Processing-in-Memory Computing Architectures**,**GPGPU**, **AXI Bus** , and **AI accelerator**.  
  Comfortable with *FPGAs** and the full **ASIC/IC design flow**.

### Skills & Tools
**1. Hardware Design**  
- Verilog , Formal Property Verification
- Design Compiler 路 IC Compiler II 路 Innovus 路 Memory Generator 路 BIST  
- APR flows on **90 nm / 16 nm / ADFP**  
- **Catapult HLS** for AI-hardware exploration  
- Design, analysis, and testing of emerging **non-volatile memory arrays**
  
**2. HW/SW Scheduling & FPGA Optimization**  
- Tools: **Vivado**, **Vitis HLS** , C++ , Python , Shell Script
- Platforms: **ZCU102**, **Pynq-Z2**, **Ramulator2.0**,
- Applications: CNN & SNN training pipelines, LLM inference workflows
    
### Publication
- 2026 &mdash; ACM SAC, Adaptive  Multi-User Scheduling for Large Language Model Inference on HBM-Based  Processing-in-Memory Accelerators
  
### Experience
- 2025 &mdash; Teaching Assistant, **Computer Organization**, NTUST  
- 2024 &mdash; Teaching Assistant, **Fund Management**, NTUST
  
# Connect
<details>
  <summary>Click to expand</summary>
-  Im learning **Embedded System** and **Digital Design**  
-  How to reach me: m11307409@mail.ntust.edu.tw
</details>
