<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: EFM32WG_MSC_BitFields</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<h1>EFM32WG_MSC_BitFields</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g7fbca2e6fef16f1bd96757dfe8083e06">_MSC_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g70704b781a1b8a805b92b092bbd82be7">_MSC_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g028a0019ba676a8d089c9b984e59aa3f">MSC_CTRL_BUSFAULT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gbb09f0b3c069f854e0b9684a9b21b986">_MSC_CTRL_BUSFAULT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g69d42c3d4334f7c473b559f7a069114e">_MSC_CTRL_BUSFAULT_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gfa9d68a385fbf18f790516b73e7e4ae6">_MSC_CTRL_BUSFAULT_GENERATE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gc112dd6e258f261bc6519817711c1811">_MSC_CTRL_BUSFAULT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g70bb06e12a76f811803f31a5bbb9b27b">_MSC_CTRL_BUSFAULT_IGNORE</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g6dec0016b365219099a25bcb6f5d6372">MSC_CTRL_BUSFAULT_GENERATE</a>&nbsp;&nbsp;&nbsp;(_MSC_CTRL_BUSFAULT_GENERATE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g244ee0151f8b0c2f8e40d9d8fd77a934">MSC_CTRL_BUSFAULT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_CTRL_BUSFAULT_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g5a31a7b95cb91560926acc473cfe3c28">MSC_CTRL_BUSFAULT_IGNORE</a>&nbsp;&nbsp;&nbsp;(_MSC_CTRL_BUSFAULT_IGNORE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gf58b92d17b395f4665d908e2abb63552">_MSC_READCTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g8d6534f3d90663fe72f3bdf0a28f5fda">_MSC_READCTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x000300FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g5bf8d22f5ae9028cab73ee5f9dbff4f8">_MSC_READCTRL_MODE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g413e413dc248974965c914a8615f99ec">_MSC_READCTRL_MODE_MASK</a>&nbsp;&nbsp;&nbsp;0x7UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g33a37894de8ef4afa1a0572b59006870">_MSC_READCTRL_MODE_WS0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gc8131b4a4c1b7f78fcede13b42cb08f0">_MSC_READCTRL_MODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g56aeefb99317e4a6e43b4b332b095fda">_MSC_READCTRL_MODE_WS1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g19dfed62d79500e25b985335efab54fb">_MSC_READCTRL_MODE_WS0SCBTP</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gf8eb83df5c3d12d7923233d9aeef4e5f">_MSC_READCTRL_MODE_WS1SCBTP</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ge29eb4dd3ed73681d3ba5db5d5facd11">_MSC_READCTRL_MODE_WS2</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gc90c1d39b6bffc87fad4c009a2a067d0">_MSC_READCTRL_MODE_WS2SCBTP</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gf9c2a7ded7274600dac1d148e2c03ab0">MSC_READCTRL_MODE_WS0</a>&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_MODE_WS0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g247d78efb323ada20b5d817d9a3e2b0c">MSC_READCTRL_MODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_MODE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g88de6f2581a74ec0aeb50dec154c3c02">MSC_READCTRL_MODE_WS1</a>&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_MODE_WS1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gb72da75ad103bb1862c87ab2f77654f0">MSC_READCTRL_MODE_WS0SCBTP</a>&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_MODE_WS0SCBTP &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gb5d794039fd490e4fd9db3024e11fefb">MSC_READCTRL_MODE_WS1SCBTP</a>&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_MODE_WS1SCBTP &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gfe6472b71f46389d059bb9db4ed02f78">MSC_READCTRL_MODE_WS2</a>&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_MODE_WS2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g42520f4eb27c3b1695f11ba36c55d890">MSC_READCTRL_MODE_WS2SCBTP</a>&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_MODE_WS2SCBTP &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gc866e69144dbbeb5eedeccb9ef4ca0a6">MSC_READCTRL_IFCDIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gd959de12c210641741debfa1275c6a95">_MSC_READCTRL_IFCDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g3fc4b7a2774609e0232cab5e8cd240f8">_MSC_READCTRL_IFCDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g4e0cd27f73936f8ec144e939431ea78b">_MSC_READCTRL_IFCDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gdcbf8751b511551d1b5231c58da8e083">MSC_READCTRL_IFCDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_IFCDIS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g7ee45f70f3c442dfbc1d59c0ea99b24e">MSC_READCTRL_AIDIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g29d6cad564d086be3674f7b7419b10c4">_MSC_READCTRL_AIDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g465b572b13471725b93e7667aa9e9b4f">_MSC_READCTRL_AIDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g5ab1d806fa8161741f4e4689a7b4197e">_MSC_READCTRL_AIDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ga1d2722d40683675b0cf45856212023c">MSC_READCTRL_AIDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_AIDIS_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g6caa2fb2df5fa5361d6e51c9c33aed00">MSC_READCTRL_ICCDIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g087764173ce98c31d31bdf8e4d3890ab">_MSC_READCTRL_ICCDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gd6cfb2a0ba8d674278679ccf7e367785">_MSC_READCTRL_ICCDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gc46b53939e44c9b6689420f75b3eefbe">_MSC_READCTRL_ICCDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g45e3c35f8610954b53f71637eda12877">MSC_READCTRL_ICCDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_ICCDIS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g04983953b9f753a98a04736d0f233243">MSC_READCTRL_EBICDIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g5ae5446fa954b5063b080cca0676e560">_MSC_READCTRL_EBICDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g7ff26378738bec2792d656ab664a1bd6">_MSC_READCTRL_EBICDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ge6ff991c607c75d1ce60552a3f7ee6a5">_MSC_READCTRL_EBICDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ge66e6c257f456948cc0b744ece3c3475">MSC_READCTRL_EBICDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_EBICDIS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g02d545c61c62d4be6e82d41cf51e1b58">MSC_READCTRL_RAMCEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gf4da460722620306f31a2080c403ced9">_MSC_READCTRL_RAMCEN_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ge8e4539129d1b9c147e49975a392e29d">_MSC_READCTRL_RAMCEN_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g1537c5a9c22eb07240319993457fa2cf">_MSC_READCTRL_RAMCEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ge65e351d84c358ac73ea748fbe4eec1a">MSC_READCTRL_RAMCEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_RAMCEN_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g4c4c6855ea077f07f57f6795a50a7164">_MSC_READCTRL_BUSSTRATEGY_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gd1ca792e9ba32bf19583908adb0c4553">_MSC_READCTRL_BUSSTRATEGY_MASK</a>&nbsp;&nbsp;&nbsp;0x30000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g67041b7b90dddd35ea68d8bd338c2b25">_MSC_READCTRL_BUSSTRATEGY_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g472d112b4b94ea991c01baeeb46ad2f2">_MSC_READCTRL_BUSSTRATEGY_CPU</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ge3faac4ad3fdec9cd3f6df48930ef326">_MSC_READCTRL_BUSSTRATEGY_DMA</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g6aaa18ced6f7008e8f1ec9c7f50a869d">_MSC_READCTRL_BUSSTRATEGY_DMAEM1</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ga14785704f4d0654525b44dfbeef86be">_MSC_READCTRL_BUSSTRATEGY_NONE</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g22b53152960e1bc5be0b816168a08162">MSC_READCTRL_BUSSTRATEGY_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_BUSSTRATEGY_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g32bffffa503561ff3dcf634682008e66">MSC_READCTRL_BUSSTRATEGY_CPU</a>&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_BUSSTRATEGY_CPU &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g2b871a233d447ebbfd4ab54c529fd9ca">MSC_READCTRL_BUSSTRATEGY_DMA</a>&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_BUSSTRATEGY_DMA &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g78d9313a3e09a65d54620aa420d26932">MSC_READCTRL_BUSSTRATEGY_DMAEM1</a>&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_BUSSTRATEGY_DMAEM1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gb4842ae513d98886f39225a197a7d591">MSC_READCTRL_BUSSTRATEGY_NONE</a>&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_BUSSTRATEGY_NONE &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ga6a0e8e1e2b51aec93a9e3da7790f4dd">_MSC_WRITECTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g787cee63511bae4042d8662bff837c03">_MSC_WRITECTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gc87c17fa15d04d4c87446377a57c420d">MSC_WRITECTRL_WREN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g4fcc960a8268a94f110533ac4e91354e">_MSC_WRITECTRL_WREN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g4c5149b469b3129cd31b577c6ef1e9c7">_MSC_WRITECTRL_WREN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gf809f44b19fe559b48a9d2c412689b3b">_MSC_WRITECTRL_WREN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gc59e4a4750f13d1b06039e1f1cce91f9">MSC_WRITECTRL_WREN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_WRITECTRL_WREN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g64d111fc8f6a7fbf02e2a89b55a7ae53">MSC_WRITECTRL_IRQERASEABORT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g47ccc0f1a2d8541f22d58852791dfb44">_MSC_WRITECTRL_IRQERASEABORT_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g94916802215dcc314e1021fc2585126f">_MSC_WRITECTRL_IRQERASEABORT_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g2acc276ccc046fa65967087c9e5ff53a">_MSC_WRITECTRL_IRQERASEABORT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gc5258009fdb8ee066582a30959d3fd53">MSC_WRITECTRL_IRQERASEABORT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_WRITECTRL_IRQERASEABORT_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gfee28ba7cf0667f1470319eaf387ae3d">_MSC_WRITECMD_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gb0e0ea35216d8412b360fdd4b1421a0a">_MSC_WRITECMD_MASK</a>&nbsp;&nbsp;&nbsp;0x0000113FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ge2721c3ba17a6e4c1bfe168e0a5930a5">MSC_WRITECMD_LADDRIM</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g6de3d74cc0c083c8da7810a8b6d0ba8a">_MSC_WRITECMD_LADDRIM_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g8cfb5519e9a8662c66a1bf81da35e2f8">_MSC_WRITECMD_LADDRIM_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g8e31289e1507798424087e6d1d7b5afe">_MSC_WRITECMD_LADDRIM_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g2bae36c9403f681b99bc97d307eabea8">MSC_WRITECMD_LADDRIM_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_WRITECMD_LADDRIM_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gdfd699edb972e148316eda017a387f21">MSC_WRITECMD_ERASEPAGE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g81d05e9f9c512018c92cabc1959bf32f">_MSC_WRITECMD_ERASEPAGE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g6835529dfee9e37442c30113571c6c0c">_MSC_WRITECMD_ERASEPAGE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ge50651af0f9cf1607e8ae4712ebabb2f">_MSC_WRITECMD_ERASEPAGE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g6aad7ecb57a3e78e3bd4293bc07b846f">MSC_WRITECMD_ERASEPAGE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_WRITECMD_ERASEPAGE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g0160afd8f04befc984cce831af61775d">MSC_WRITECMD_WRITEEND</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g1c17b2b7da90d82385478ad447af11d5">_MSC_WRITECMD_WRITEEND_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g44d39c6f0939d3ed011d6ef326da09fa">_MSC_WRITECMD_WRITEEND_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g28d882919e1e2e355193b7fd2a456f6a">_MSC_WRITECMD_WRITEEND_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gd599e10177845d119fd4558129f24f4d">MSC_WRITECMD_WRITEEND_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_WRITECMD_WRITEEND_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gd187af717dd0e9463da25ccdfcd100e5">MSC_WRITECMD_WRITEONCE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g7dc4e1ae0a5d111c283138bada17b783">_MSC_WRITECMD_WRITEONCE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g45f940156509de86b6da123c1381e61b">_MSC_WRITECMD_WRITEONCE_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g76b711d4f24d30561c2cc9a56e285a86">_MSC_WRITECMD_WRITEONCE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g322127c810ba38bf8da9b1eb7b8c6e41">MSC_WRITECMD_WRITEONCE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_WRITECMD_WRITEONCE_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g1b1156932d4503b9f2a0dca17f4cf9f3">MSC_WRITECMD_WRITETRIG</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ge781d569338bdfee9db7aed559855e2e">_MSC_WRITECMD_WRITETRIG_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g922be698aeb2398bada8b750b38e3d8d">_MSC_WRITECMD_WRITETRIG_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g1578dee889eb7cf1f27d18c9141a5cd0">_MSC_WRITECMD_WRITETRIG_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gc3c51e6c9e5f5f3ae68b0aab0fc28224">MSC_WRITECMD_WRITETRIG_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_WRITECMD_WRITETRIG_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g9d78212e3225770eb9d1923d6fa0b63f">MSC_WRITECMD_ERASEABORT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g48f074c7f2fa75eb8254f524134a166c">_MSC_WRITECMD_ERASEABORT_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g1b380c04cbd966b7e3345a022143972a">_MSC_WRITECMD_ERASEABORT_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g5bae06e7db90cb95b0d9d4de3f2dfac0">_MSC_WRITECMD_ERASEABORT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g65b10ac3092b57d5a70bf432ac1b073b">MSC_WRITECMD_ERASEABORT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_WRITECMD_ERASEABORT_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gcd1f310ece0dd760dbf17cb4d0d22b0c">MSC_WRITECMD_ERASEMAIN0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gda7e28430482d2b60ede94f53ca3cfb5">_MSC_WRITECMD_ERASEMAIN0_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g2795cc4f6ff88ab0bd75c45a08952044">_MSC_WRITECMD_ERASEMAIN0_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gfa39af15376b5b77919bdc989044ad7c">_MSC_WRITECMD_ERASEMAIN0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ga79fc2eb34c28c663fb9df3ab54ed126">MSC_WRITECMD_ERASEMAIN0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_WRITECMD_ERASEMAIN0_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g088ae5de7922aba2f053bb262ac6aab8">MSC_WRITECMD_CLEARWDATA</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gda63a1408c2e89aa84fc2e57c9ac3fac">_MSC_WRITECMD_CLEARWDATA_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g76f36314211a78c9bfe9b5ea5c4ab4c3">_MSC_WRITECMD_CLEARWDATA_MASK</a>&nbsp;&nbsp;&nbsp;0x1000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g448c7a9fc8edd178d3cafb3298491afd">_MSC_WRITECMD_CLEARWDATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g750ee21a31c6722b6b07cd9b7a68e4a2">MSC_WRITECMD_CLEARWDATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_WRITECMD_CLEARWDATA_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g6cb9fd07db3ded17d71579ea692f1592">_MSC_ADDRB_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g09bd98985cb8a9d214c294bca8517970">_MSC_ADDRB_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g595a277afe55e68979b6bb64e2603c96">_MSC_ADDRB_ADDRB_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g1dd87939db6ed90a52fbff6bd57830cd">_MSC_ADDRB_ADDRB_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g273c63b19013ef1aafb65037b437236c">_MSC_ADDRB_ADDRB_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g1304b7f33be354a5bd8858f96af98ed6">MSC_ADDRB_ADDRB_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_ADDRB_ADDRB_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gc9f48adb2d9c9d1958a73633f23bb0ce">_MSC_WDATA_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g8767740d43e13e1355633a24894c47fc">_MSC_WDATA_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g7c62636c4cde2fe774bf27949ea87bf0">_MSC_WDATA_WDATA_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gfd1af7506b3c344aced5fcfec7061917">_MSC_WDATA_WDATA_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gb1ad484ca32fb57e608ec5b781f657e3">_MSC_WDATA_WDATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gb62e625ac8e8597f215fe8d15d5fdcc8">MSC_WDATA_WDATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_WDATA_WDATA_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gfec452e4035841ab35ac36c3fe44468c">_MSC_STATUS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gcf073cba7e315ec95f7c654300f15065">_MSC_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000007FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g31c1ed2af281c2512cd0b377c183dc07">MSC_STATUS_BUSY</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g4743ce84323ba963e1774e2252291598">_MSC_STATUS_BUSY_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g6dee17a1a469f9164f623b481fe36212">_MSC_STATUS_BUSY_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gc9d93182f2795c6cd6167c2ca8eb0d7a">_MSC_STATUS_BUSY_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g04aa48359d5e14bcaf527baf778b4c85">MSC_STATUS_BUSY_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_STATUS_BUSY_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g3c7c1f8ca513d0c894605ec9a40425b7">MSC_STATUS_LOCKED</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g3c3016405e5b1cbaf2877138bf177b1e">_MSC_STATUS_LOCKED_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g15798a3aa8b3ca5d0c419f40f5ea59fe">_MSC_STATUS_LOCKED_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g11a31b9a1fe3aaabb18fbc852de0a141">_MSC_STATUS_LOCKED_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g7ea49acd3ea46926389d7b8d5bcbe6b2">MSC_STATUS_LOCKED_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_STATUS_LOCKED_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g8d3451735f536aa2c6280c02706490ee">MSC_STATUS_INVADDR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g6a56df6fef565f66d90f390384984888">_MSC_STATUS_INVADDR_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gd74c4579651ae9c36ddb9a4affe81afe">_MSC_STATUS_INVADDR_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g4aa9d67bc8d75908494f531a5b9bf5a5">_MSC_STATUS_INVADDR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gcfa9ac6e47bfbf0394253dd662ed28e7">MSC_STATUS_INVADDR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_STATUS_INVADDR_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g8a415fea103e5fdfbf89bda41e41d01c">MSC_STATUS_WDATAREADY</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g4453fcdd1e17de9031a903919aab2739">_MSC_STATUS_WDATAREADY_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g5f70cc4f41a0fc618a2240d817eb68b5">_MSC_STATUS_WDATAREADY_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g9325a3311644f64b07603983dde2f41f">_MSC_STATUS_WDATAREADY_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gcb21f23b8a8a21c0dae40cbc9529d639">MSC_STATUS_WDATAREADY_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_STATUS_WDATAREADY_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g3ff68fca10003776161ac71c373c5f4f">MSC_STATUS_WORDTIMEOUT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g0a7d0ff6aab03dcb1656c3a5c95efce0">_MSC_STATUS_WORDTIMEOUT_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gc9bc0a34265202cdee18f110197f2186">_MSC_STATUS_WORDTIMEOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g17e1236fa9204166491e284d9cf2f3c8">_MSC_STATUS_WORDTIMEOUT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ged4144b261bb17f97e6f3835b3ba7080">MSC_STATUS_WORDTIMEOUT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_STATUS_WORDTIMEOUT_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gc3f5163494a97ffeecc6d74885d95ec5">MSC_STATUS_ERASEABORTED</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g30751549aae733b5c95319fbdddfbabf">_MSC_STATUS_ERASEABORTED_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gd8a21dd18eaac44f852705641b0e40e1">_MSC_STATUS_ERASEABORTED_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g0c0d6b2d455ba9b6e7e1576f56561556">_MSC_STATUS_ERASEABORTED_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gf9eb7eee8041ce458c5a09abfd81abc7">MSC_STATUS_ERASEABORTED_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_STATUS_ERASEABORTED_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g017ea4f60efa65a2216e0743409a7c03">MSC_STATUS_PCRUNNING</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gc01d5c78416c393f4f4f6bfc2240bb1b">_MSC_STATUS_PCRUNNING_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g21979eabf50d3a84848d5b46e24fbc95">_MSC_STATUS_PCRUNNING_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g8f68b991ec2c09d68d920dd6329c412c">_MSC_STATUS_PCRUNNING_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g3663e26da993c0a8f8a13308711a9f61">MSC_STATUS_PCRUNNING_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_STATUS_PCRUNNING_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g25d45384806093938616d36721cd02ec">_MSC_IF_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g90163c064d82a1abcba13085dcea8b01">_MSC_IF_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g6e40cfe0aac4a426c8d3e77e80f7c7c0">MSC_IF_ERASE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g978ef96e67f2fa118e621570d83136ee">_MSC_IF_ERASE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g18baaccb80e12ba7ba27f88b7bb26fe0">_MSC_IF_ERASE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g9d015157fb9ed85a4d263e1c78b9bbd5">_MSC_IF_ERASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ga009b46818eb5241182457b55701ab68">MSC_IF_ERASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_IF_ERASE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g227896911a07d4de1b00905ece6d4841">MSC_IF_WRITE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ga5c3e189bd2bcefe5833cac2b837745f">_MSC_IF_WRITE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gb2be12d45f24eec96437930979fb8c37">_MSC_IF_WRITE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g23d6a0e5d776df6a949790665678474c">_MSC_IF_WRITE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gfc7da0685bb5b43e4b72a485ace2fc9a">MSC_IF_WRITE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_IF_WRITE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gefcee8d8ff92f3f21a15a67a4a710d36">MSC_IF_CHOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gfe9061f6894a939e9c4f64a9273bd541">_MSC_IF_CHOF_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g3ddaf064b6be8d413d55feb9cf551b16">_MSC_IF_CHOF_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g8efd9c0bed49bc10d786bb9d8bf2d6a8">_MSC_IF_CHOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g6e2c70d425b419f9612c32c1b7731e41">MSC_IF_CHOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_IF_CHOF_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g4399b8db70c4bc730a0117393653f97e">MSC_IF_CMOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g4956cfd1eb2a4642597b7e9507a30d3d">_MSC_IF_CMOF_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gb0c04a7cccf9c7a8612e81b2f17da1ed">_MSC_IF_CMOF_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g59d4dfad01538cc387c2ab286a58dc7c">_MSC_IF_CMOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g248d422dad8194a717b2dc6be62a445c">MSC_IF_CMOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_IF_CMOF_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g546bf029ad5a59125c3d33a704dd52e1">_MSC_IFS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g2762a128e725740726bfe38af5ce0fdb">_MSC_IFS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g5a04606ab30a9164c5c5e5d91370a404">MSC_IFS_ERASE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g3bd10f7eed1e990afee84e64a2108e3f">_MSC_IFS_ERASE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g6126aee5fdcf698df1f1e3e8b6948ded">_MSC_IFS_ERASE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g18a4a506d3ab9badb221ec87f633d8b9">_MSC_IFS_ERASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g09ffbfe8ed4fb6db81937c34d82907c1">MSC_IFS_ERASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_IFS_ERASE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g9105f845d70b5dd22a3e326ee795ef33">MSC_IFS_WRITE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gaae04040452fd1918f5fcc38d437851f">_MSC_IFS_WRITE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gd9b4d994263b2bade1361f5e2265b2bc">_MSC_IFS_WRITE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gaf83142d654ff82796a96e4ccc692759">_MSC_IFS_WRITE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gb33947422d5995c3bd7b2b73939e2928">MSC_IFS_WRITE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_IFS_WRITE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gbb58566cfccbd0f8941fdc6fef3922d6">MSC_IFS_CHOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g01182f71ea9c615d068ef7ec1c1dc5bf">_MSC_IFS_CHOF_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gf94163725e8450f70a1592288e278a05">_MSC_IFS_CHOF_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gfe27e4caae043939cfbd64960092ee5e">_MSC_IFS_CHOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ged41ccb844e259f666dd7edc5bd78a32">MSC_IFS_CHOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_IFS_CHOF_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gf93bb0de40cacc9bb6dd6f6c27c08590">MSC_IFS_CMOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g1c1e1eea87302ddbaa3eb8ceb8b1b721">_MSC_IFS_CMOF_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gbdf1593dbb935152f534cb798935e5c6">_MSC_IFS_CMOF_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gb6ea3797dfd3ac66d2ed7d0d584270ba">_MSC_IFS_CMOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gf6479c99efdf45eb090d4818370e178e">MSC_IFS_CMOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_IFS_CMOF_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gbc183db5ab240019a9c517637efd7fe0">_MSC_IFC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gebd1c559980ebf48eb76d3f39f687644">_MSC_IFC_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g396a602616441f2b903cf794502f66d8">MSC_IFC_ERASE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g911aa0d0286c253de2b12e5da0216976">_MSC_IFC_ERASE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g7cddf89e6140258c11262f8f469edad0">_MSC_IFC_ERASE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g4ddd3facb076b2fd5a20cf74d5d2203b">_MSC_IFC_ERASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g4a48e530be25816f117371190f430da9">MSC_IFC_ERASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_IFC_ERASE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g286b8de09db4f246eeb36d398002550b">MSC_IFC_WRITE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g809ed46de7fcc7614b5f6dfcd68b114c">_MSC_IFC_WRITE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g85d9331b583824145547b307302297de">_MSC_IFC_WRITE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g727c1fab61220e84b864a421a95c9178">_MSC_IFC_WRITE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gb5d8478adc4a0e5bae42a4b6cca63249">MSC_IFC_WRITE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_IFC_WRITE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ge35db966a2077ff2d5dcf25bda68273b">MSC_IFC_CHOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g6a2cc792927cb57670117075ef041244">_MSC_IFC_CHOF_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gfb8c0584dff5bf07d7cc4d863b972e2f">_MSC_IFC_CHOF_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gcfea13ffbb431501721f0824edcce71b">_MSC_IFC_CHOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ga857fdfc9ed5658ef1ad277cb7c56e93">MSC_IFC_CHOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_IFC_CHOF_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ge2eb36592ef776bf3878dd7506a3bb0b">MSC_IFC_CMOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g3df98cb49ffa62281dbefb990f73efe0">_MSC_IFC_CMOF_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g201ab28c48594f61ce0c3f1f344f7b3d">_MSC_IFC_CMOF_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g5a80fa69b1b41d908336b298b83bc52f">_MSC_IFC_CMOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g72bc6f035f5bd3b0452fd510caa02d65">MSC_IFC_CMOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_IFC_CMOF_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gbd410dba0d5994e9bba2fa4c4e24e7fa">_MSC_IEN_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g6a69ea94d2c8475d1aed62b5274f2a05">_MSC_IEN_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g7faf911a282baa1ee740114aad74b2d9">MSC_IEN_ERASE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g98d1374256b274c275035c092759bd00">_MSC_IEN_ERASE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ge9133f0b15b3b11cb1d2ee5e53b364db">_MSC_IEN_ERASE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g92f5b4997c69abdc53d311a382429e1d">_MSC_IEN_ERASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gdc14964b9d768465e1a9c83757904362">MSC_IEN_ERASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_IEN_ERASE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g594166f04fa32337e7aadd27fbc3e618">MSC_IEN_WRITE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g663a00c79f9ffa75c357462bd38451d7">_MSC_IEN_WRITE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g68ecb1546c4fccb0e108fcfa6184ed0a">_MSC_IEN_WRITE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g47c48d8ea488b71ef0170e176a8b43e6">_MSC_IEN_WRITE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g2db92f8e68feb1915aea12b9b3453d4c">MSC_IEN_WRITE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_IEN_WRITE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g0bf32059b849b9740889f27ac99f1ad1">MSC_IEN_CHOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g7fc83868e9d2abbd5bcb61e1c34d1e1d">_MSC_IEN_CHOF_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gb9abee8daea07c5c492446c24cdc2086">_MSC_IEN_CHOF_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gdd9f591e640cb244f938922ce62eb112">_MSC_IEN_CHOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g5e1a019646cb116e1f53bce3980cea01">MSC_IEN_CHOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_IEN_CHOF_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g436f790f333674532adef2cda65e9d8f">MSC_IEN_CMOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g8d64f8ea2fe68a4b858f9f21b3ee86cf">_MSC_IEN_CMOF_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gaf6794c61579f9874359bd85c86d0406">_MSC_IEN_CMOF_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gad435cdc08d067f2bf86348153d58106">_MSC_IEN_CMOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gac03abc195c59574a9a46ca73923178a">MSC_IEN_CMOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_IEN_CMOF_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gc1a6d0e003d4b88ba99cebe47383ac9c">_MSC_LOCK_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g1c4aa8decb6d9adc513988968c8e5c5a">_MSC_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g8c4e716cafafcadf53facb5b4a481f59">_MSC_LOCK_LOCKKEY_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g4a023180181713ddeafe245da5bd8620">_MSC_LOCK_LOCKKEY_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g683026552ab0536d67b00ffe07b362ba">_MSC_LOCK_LOCKKEY_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g40a21f2ee4abfe57febc52688eb7f9c7">_MSC_LOCK_LOCKKEY_LOCK</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g62c853df509ea076848a5b97d376c9b9">_MSC_LOCK_LOCKKEY_UNLOCKED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g4c7bdda1b16ba4c602ebc2936d18ab7f">_MSC_LOCK_LOCKKEY_LOCKED</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g5ed7aba4e17fc597328ece2a7c1fd458">_MSC_LOCK_LOCKKEY_UNLOCK</a>&nbsp;&nbsp;&nbsp;0x00001B71UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gc81211ba53c6070d7e69ff2831c90b45">MSC_LOCK_LOCKKEY_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_LOCK_LOCKKEY_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g4d3000be8028cfaf88570405fe1158fa">MSC_LOCK_LOCKKEY_LOCK</a>&nbsp;&nbsp;&nbsp;(_MSC_LOCK_LOCKKEY_LOCK &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g0fe471b3b657d781532ced5f6f5881d0">MSC_LOCK_LOCKKEY_UNLOCKED</a>&nbsp;&nbsp;&nbsp;(_MSC_LOCK_LOCKKEY_UNLOCKED &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gf0f7b64441c27289ecf8f16b2a6c950f">MSC_LOCK_LOCKKEY_LOCKED</a>&nbsp;&nbsp;&nbsp;(_MSC_LOCK_LOCKKEY_LOCKED &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g253ac6ead3e4cffc538dd251fa424061">MSC_LOCK_LOCKKEY_UNLOCK</a>&nbsp;&nbsp;&nbsp;(_MSC_LOCK_LOCKKEY_UNLOCK &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g7eee2499555daa56673bcdfba59b3bc1">_MSC_CMD_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gab2d7ed8b216f2ebe0374c54c3e298d0">_MSC_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g4601bad2414609f65fb9f0c8dc46dc34">MSC_CMD_INVCACHE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g978bc2e026f3fe524fd34e269b3d7abf">_MSC_CMD_INVCACHE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gf59dbb7ac70d12d9458629560d61ea51">_MSC_CMD_INVCACHE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gb0285969cc357be86e46b5d345d3960c">_MSC_CMD_INVCACHE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g1feb26a340435659b15b4beecdfe2ff2">MSC_CMD_INVCACHE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_CMD_INVCACHE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gdddc83d27039fbc09e6f89f61b4719d6">MSC_CMD_STARTPC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gb16a525e3213b11db534e4f3fcd335c2">_MSC_CMD_STARTPC_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g54c8e0f578c3d2724eec759ce03badbc">_MSC_CMD_STARTPC_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gc3b776557f4add6b2a440d38cf450d51">_MSC_CMD_STARTPC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g552270e18aad8d6ab52c0bdbd2af6472">MSC_CMD_STARTPC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_CMD_STARTPC_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gc562c4f999da60b2b9e8c81b51d0e53e">MSC_CMD_STOPPC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gd7b651ca1abbe06ba3e333f57d9aaf2a">_MSC_CMD_STOPPC_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g4202658562f8c10a5095035069c93974">_MSC_CMD_STOPPC_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g14af5d8151c937222695f166db83eccd">_MSC_CMD_STOPPC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ge4f1a9dc80b8f44228e5bee89602fbaa">MSC_CMD_STOPPC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_CMD_STOPPC_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g34e307364dacb5dad3af0a05e4aaf36e">_MSC_CACHEHITS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gfdc9a5cf4c8dbdda93d9ea3483f9853b">_MSC_CACHEHITS_MASK</a>&nbsp;&nbsp;&nbsp;0x000FFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gcfa4e82859fdc13888b5e556b4f2fcba">_MSC_CACHEHITS_CACHEHITS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g6270515b19a508bdd228b01688cfdce7">_MSC_CACHEHITS_CACHEHITS_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ga1ac944de0e37b6c7a35c730a37ba897">_MSC_CACHEHITS_CACHEHITS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gdfec8a8ec2bb38f4f19cdc1f3adcc7e4">MSC_CACHEHITS_CACHEHITS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_CACHEHITS_CACHEHITS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g741ba790418d080a067654ec519addcd">_MSC_CACHEMISSES_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g37d719082dc9bd830f702c6b086d4bd0">_MSC_CACHEMISSES_MASK</a>&nbsp;&nbsp;&nbsp;0x000FFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g3902e2603c9bb67e72e49d2a6f13fed5">_MSC_CACHEMISSES_CACHEMISSES_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g3c9c7eeff45ab0ef4ecb0ec99a03ffcd">_MSC_CACHEMISSES_CACHEMISSES_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gb227168dedbbbe908a76f5624baf2976">_MSC_CACHEMISSES_CACHEMISSES_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gf73783e65132ccba4231eafdfd9554d1">MSC_CACHEMISSES_CACHEMISSES_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_CACHEMISSES_CACHEMISSES_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g45f6e5b5460c58606a9aeac1b9a3d3c3">_MSC_TIMEBASE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g8de66fb1af8a07df680450af70d7a080">_MSC_TIMEBASE_MASK</a>&nbsp;&nbsp;&nbsp;0x0001003FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g9154963d8fd53cab71f93e7a9db4d355">_MSC_TIMEBASE_BASE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gac1baab692051f6bffcf6a45e32106e1">_MSC_TIMEBASE_BASE_MASK</a>&nbsp;&nbsp;&nbsp;0x3FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g2cfd0cf4db770d243103bc81618dd115">_MSC_TIMEBASE_BASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g5252ccf9fd2108680bcc30f3cdf41060">MSC_TIMEBASE_BASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_TIMEBASE_BASE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gf346e1051a3d2dcf5b593076b55dd1c5">MSC_TIMEBASE_PERIOD</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g03d119cc5bf954081f74eb464f1c3568">_MSC_TIMEBASE_PERIOD_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g3a821e3ecaba46c905ac3fb8a915358e">_MSC_TIMEBASE_PERIOD_MASK</a>&nbsp;&nbsp;&nbsp;0x10000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g3131f143ba29375204950a0202395c3b">_MSC_TIMEBASE_PERIOD_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gb62f4c8ef55e1cabe00d53b066d83614">_MSC_TIMEBASE_PERIOD_1US</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g15337342d19bad034d29870059b44a84">_MSC_TIMEBASE_PERIOD_5US</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g6e5af6f72858336e227102dfbc752a7a">MSC_TIMEBASE_PERIOD_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_TIMEBASE_PERIOD_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g984c1d3bd662e4df4d1e8339c928d491">MSC_TIMEBASE_PERIOD_1US</a>&nbsp;&nbsp;&nbsp;(_MSC_TIMEBASE_PERIOD_1US &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gd15bcb4b42cf295b4107c22bad8f62aa">MSC_TIMEBASE_PERIOD_5US</a>&nbsp;&nbsp;&nbsp;(_MSC_TIMEBASE_PERIOD_5US &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ge8d346fb7a1c371de4ccd4e592a88f6b">_MSC_MASSLOCK_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g37fe4484a4d3216d0d94041cc6d884ac">_MSC_MASSLOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gea694e9d211ad60b024880091bcb41a3">_MSC_MASSLOCK_LOCKKEY_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g4ed3791bf1e240d6eb145e4e6179408d">_MSC_MASSLOCK_LOCKKEY_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g39715172236b944dbf0ad7dd42531141">_MSC_MASSLOCK_LOCKKEY_LOCK</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g891a351d56f0ac18758c1c6cefa00307">_MSC_MASSLOCK_LOCKKEY_UNLOCKED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#gb2e9b106a062a2aa328ceda3c537a95d">_MSC_MASSLOCK_LOCKKEY_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g628885fa78f16bdab3b481f05f369e95">_MSC_MASSLOCK_LOCKKEY_LOCKED</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g42696a172e32dfa1f96df223f073f5aa">_MSC_MASSLOCK_LOCKKEY_UNLOCK</a>&nbsp;&nbsp;&nbsp;0x0000631AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g5f266b8079d86bc9e48cd0d94bd78ded">MSC_MASSLOCK_LOCKKEY_LOCK</a>&nbsp;&nbsp;&nbsp;(_MSC_MASSLOCK_LOCKKEY_LOCK &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g02b992c8339e247d6c1f108710498857">MSC_MASSLOCK_LOCKKEY_UNLOCKED</a>&nbsp;&nbsp;&nbsp;(_MSC_MASSLOCK_LOCKKEY_UNLOCKED &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g76f27cb3bc6a9f6a046a4450261f5734">MSC_MASSLOCK_LOCKKEY_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_MSC_MASSLOCK_LOCKKEY_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#ga8f44c810f6cdd0c375916d7bf0b8cd6">MSC_MASSLOCK_LOCKKEY_LOCKED</a>&nbsp;&nbsp;&nbsp;(_MSC_MASSLOCK_LOCKKEY_LOCKED &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG__MSC__BitFields.html#g3d8e50e1ea3ca300191eb50259ea67c9">MSC_MASSLOCK_LOCKKEY_UNLOCK</a>&nbsp;&nbsp;&nbsp;(_MSC_MASSLOCK_LOCKKEY_UNLOCK &lt;&lt; 0)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="g273c63b19013ef1aafb65037b437236c"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_ADDRB_ADDRB_DEFAULT" ref="g273c63b19013ef1aafb65037b437236c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_ADDRB_ADDRB_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_ADDRB 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00201">201</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1dd87939db6ed90a52fbff6bd57830cd"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_ADDRB_ADDRB_MASK" ref="g1dd87939db6ed90a52fbff6bd57830cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_ADDRB_ADDRB_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_ADDRB 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00200">200</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g595a277afe55e68979b6bb64e2603c96"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_ADDRB_ADDRB_SHIFT" ref="g595a277afe55e68979b6bb64e2603c96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_ADDRB_ADDRB_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_ADDRB 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00199">199</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g09bd98985cb8a9d214c294bca8517970"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_ADDRB_MASK" ref="g09bd98985cb8a9d214c294bca8517970" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_ADDRB_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for MSC_ADDRB 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00198">198</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6cb9fd07db3ded17d71579ea692f1592"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_ADDRB_RESETVALUE" ref="g6cb9fd07db3ded17d71579ea692f1592" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_ADDRB_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for MSC_ADDRB 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00197">197</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1ac944de0e37b6c7a35c730a37ba897"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CACHEHITS_CACHEHITS_DEFAULT" ref="ga1ac944de0e37b6c7a35c730a37ba897" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CACHEHITS_CACHEHITS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_CACHEHITS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00387">387</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6270515b19a508bdd228b01688cfdce7"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CACHEHITS_CACHEHITS_MASK" ref="g6270515b19a508bdd228b01688cfdce7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CACHEHITS_CACHEHITS_MASK&nbsp;&nbsp;&nbsp;0xFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_CACHEHITS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00386">386</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcfa4e82859fdc13888b5e556b4f2fcba"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CACHEHITS_CACHEHITS_SHIFT" ref="gcfa4e82859fdc13888b5e556b4f2fcba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CACHEHITS_CACHEHITS_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_CACHEHITS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00385">385</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfdc9a5cf4c8dbdda93d9ea3483f9853b"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CACHEHITS_MASK" ref="gfdc9a5cf4c8dbdda93d9ea3483f9853b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CACHEHITS_MASK&nbsp;&nbsp;&nbsp;0x000FFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for MSC_CACHEHITS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00384">384</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g34e307364dacb5dad3af0a05e4aaf36e"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CACHEHITS_RESETVALUE" ref="g34e307364dacb5dad3af0a05e4aaf36e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CACHEHITS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for MSC_CACHEHITS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00383">383</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb227168dedbbbe908a76f5624baf2976"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CACHEMISSES_CACHEMISSES_DEFAULT" ref="gb227168dedbbbe908a76f5624baf2976" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CACHEMISSES_CACHEMISSES_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_CACHEMISSES 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00395">395</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c9c7eeff45ab0ef4ecb0ec99a03ffcd"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CACHEMISSES_CACHEMISSES_MASK" ref="g3c9c7eeff45ab0ef4ecb0ec99a03ffcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CACHEMISSES_CACHEMISSES_MASK&nbsp;&nbsp;&nbsp;0xFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_CACHEMISSES 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00394">394</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3902e2603c9bb67e72e49d2a6f13fed5"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CACHEMISSES_CACHEMISSES_SHIFT" ref="g3902e2603c9bb67e72e49d2a6f13fed5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CACHEMISSES_CACHEMISSES_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_CACHEMISSES 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00393">393</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g37d719082dc9bd830f702c6b086d4bd0"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CACHEMISSES_MASK" ref="g37d719082dc9bd830f702c6b086d4bd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CACHEMISSES_MASK&nbsp;&nbsp;&nbsp;0x000FFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for MSC_CACHEMISSES 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00392">392</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g741ba790418d080a067654ec519addcd"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CACHEMISSES_RESETVALUE" ref="g741ba790418d080a067654ec519addcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CACHEMISSES_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for MSC_CACHEMISSES 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00391">391</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb0285969cc357be86e46b5d345d3960c"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CMD_INVCACHE_DEFAULT" ref="gb0285969cc357be86e46b5d345d3960c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CMD_INVCACHE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_CMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00369">369</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf59dbb7ac70d12d9458629560d61ea51"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CMD_INVCACHE_MASK" ref="gf59dbb7ac70d12d9458629560d61ea51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CMD_INVCACHE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_INVCACHE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00368">368</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g978bc2e026f3fe524fd34e269b3d7abf"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CMD_INVCACHE_SHIFT" ref="g978bc2e026f3fe524fd34e269b3d7abf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CMD_INVCACHE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_INVCACHE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00367">367</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gab2d7ed8b216f2ebe0374c54c3e298d0"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CMD_MASK" ref="gab2d7ed8b216f2ebe0374c54c3e298d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CMD_MASK&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for MSC_CMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00365">365</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7eee2499555daa56673bcdfba59b3bc1"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CMD_RESETVALUE" ref="g7eee2499555daa56673bcdfba59b3bc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CMD_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for MSC_CMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00364">364</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc3b776557f4add6b2a440d38cf450d51"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CMD_STARTPC_DEFAULT" ref="gc3b776557f4add6b2a440d38cf450d51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CMD_STARTPC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_CMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00374">374</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g54c8e0f578c3d2724eec759ce03badbc"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CMD_STARTPC_MASK" ref="g54c8e0f578c3d2724eec759ce03badbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CMD_STARTPC_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_STARTPC 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00373">373</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb16a525e3213b11db534e4f3fcd335c2"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CMD_STARTPC_SHIFT" ref="gb16a525e3213b11db534e4f3fcd335c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CMD_STARTPC_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_STARTPC 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00372">372</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g14af5d8151c937222695f166db83eccd"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CMD_STOPPC_DEFAULT" ref="g14af5d8151c937222695f166db83eccd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CMD_STOPPC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_CMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00379">379</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4202658562f8c10a5095035069c93974"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CMD_STOPPC_MASK" ref="g4202658562f8c10a5095035069c93974" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CMD_STOPPC_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_STOPPC 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00378">378</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7b651ca1abbe06ba3e333f57d9aaf2a"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CMD_STOPPC_SHIFT" ref="gd7b651ca1abbe06ba3e333f57d9aaf2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CMD_STOPPC_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_STOPPC 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00377">377</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc112dd6e258f261bc6519817711c1811"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CTRL_BUSFAULT_DEFAULT" ref="gc112dd6e258f261bc6519817711c1811" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CTRL_BUSFAULT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_CTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00075">75</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfa9d68a385fbf18f790516b73e7e4ae6"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CTRL_BUSFAULT_GENERATE" ref="gfa9d68a385fbf18f790516b73e7e4ae6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CTRL_BUSFAULT_GENERATE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GENERATE for MSC_CTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00074">74</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g70bb06e12a76f811803f31a5bbb9b27b"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CTRL_BUSFAULT_IGNORE" ref="g70bb06e12a76f811803f31a5bbb9b27b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CTRL_BUSFAULT_IGNORE&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode IGNORE for MSC_CTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00076">76</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g69d42c3d4334f7c473b559f7a069114e"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CTRL_BUSFAULT_MASK" ref="g69d42c3d4334f7c473b559f7a069114e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CTRL_BUSFAULT_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_BUSFAULT 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00073">73</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb09f0b3c069f854e0b9684a9b21b986"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CTRL_BUSFAULT_SHIFT" ref="gbb09f0b3c069f854e0b9684a9b21b986" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CTRL_BUSFAULT_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_BUSFAULT 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00072">72</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g70704b781a1b8a805b92b092bbd82be7"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CTRL_MASK" ref="g70704b781a1b8a805b92b092bbd82be7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CTRL_MASK&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for MSC_CTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00070">70</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7fbca2e6fef16f1bd96757dfe8083e06"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_CTRL_RESETVALUE" ref="g7fbca2e6fef16f1bd96757dfe8083e06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for MSC_CTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00069">69</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gdd9f591e640cb244f938922ce62eb112"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IEN_CHOF_DEFAULT" ref="gdd9f591e640cb244f938922ce62eb112" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IEN_CHOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_IEN 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00339">339</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9abee8daea07c5c492446c24cdc2086"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IEN_CHOF_MASK" ref="gb9abee8daea07c5c492446c24cdc2086" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IEN_CHOF_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_CHOF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00338">338</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7fc83868e9d2abbd5bcb61e1c34d1e1d"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IEN_CHOF_SHIFT" ref="g7fc83868e9d2abbd5bcb61e1c34d1e1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IEN_CHOF_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_CHOF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00337">337</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gad435cdc08d067f2bf86348153d58106"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IEN_CMOF_DEFAULT" ref="gad435cdc08d067f2bf86348153d58106" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IEN_CMOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_IEN 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00344">344</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf6794c61579f9874359bd85c86d0406"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IEN_CMOF_MASK" ref="gaf6794c61579f9874359bd85c86d0406" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IEN_CMOF_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_CMOF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00343">343</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d64f8ea2fe68a4b858f9f21b3ee86cf"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IEN_CMOF_SHIFT" ref="g8d64f8ea2fe68a4b858f9f21b3ee86cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IEN_CMOF_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_CMOF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00342">342</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g92f5b4997c69abdc53d311a382429e1d"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IEN_ERASE_DEFAULT" ref="g92f5b4997c69abdc53d311a382429e1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IEN_ERASE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_IEN 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00329">329</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge9133f0b15b3b11cb1d2ee5e53b364db"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IEN_ERASE_MASK" ref="ge9133f0b15b3b11cb1d2ee5e53b364db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IEN_ERASE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_ERASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00328">328</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g98d1374256b274c275035c092759bd00"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IEN_ERASE_SHIFT" ref="g98d1374256b274c275035c092759bd00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IEN_ERASE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_ERASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00327">327</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a69ea94d2c8475d1aed62b5274f2a05"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IEN_MASK" ref="g6a69ea94d2c8475d1aed62b5274f2a05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IEN_MASK&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for MSC_IEN 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00325">325</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gbd410dba0d5994e9bba2fa4c4e24e7fa"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IEN_RESETVALUE" ref="gbd410dba0d5994e9bba2fa4c4e24e7fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IEN_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for MSC_IEN 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00324">324</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g47c48d8ea488b71ef0170e176a8b43e6"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IEN_WRITE_DEFAULT" ref="g47c48d8ea488b71ef0170e176a8b43e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IEN_WRITE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_IEN 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00334">334</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g68ecb1546c4fccb0e108fcfa6184ed0a"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IEN_WRITE_MASK" ref="g68ecb1546c4fccb0e108fcfa6184ed0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IEN_WRITE_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_WRITE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00333">333</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g663a00c79f9ffa75c357462bd38451d7"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IEN_WRITE_SHIFT" ref="g663a00c79f9ffa75c357462bd38451d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IEN_WRITE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_WRITE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00332">332</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8efd9c0bed49bc10d786bb9d8bf2d6a8"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IF_CHOF_DEFAULT" ref="g8efd9c0bed49bc10d786bb9d8bf2d6a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IF_CHOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_IF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00267">267</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3ddaf064b6be8d413d55feb9cf551b16"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IF_CHOF_MASK" ref="g3ddaf064b6be8d413d55feb9cf551b16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IF_CHOF_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_CHOF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00266">266</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe9061f6894a939e9c4f64a9273bd541"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IF_CHOF_SHIFT" ref="gfe9061f6894a939e9c4f64a9273bd541" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IF_CHOF_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_CHOF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00265">265</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g59d4dfad01538cc387c2ab286a58dc7c"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IF_CMOF_DEFAULT" ref="g59d4dfad01538cc387c2ab286a58dc7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IF_CMOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_IF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00272">272</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb0c04a7cccf9c7a8612e81b2f17da1ed"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IF_CMOF_MASK" ref="gb0c04a7cccf9c7a8612e81b2f17da1ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IF_CMOF_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_CMOF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00271">271</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4956cfd1eb2a4642597b7e9507a30d3d"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IF_CMOF_SHIFT" ref="g4956cfd1eb2a4642597b7e9507a30d3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IF_CMOF_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_CMOF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00270">270</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d015157fb9ed85a4d263e1c78b9bbd5"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IF_ERASE_DEFAULT" ref="g9d015157fb9ed85a4d263e1c78b9bbd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IF_ERASE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_IF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00257">257</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g18baaccb80e12ba7ba27f88b7bb26fe0"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IF_ERASE_MASK" ref="g18baaccb80e12ba7ba27f88b7bb26fe0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IF_ERASE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_ERASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00256">256</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g978ef96e67f2fa118e621570d83136ee"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IF_ERASE_SHIFT" ref="g978ef96e67f2fa118e621570d83136ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IF_ERASE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_ERASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00255">255</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g90163c064d82a1abcba13085dcea8b01"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IF_MASK" ref="g90163c064d82a1abcba13085dcea8b01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IF_MASK&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for MSC_IF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00253">253</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g25d45384806093938616d36721cd02ec"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IF_RESETVALUE" ref="g25d45384806093938616d36721cd02ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IF_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for MSC_IF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00252">252</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g23d6a0e5d776df6a949790665678474c"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IF_WRITE_DEFAULT" ref="g23d6a0e5d776df6a949790665678474c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IF_WRITE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_IF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00262">262</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb2be12d45f24eec96437930979fb8c37"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IF_WRITE_MASK" ref="gb2be12d45f24eec96437930979fb8c37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IF_WRITE_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_WRITE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00261">261</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga5c3e189bd2bcefe5833cac2b837745f"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IF_WRITE_SHIFT" ref="ga5c3e189bd2bcefe5833cac2b837745f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IF_WRITE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_WRITE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00260">260</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcfea13ffbb431501721f0824edcce71b"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFC_CHOF_DEFAULT" ref="gcfea13ffbb431501721f0824edcce71b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFC_CHOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_IFC 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00315">315</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfb8c0584dff5bf07d7cc4d863b972e2f"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFC_CHOF_MASK" ref="gfb8c0584dff5bf07d7cc4d863b972e2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFC_CHOF_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_CHOF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00314">314</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a2cc792927cb57670117075ef041244"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFC_CHOF_SHIFT" ref="g6a2cc792927cb57670117075ef041244" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFC_CHOF_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_CHOF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00313">313</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a80fa69b1b41d908336b298b83bc52f"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFC_CMOF_DEFAULT" ref="g5a80fa69b1b41d908336b298b83bc52f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFC_CMOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_IFC 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00320">320</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g201ab28c48594f61ce0c3f1f344f7b3d"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFC_CMOF_MASK" ref="g201ab28c48594f61ce0c3f1f344f7b3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFC_CMOF_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_CMOF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00319">319</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3df98cb49ffa62281dbefb990f73efe0"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFC_CMOF_SHIFT" ref="g3df98cb49ffa62281dbefb990f73efe0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFC_CMOF_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_CMOF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00318">318</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ddd3facb076b2fd5a20cf74d5d2203b"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFC_ERASE_DEFAULT" ref="g4ddd3facb076b2fd5a20cf74d5d2203b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFC_ERASE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_IFC 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00305">305</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7cddf89e6140258c11262f8f469edad0"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFC_ERASE_MASK" ref="g7cddf89e6140258c11262f8f469edad0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFC_ERASE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_ERASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00304">304</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g911aa0d0286c253de2b12e5da0216976"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFC_ERASE_SHIFT" ref="g911aa0d0286c253de2b12e5da0216976" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFC_ERASE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_ERASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00303">303</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gebd1c559980ebf48eb76d3f39f687644"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFC_MASK" ref="gebd1c559980ebf48eb76d3f39f687644" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFC_MASK&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for MSC_IFC 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00301">301</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gbc183db5ab240019a9c517637efd7fe0"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFC_RESETVALUE" ref="gbc183db5ab240019a9c517637efd7fe0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFC_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for MSC_IFC 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00300">300</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g727c1fab61220e84b864a421a95c9178"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFC_WRITE_DEFAULT" ref="g727c1fab61220e84b864a421a95c9178" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFC_WRITE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_IFC 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00310">310</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g85d9331b583824145547b307302297de"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFC_WRITE_MASK" ref="g85d9331b583824145547b307302297de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFC_WRITE_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_WRITE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00309">309</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g809ed46de7fcc7614b5f6dfcd68b114c"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFC_WRITE_SHIFT" ref="g809ed46de7fcc7614b5f6dfcd68b114c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFC_WRITE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_WRITE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00308">308</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe27e4caae043939cfbd64960092ee5e"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFS_CHOF_DEFAULT" ref="gfe27e4caae043939cfbd64960092ee5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFS_CHOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_IFS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00291">291</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf94163725e8450f70a1592288e278a05"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFS_CHOF_MASK" ref="gf94163725e8450f70a1592288e278a05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFS_CHOF_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_CHOF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00290">290</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g01182f71ea9c615d068ef7ec1c1dc5bf"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFS_CHOF_SHIFT" ref="g01182f71ea9c615d068ef7ec1c1dc5bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFS_CHOF_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_CHOF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00289">289</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb6ea3797dfd3ac66d2ed7d0d584270ba"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFS_CMOF_DEFAULT" ref="gb6ea3797dfd3ac66d2ed7d0d584270ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFS_CMOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_IFS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00296">296</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gbdf1593dbb935152f534cb798935e5c6"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFS_CMOF_MASK" ref="gbdf1593dbb935152f534cb798935e5c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFS_CMOF_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_CMOF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00295">295</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c1e1eea87302ddbaa3eb8ceb8b1b721"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFS_CMOF_SHIFT" ref="g1c1e1eea87302ddbaa3eb8ceb8b1b721" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFS_CMOF_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_CMOF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00294">294</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g18a4a506d3ab9badb221ec87f633d8b9"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFS_ERASE_DEFAULT" ref="g18a4a506d3ab9badb221ec87f633d8b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFS_ERASE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_IFS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00281">281</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6126aee5fdcf698df1f1e3e8b6948ded"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFS_ERASE_MASK" ref="g6126aee5fdcf698df1f1e3e8b6948ded" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFS_ERASE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_ERASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00280">280</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3bd10f7eed1e990afee84e64a2108e3f"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFS_ERASE_SHIFT" ref="g3bd10f7eed1e990afee84e64a2108e3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFS_ERASE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_ERASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00279">279</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2762a128e725740726bfe38af5ce0fdb"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFS_MASK" ref="g2762a128e725740726bfe38af5ce0fdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFS_MASK&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for MSC_IFS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00277">277</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g546bf029ad5a59125c3d33a704dd52e1"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFS_RESETVALUE" ref="g546bf029ad5a59125c3d33a704dd52e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for MSC_IFS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00276">276</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf83142d654ff82796a96e4ccc692759"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFS_WRITE_DEFAULT" ref="gaf83142d654ff82796a96e4ccc692759" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFS_WRITE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_IFS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00286">286</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd9b4d994263b2bade1361f5e2265b2bc"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFS_WRITE_MASK" ref="gd9b4d994263b2bade1361f5e2265b2bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFS_WRITE_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_WRITE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00285">285</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gaae04040452fd1918f5fcc38d437851f"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_IFS_WRITE_SHIFT" ref="gaae04040452fd1918f5fcc38d437851f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_IFS_WRITE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_WRITE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00284">284</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g683026552ab0536d67b00ffe07b362ba"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_LOCK_LOCKKEY_DEFAULT" ref="g683026552ab0536d67b00ffe07b362ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_LOCK_LOCKKEY_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_LOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00352">352</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g40a21f2ee4abfe57febc52688eb7f9c7"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_LOCK_LOCKKEY_LOCK" ref="g40a21f2ee4abfe57febc52688eb7f9c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_LOCK_LOCKKEY_LOCK&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOCK for MSC_LOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00353">353</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4c7bdda1b16ba4c602ebc2936d18ab7f"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_LOCK_LOCKKEY_LOCKED" ref="g4c7bdda1b16ba4c602ebc2936d18ab7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_LOCK_LOCKKEY_LOCKED&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOCKED for MSC_LOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00355">355</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a023180181713ddeafe245da5bd8620"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_LOCK_LOCKKEY_MASK" ref="g4a023180181713ddeafe245da5bd8620" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_LOCK_LOCKKEY_MASK&nbsp;&nbsp;&nbsp;0xFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_LOCKKEY 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00351">351</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8c4e716cafafcadf53facb5b4a481f59"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_LOCK_LOCKKEY_SHIFT" ref="g8c4e716cafafcadf53facb5b4a481f59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_LOCK_LOCKKEY_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_LOCKKEY 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00350">350</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ed7aba4e17fc597328ece2a7c1fd458"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_LOCK_LOCKKEY_UNLOCK" ref="g5ed7aba4e17fc597328ece2a7c1fd458" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_LOCK_LOCKKEY_UNLOCK&nbsp;&nbsp;&nbsp;0x00001B71UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode UNLOCK for MSC_LOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00356">356</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g62c853df509ea076848a5b97d376c9b9"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_LOCK_LOCKKEY_UNLOCKED" ref="g62c853df509ea076848a5b97d376c9b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_LOCK_LOCKKEY_UNLOCKED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode UNLOCKED for MSC_LOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00354">354</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c4aa8decb6d9adc513988968c8e5c5a"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_LOCK_MASK" ref="g1c4aa8decb6d9adc513988968c8e5c5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_LOCK_MASK&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for MSC_LOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00349">349</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc1a6d0e003d4b88ba99cebe47383ac9c"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_LOCK_RESETVALUE" ref="gc1a6d0e003d4b88ba99cebe47383ac9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_LOCK_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for MSC_LOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00348">348</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb2e9b106a062a2aa328ceda3c537a95d"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_MASSLOCK_LOCKKEY_DEFAULT" ref="gb2e9b106a062a2aa328ceda3c537a95d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_MASSLOCK_LOCKKEY_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_MASSLOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00422">422</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g39715172236b944dbf0ad7dd42531141"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_MASSLOCK_LOCKKEY_LOCK" ref="g39715172236b944dbf0ad7dd42531141" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_MASSLOCK_LOCKKEY_LOCK&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOCK for MSC_MASSLOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00420">420</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g628885fa78f16bdab3b481f05f369e95"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_MASSLOCK_LOCKKEY_LOCKED" ref="g628885fa78f16bdab3b481f05f369e95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_MASSLOCK_LOCKKEY_LOCKED&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOCKED for MSC_MASSLOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00423">423</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ed3791bf1e240d6eb145e4e6179408d"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_MASSLOCK_LOCKKEY_MASK" ref="g4ed3791bf1e240d6eb145e4e6179408d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_MASSLOCK_LOCKKEY_MASK&nbsp;&nbsp;&nbsp;0xFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_LOCKKEY 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00419">419</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gea694e9d211ad60b024880091bcb41a3"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_MASSLOCK_LOCKKEY_SHIFT" ref="gea694e9d211ad60b024880091bcb41a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_MASSLOCK_LOCKKEY_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_LOCKKEY 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00418">418</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g42696a172e32dfa1f96df223f073f5aa"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_MASSLOCK_LOCKKEY_UNLOCK" ref="g42696a172e32dfa1f96df223f073f5aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_MASSLOCK_LOCKKEY_UNLOCK&nbsp;&nbsp;&nbsp;0x0000631AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode UNLOCK for MSC_MASSLOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00424">424</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g891a351d56f0ac18758c1c6cefa00307"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_MASSLOCK_LOCKKEY_UNLOCKED" ref="g891a351d56f0ac18758c1c6cefa00307" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_MASSLOCK_LOCKKEY_UNLOCKED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode UNLOCKED for MSC_MASSLOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00421">421</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g37fe4484a4d3216d0d94041cc6d884ac"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_MASSLOCK_MASK" ref="g37fe4484a4d3216d0d94041cc6d884ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_MASSLOCK_MASK&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for MSC_MASSLOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00417">417</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge8d346fb7a1c371de4ccd4e592a88f6b"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_MASSLOCK_RESETVALUE" ref="ge8d346fb7a1c371de4ccd4e592a88f6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_MASSLOCK_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for MSC_MASSLOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00416">416</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ab1d806fa8161741f4e4689a7b4197e"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_AIDIS_DEFAULT" ref="g5ab1d806fa8161741f4e4689a7b4197e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_AIDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00108">108</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g465b572b13471725b93e7667aa9e9b4f"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_AIDIS_MASK" ref="g465b572b13471725b93e7667aa9e9b4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_AIDIS_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_AIDIS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00107">107</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g29d6cad564d086be3674f7b7419b10c4"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_AIDIS_SHIFT" ref="g29d6cad564d086be3674f7b7419b10c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_AIDIS_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_AIDIS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00106">106</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g472d112b4b94ea991c01baeeb46ad2f2"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_BUSSTRATEGY_CPU" ref="g472d112b4b94ea991c01baeeb46ad2f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_BUSSTRATEGY_CPU&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode CPU for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00128">128</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g67041b7b90dddd35ea68d8bd338c2b25"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_BUSSTRATEGY_DEFAULT" ref="g67041b7b90dddd35ea68d8bd338c2b25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_BUSSTRATEGY_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00127">127</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge3faac4ad3fdec9cd3f6df48930ef326"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_BUSSTRATEGY_DMA" ref="ge3faac4ad3fdec9cd3f6df48930ef326" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_BUSSTRATEGY_DMA&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DMA for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00129">129</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6aaa18ced6f7008e8f1ec9c7f50a869d"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_BUSSTRATEGY_DMAEM1" ref="g6aaa18ced6f7008e8f1ec9c7f50a869d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_BUSSTRATEGY_DMAEM1&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DMAEM1 for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00130">130</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd1ca792e9ba32bf19583908adb0c4553"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_BUSSTRATEGY_MASK" ref="gd1ca792e9ba32bf19583908adb0c4553" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_BUSSTRATEGY_MASK&nbsp;&nbsp;&nbsp;0x30000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_BUSSTRATEGY 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00126">126</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga14785704f4d0654525b44dfbeef86be"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_BUSSTRATEGY_NONE" ref="ga14785704f4d0654525b44dfbeef86be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_BUSSTRATEGY_NONE&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NONE for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00131">131</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4c4c6855ea077f07f57f6795a50a7164"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_BUSSTRATEGY_SHIFT" ref="g4c4c6855ea077f07f57f6795a50a7164" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_BUSSTRATEGY_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_BUSSTRATEGY 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00125">125</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge6ff991c607c75d1ce60552a3f7ee6a5"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_EBICDIS_DEFAULT" ref="ge6ff991c607c75d1ce60552a3f7ee6a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_EBICDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00118">118</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ff26378738bec2792d656ab664a1bd6"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_EBICDIS_MASK" ref="g7ff26378738bec2792d656ab664a1bd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_EBICDIS_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_EBICDIS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00117">117</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ae5446fa954b5063b080cca0676e560"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_EBICDIS_SHIFT" ref="g5ae5446fa954b5063b080cca0676e560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_EBICDIS_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_EBICDIS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00116">116</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc46b53939e44c9b6689420f75b3eefbe"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_ICCDIS_DEFAULT" ref="gc46b53939e44c9b6689420f75b3eefbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_ICCDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00113">113</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6cfb2a0ba8d674278679ccf7e367785"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_ICCDIS_MASK" ref="gd6cfb2a0ba8d674278679ccf7e367785" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_ICCDIS_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_ICCDIS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00112">112</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g087764173ce98c31d31bdf8e4d3890ab"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_ICCDIS_SHIFT" ref="g087764173ce98c31d31bdf8e4d3890ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_ICCDIS_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_ICCDIS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00111">111</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e0cd27f73936f8ec144e939431ea78b"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_IFCDIS_DEFAULT" ref="g4e0cd27f73936f8ec144e939431ea78b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_IFCDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00103">103</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3fc4b7a2774609e0232cab5e8cd240f8"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_IFCDIS_MASK" ref="g3fc4b7a2774609e0232cab5e8cd240f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_IFCDIS_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_IFCDIS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00102">102</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd959de12c210641741debfa1275c6a95"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_IFCDIS_SHIFT" ref="gd959de12c210641741debfa1275c6a95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_IFCDIS_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_IFCDIS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00101">101</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d6534f3d90663fe72f3bdf0a28f5fda"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_MASK" ref="g8d6534f3d90663fe72f3bdf0a28f5fda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_MASK&nbsp;&nbsp;&nbsp;0x000300FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00083">83</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc8131b4a4c1b7f78fcede13b42cb08f0"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_MODE_DEFAULT" ref="gc8131b4a4c1b7f78fcede13b42cb08f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_MODE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00087">87</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g413e413dc248974965c914a8615f99ec"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_MODE_MASK" ref="g413e413dc248974965c914a8615f99ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_MODE_MASK&nbsp;&nbsp;&nbsp;0x7UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_MODE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00085">85</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5bf8d22f5ae9028cab73ee5f9dbff4f8"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_MODE_SHIFT" ref="g5bf8d22f5ae9028cab73ee5f9dbff4f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_MODE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_MODE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00084">84</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g33a37894de8ef4afa1a0572b59006870"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_MODE_WS0" ref="g33a37894de8ef4afa1a0572b59006870" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_MODE_WS0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WS0 for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00086">86</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g19dfed62d79500e25b985335efab54fb"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_MODE_WS0SCBTP" ref="g19dfed62d79500e25b985335efab54fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_MODE_WS0SCBTP&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WS0SCBTP for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00089">89</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g56aeefb99317e4a6e43b4b332b095fda"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_MODE_WS1" ref="g56aeefb99317e4a6e43b4b332b095fda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_MODE_WS1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WS1 for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00088">88</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf8eb83df5c3d12d7923233d9aeef4e5f"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_MODE_WS1SCBTP" ref="gf8eb83df5c3d12d7923233d9aeef4e5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_MODE_WS1SCBTP&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WS1SCBTP for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00090">90</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge29eb4dd3ed73681d3ba5db5d5facd11"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_MODE_WS2" ref="ge29eb4dd3ed73681d3ba5db5d5facd11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_MODE_WS2&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WS2 for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00091">91</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc90c1d39b6bffc87fad4c009a2a067d0"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_MODE_WS2SCBTP" ref="gc90c1d39b6bffc87fad4c009a2a067d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_MODE_WS2SCBTP&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WS2SCBTP for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00092">92</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1537c5a9c22eb07240319993457fa2cf"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_RAMCEN_DEFAULT" ref="g1537c5a9c22eb07240319993457fa2cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_RAMCEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00123">123</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge8e4539129d1b9c147e49975a392e29d"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_RAMCEN_MASK" ref="ge8e4539129d1b9c147e49975a392e29d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_RAMCEN_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_RAMCEN 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00122">122</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf4da460722620306f31a2080c403ced9"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_RAMCEN_SHIFT" ref="gf4da460722620306f31a2080c403ced9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_RAMCEN_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_RAMCEN 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00121">121</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf58b92d17b395f4665d908e2abb63552"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_READCTRL_RESETVALUE" ref="gf58b92d17b395f4665d908e2abb63552" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_READCTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00082">82</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc9d93182f2795c6cd6167c2ca8eb0d7a"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_BUSY_DEFAULT" ref="gc9d93182f2795c6cd6167c2ca8eb0d7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_BUSY_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_STATUS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00218">218</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6dee17a1a469f9164f623b481fe36212"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_BUSY_MASK" ref="g6dee17a1a469f9164f623b481fe36212" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_BUSY_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_BUSY 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00217">217</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4743ce84323ba963e1774e2252291598"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_BUSY_SHIFT" ref="g4743ce84323ba963e1774e2252291598" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_BUSY_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_BUSY 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00216">216</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0c0d6b2d455ba9b6e7e1576f56561556"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_ERASEABORTED_DEFAULT" ref="g0c0d6b2d455ba9b6e7e1576f56561556" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_ERASEABORTED_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_STATUS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00243">243</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8a21dd18eaac44f852705641b0e40e1"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_ERASEABORTED_MASK" ref="gd8a21dd18eaac44f852705641b0e40e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_ERASEABORTED_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_ERASEABORTED 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00242">242</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g30751549aae733b5c95319fbdddfbabf"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_ERASEABORTED_SHIFT" ref="g30751549aae733b5c95319fbdddfbabf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_ERASEABORTED_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_ERASEABORTED 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00241">241</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4aa9d67bc8d75908494f531a5b9bf5a5"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_INVADDR_DEFAULT" ref="g4aa9d67bc8d75908494f531a5b9bf5a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_INVADDR_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_STATUS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00228">228</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd74c4579651ae9c36ddb9a4affe81afe"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_INVADDR_MASK" ref="gd74c4579651ae9c36ddb9a4affe81afe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_INVADDR_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_INVADDR 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00227">227</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a56df6fef565f66d90f390384984888"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_INVADDR_SHIFT" ref="g6a56df6fef565f66d90f390384984888" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_INVADDR_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_INVADDR 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00226">226</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g11a31b9a1fe3aaabb18fbc852de0a141"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_LOCKED_DEFAULT" ref="g11a31b9a1fe3aaabb18fbc852de0a141" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_LOCKED_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_STATUS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00223">223</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g15798a3aa8b3ca5d0c419f40f5ea59fe"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_LOCKED_MASK" ref="g15798a3aa8b3ca5d0c419f40f5ea59fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_LOCKED_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_LOCKED 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00222">222</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c3016405e5b1cbaf2877138bf177b1e"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_LOCKED_SHIFT" ref="g3c3016405e5b1cbaf2877138bf177b1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_LOCKED_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_LOCKED 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00221">221</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf073cba7e315ec95f7c654300f15065"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_MASK" ref="gcf073cba7e315ec95f7c654300f15065" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_MASK&nbsp;&nbsp;&nbsp;0x0000007FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for MSC_STATUS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00214">214</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8f68b991ec2c09d68d920dd6329c412c"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_PCRUNNING_DEFAULT" ref="g8f68b991ec2c09d68d920dd6329c412c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_PCRUNNING_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_STATUS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00248">248</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g21979eabf50d3a84848d5b46e24fbc95"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_PCRUNNING_MASK" ref="g21979eabf50d3a84848d5b46e24fbc95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_PCRUNNING_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_PCRUNNING 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00247">247</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc01d5c78416c393f4f4f6bfc2240bb1b"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_PCRUNNING_SHIFT" ref="gc01d5c78416c393f4f4f6bfc2240bb1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_PCRUNNING_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_PCRUNNING 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00246">246</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfec452e4035841ab35ac36c3fe44468c"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_RESETVALUE" ref="gfec452e4035841ab35ac36c3fe44468c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for MSC_STATUS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00213">213</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9325a3311644f64b07603983dde2f41f"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_WDATAREADY_DEFAULT" ref="g9325a3311644f64b07603983dde2f41f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_WDATAREADY_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_STATUS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00233">233</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f70cc4f41a0fc618a2240d817eb68b5"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_WDATAREADY_MASK" ref="g5f70cc4f41a0fc618a2240d817eb68b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_WDATAREADY_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_WDATAREADY 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00232">232</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4453fcdd1e17de9031a903919aab2739"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_WDATAREADY_SHIFT" ref="g4453fcdd1e17de9031a903919aab2739" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_WDATAREADY_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_WDATAREADY 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00231">231</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g17e1236fa9204166491e284d9cf2f3c8"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_WORDTIMEOUT_DEFAULT" ref="g17e1236fa9204166491e284d9cf2f3c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_WORDTIMEOUT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_STATUS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00238">238</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc9bc0a34265202cdee18f110197f2186"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_WORDTIMEOUT_MASK" ref="gc9bc0a34265202cdee18f110197f2186" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_WORDTIMEOUT_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_WORDTIMEOUT 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00237">237</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0a7d0ff6aab03dcb1656c3a5c95efce0"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_STATUS_WORDTIMEOUT_SHIFT" ref="g0a7d0ff6aab03dcb1656c3a5c95efce0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_STATUS_WORDTIMEOUT_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_WORDTIMEOUT 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00236">236</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2cfd0cf4db770d243103bc81618dd115"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_TIMEBASE_BASE_DEFAULT" ref="g2cfd0cf4db770d243103bc81618dd115" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_TIMEBASE_BASE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000010UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_TIMEBASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00403">403</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gac1baab692051f6bffcf6a45e32106e1"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_TIMEBASE_BASE_MASK" ref="gac1baab692051f6bffcf6a45e32106e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_TIMEBASE_BASE_MASK&nbsp;&nbsp;&nbsp;0x3FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_BASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00402">402</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9154963d8fd53cab71f93e7a9db4d355"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_TIMEBASE_BASE_SHIFT" ref="g9154963d8fd53cab71f93e7a9db4d355" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_TIMEBASE_BASE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_BASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00401">401</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8de66fb1af8a07df680450af70d7a080"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_TIMEBASE_MASK" ref="g8de66fb1af8a07df680450af70d7a080" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_TIMEBASE_MASK&nbsp;&nbsp;&nbsp;0x0001003FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for MSC_TIMEBASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00400">400</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb62f4c8ef55e1cabe00d53b066d83614"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_TIMEBASE_PERIOD_1US" ref="gb62f4c8ef55e1cabe00d53b066d83614" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_TIMEBASE_PERIOD_1US&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode 1US for MSC_TIMEBASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00409">409</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g15337342d19bad034d29870059b44a84"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_TIMEBASE_PERIOD_5US" ref="g15337342d19bad034d29870059b44a84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_TIMEBASE_PERIOD_5US&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode 5US for MSC_TIMEBASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00410">410</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3131f143ba29375204950a0202395c3b"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_TIMEBASE_PERIOD_DEFAULT" ref="g3131f143ba29375204950a0202395c3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_TIMEBASE_PERIOD_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_TIMEBASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00408">408</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a821e3ecaba46c905ac3fb8a915358e"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_TIMEBASE_PERIOD_MASK" ref="g3a821e3ecaba46c905ac3fb8a915358e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_TIMEBASE_PERIOD_MASK&nbsp;&nbsp;&nbsp;0x10000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_PERIOD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00407">407</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g03d119cc5bf954081f74eb464f1c3568"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_TIMEBASE_PERIOD_SHIFT" ref="g03d119cc5bf954081f74eb464f1c3568" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_TIMEBASE_PERIOD_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_PERIOD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00406">406</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g45f6e5b5460c58606a9aeac1b9a3d3c3"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_TIMEBASE_RESETVALUE" ref="g45f6e5b5460c58606a9aeac1b9a3d3c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_TIMEBASE_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000010UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for MSC_TIMEBASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00399">399</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8767740d43e13e1355633a24894c47fc"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WDATA_MASK" ref="g8767740d43e13e1355633a24894c47fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WDATA_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for MSC_WDATA 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00206">206</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc9f48adb2d9c9d1958a73633f23bb0ce"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WDATA_RESETVALUE" ref="gc9f48adb2d9c9d1958a73633f23bb0ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WDATA_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for MSC_WDATA 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00205">205</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb1ad484ca32fb57e608ec5b781f657e3"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WDATA_WDATA_DEFAULT" ref="gb1ad484ca32fb57e608ec5b781f657e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WDATA_WDATA_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_WDATA 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00209">209</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd1af7506b3c344aced5fcfec7061917"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WDATA_WDATA_MASK" ref="gfd1af7506b3c344aced5fcfec7061917" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WDATA_WDATA_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_WDATA 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00208">208</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c62636c4cde2fe774bf27949ea87bf0"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WDATA_WDATA_SHIFT" ref="g7c62636c4cde2fe774bf27949ea87bf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WDATA_WDATA_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_WDATA 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00207">207</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g448c7a9fc8edd178d3cafb3298491afd"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_CLEARWDATA_DEFAULT" ref="g448c7a9fc8edd178d3cafb3298491afd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_CLEARWDATA_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_WRITECMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00193">193</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g76f36314211a78c9bfe9b5ea5c4ab4c3"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_CLEARWDATA_MASK" ref="g76f36314211a78c9bfe9b5ea5c4ab4c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_CLEARWDATA_MASK&nbsp;&nbsp;&nbsp;0x1000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_CLEARWDATA 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00192">192</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gda63a1408c2e89aa84fc2e57c9ac3fac"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_CLEARWDATA_SHIFT" ref="gda63a1408c2e89aa84fc2e57c9ac3fac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_CLEARWDATA_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_CLEARWDATA 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00191">191</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5bae06e7db90cb95b0d9d4de3f2dfac0"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_ERASEABORT_DEFAULT" ref="g5bae06e7db90cb95b0d9d4de3f2dfac0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_ERASEABORT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_WRITECMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00183">183</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1b380c04cbd966b7e3345a022143972a"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_ERASEABORT_MASK" ref="g1b380c04cbd966b7e3345a022143972a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_ERASEABORT_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_ERASEABORT 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00182">182</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g48f074c7f2fa75eb8254f524134a166c"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_ERASEABORT_SHIFT" ref="g48f074c7f2fa75eb8254f524134a166c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_ERASEABORT_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_ERASEABORT 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00181">181</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfa39af15376b5b77919bdc989044ad7c"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_ERASEMAIN0_DEFAULT" ref="gfa39af15376b5b77919bdc989044ad7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_ERASEMAIN0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_WRITECMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00188">188</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2795cc4f6ff88ab0bd75c45a08952044"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_ERASEMAIN0_MASK" ref="g2795cc4f6ff88ab0bd75c45a08952044" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_ERASEMAIN0_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_ERASEMAIN0 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00187">187</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gda7e28430482d2b60ede94f53ca3cfb5"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_ERASEMAIN0_SHIFT" ref="gda7e28430482d2b60ede94f53ca3cfb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_ERASEMAIN0_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_ERASEMAIN0 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00186">186</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge50651af0f9cf1607e8ae4712ebabb2f"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_ERASEPAGE_DEFAULT" ref="ge50651af0f9cf1607e8ae4712ebabb2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_ERASEPAGE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_WRITECMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00163">163</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6835529dfee9e37442c30113571c6c0c"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_ERASEPAGE_MASK" ref="g6835529dfee9e37442c30113571c6c0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_ERASEPAGE_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_ERASEPAGE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00162">162</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g81d05e9f9c512018c92cabc1959bf32f"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_ERASEPAGE_SHIFT" ref="g81d05e9f9c512018c92cabc1959bf32f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_ERASEPAGE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_ERASEPAGE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00161">161</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e31289e1507798424087e6d1d7b5afe"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_LADDRIM_DEFAULT" ref="g8e31289e1507798424087e6d1d7b5afe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_LADDRIM_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_WRITECMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00158">158</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8cfb5519e9a8662c66a1bf81da35e2f8"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_LADDRIM_MASK" ref="g8cfb5519e9a8662c66a1bf81da35e2f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_LADDRIM_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_LADDRIM 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00157">157</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6de3d74cc0c083c8da7810a8b6d0ba8a"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_LADDRIM_SHIFT" ref="g6de3d74cc0c083c8da7810a8b6d0ba8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_LADDRIM_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_LADDRIM 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00156">156</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb0e0ea35216d8412b360fdd4b1421a0a"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_MASK" ref="gb0e0ea35216d8412b360fdd4b1421a0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_MASK&nbsp;&nbsp;&nbsp;0x0000113FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for MSC_WRITECMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00154">154</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfee28ba7cf0667f1470319eaf387ae3d"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_RESETVALUE" ref="gfee28ba7cf0667f1470319eaf387ae3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for MSC_WRITECMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00153">153</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g28d882919e1e2e355193b7fd2a456f6a"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_WRITEEND_DEFAULT" ref="g28d882919e1e2e355193b7fd2a456f6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_WRITEEND_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_WRITECMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00168">168</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g44d39c6f0939d3ed011d6ef326da09fa"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_WRITEEND_MASK" ref="g44d39c6f0939d3ed011d6ef326da09fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_WRITEEND_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_WRITEEND 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00167">167</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c17b2b7da90d82385478ad447af11d5"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_WRITEEND_SHIFT" ref="g1c17b2b7da90d82385478ad447af11d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_WRITEEND_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_WRITEEND 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00166">166</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g76b711d4f24d30561c2cc9a56e285a86"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_WRITEONCE_DEFAULT" ref="g76b711d4f24d30561c2cc9a56e285a86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_WRITEONCE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_WRITECMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00173">173</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g45f940156509de86b6da123c1381e61b"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_WRITEONCE_MASK" ref="g45f940156509de86b6da123c1381e61b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_WRITEONCE_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_WRITEONCE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00172">172</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7dc4e1ae0a5d111c283138bada17b783"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_WRITEONCE_SHIFT" ref="g7dc4e1ae0a5d111c283138bada17b783" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_WRITEONCE_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_WRITEONCE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00171">171</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1578dee889eb7cf1f27d18c9141a5cd0"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_WRITETRIG_DEFAULT" ref="g1578dee889eb7cf1f27d18c9141a5cd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_WRITETRIG_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_WRITECMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00178">178</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g922be698aeb2398bada8b750b38e3d8d"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_WRITETRIG_MASK" ref="g922be698aeb2398bada8b750b38e3d8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_WRITETRIG_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_WRITETRIG 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00177">177</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge781d569338bdfee9db7aed559855e2e"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECMD_WRITETRIG_SHIFT" ref="ge781d569338bdfee9db7aed559855e2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECMD_WRITETRIG_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_WRITETRIG 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00176">176</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2acc276ccc046fa65967087c9e5ff53a"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECTRL_IRQERASEABORT_DEFAULT" ref="g2acc276ccc046fa65967087c9e5ff53a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECTRL_IRQERASEABORT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_WRITECTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00149">149</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g94916802215dcc314e1021fc2585126f"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECTRL_IRQERASEABORT_MASK" ref="g94916802215dcc314e1021fc2585126f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECTRL_IRQERASEABORT_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_IRQERASEABORT 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00148">148</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g47ccc0f1a2d8541f22d58852791dfb44"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECTRL_IRQERASEABORT_SHIFT" ref="g47ccc0f1a2d8541f22d58852791dfb44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECTRL_IRQERASEABORT_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_IRQERASEABORT 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00147">147</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g787cee63511bae4042d8662bff837c03"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECTRL_MASK" ref="g787cee63511bae4042d8662bff837c03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECTRL_MASK&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for MSC_WRITECTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00140">140</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga6a0e8e1e2b51aec93a9e3da7790f4dd"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECTRL_RESETVALUE" ref="ga6a0e8e1e2b51aec93a9e3da7790f4dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for MSC_WRITECTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00139">139</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf809f44b19fe559b48a9d2c412689b3b"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECTRL_WREN_DEFAULT" ref="gf809f44b19fe559b48a9d2c412689b3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECTRL_WREN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for MSC_WRITECTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00144">144</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4c5149b469b3129cd31b577c6ef1e9c7"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECTRL_WREN_MASK" ref="g4c5149b469b3129cd31b577c6ef1e9c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECTRL_WREN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for MSC_WREN 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00143">143</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4fcc960a8268a94f110533ac4e91354e"></a><!-- doxytag: member="efm32wg_msc.h::_MSC_WRITECTRL_WREN_SHIFT" ref="g4fcc960a8268a94f110533ac4e91354e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _MSC_WRITECTRL_WREN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for MSC_WREN 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00142">142</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1304b7f33be354a5bd8858f96af98ed6"></a><!-- doxytag: member="efm32wg_msc.h::MSC_ADDRB_ADDRB_DEFAULT" ref="g1304b7f33be354a5bd8858f96af98ed6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_ADDRB_ADDRB_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_ADDRB_ADDRB_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_ADDRB 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00202">202</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gdfec8a8ec2bb38f4f19cdc1f3adcc7e4"></a><!-- doxytag: member="efm32wg_msc.h::MSC_CACHEHITS_CACHEHITS_DEFAULT" ref="gdfec8a8ec2bb38f4f19cdc1f3adcc7e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_CACHEHITS_CACHEHITS_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_CACHEHITS_CACHEHITS_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_CACHEHITS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00388">388</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf73783e65132ccba4231eafdfd9554d1"></a><!-- doxytag: member="efm32wg_msc.h::MSC_CACHEMISSES_CACHEMISSES_DEFAULT" ref="gf73783e65132ccba4231eafdfd9554d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_CACHEMISSES_CACHEMISSES_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_CACHEMISSES_CACHEMISSES_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_CACHEMISSES 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00396">396</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4601bad2414609f65fb9f0c8dc46dc34"></a><!-- doxytag: member="efm32wg_msc.h::MSC_CMD_INVCACHE" ref="g4601bad2414609f65fb9f0c8dc46dc34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_CMD_INVCACHE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Invalidate Instruction Cache 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00366">366</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1feb26a340435659b15b4beecdfe2ff2"></a><!-- doxytag: member="efm32wg_msc.h::MSC_CMD_INVCACHE_DEFAULT" ref="g1feb26a340435659b15b4beecdfe2ff2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_CMD_INVCACHE_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_CMD_INVCACHE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_CMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00370">370</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gdddc83d27039fbc09e6f89f61b4719d6"></a><!-- doxytag: member="efm32wg_msc.h::MSC_CMD_STARTPC" ref="gdddc83d27039fbc09e6f89f61b4719d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_CMD_STARTPC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start Performance Counters 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00371">371</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g552270e18aad8d6ab52c0bdbd2af6472"></a><!-- doxytag: member="efm32wg_msc.h::MSC_CMD_STARTPC_DEFAULT" ref="g552270e18aad8d6ab52c0bdbd2af6472" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_CMD_STARTPC_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_CMD_STARTPC_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_CMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00375">375</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc562c4f999da60b2b9e8c81b51d0e53e"></a><!-- doxytag: member="efm32wg_msc.h::MSC_CMD_STOPPC" ref="gc562c4f999da60b2b9e8c81b51d0e53e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_CMD_STOPPC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Stop Performance Counters 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00376">376</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge4f1a9dc80b8f44228e5bee89602fbaa"></a><!-- doxytag: member="efm32wg_msc.h::MSC_CMD_STOPPC_DEFAULT" ref="ge4f1a9dc80b8f44228e5bee89602fbaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_CMD_STOPPC_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_CMD_STOPPC_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_CMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00380">380</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g028a0019ba676a8d089c9b984e59aa3f"></a><!-- doxytag: member="efm32wg_msc.h::MSC_CTRL_BUSFAULT" ref="g028a0019ba676a8d089c9b984e59aa3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_CTRL_BUSFAULT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bus Fault Response Enable 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00071">71</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g244ee0151f8b0c2f8e40d9d8fd77a934"></a><!-- doxytag: member="efm32wg_msc.h::MSC_CTRL_BUSFAULT_DEFAULT" ref="g244ee0151f8b0c2f8e40d9d8fd77a934" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_CTRL_BUSFAULT_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_CTRL_BUSFAULT_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_CTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00078">78</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6dec0016b365219099a25bcb6f5d6372"></a><!-- doxytag: member="efm32wg_msc.h::MSC_CTRL_BUSFAULT_GENERATE" ref="g6dec0016b365219099a25bcb6f5d6372" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_CTRL_BUSFAULT_GENERATE&nbsp;&nbsp;&nbsp;(_MSC_CTRL_BUSFAULT_GENERATE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GENERATE for MSC_CTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00077">77</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a31a7b95cb91560926acc473cfe3c28"></a><!-- doxytag: member="efm32wg_msc.h::MSC_CTRL_BUSFAULT_IGNORE" ref="g5a31a7b95cb91560926acc473cfe3c28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_CTRL_BUSFAULT_IGNORE&nbsp;&nbsp;&nbsp;(_MSC_CTRL_BUSFAULT_IGNORE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode IGNORE for MSC_CTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00079">79</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0bf32059b849b9740889f27ac99f1ad1"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IEN_CHOF" ref="g0bf32059b849b9740889f27ac99f1ad1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IEN_CHOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Cache Hits Overflow Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00336">336</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5e1a019646cb116e1f53bce3980cea01"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IEN_CHOF_DEFAULT" ref="g5e1a019646cb116e1f53bce3980cea01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IEN_CHOF_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_IEN_CHOF_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_IEN 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00340">340</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g436f790f333674532adef2cda65e9d8f"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IEN_CMOF" ref="g436f790f333674532adef2cda65e9d8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IEN_CMOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Cache Misses Overflow Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00341">341</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gac03abc195c59574a9a46ca73923178a"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IEN_CMOF_DEFAULT" ref="gac03abc195c59574a9a46ca73923178a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IEN_CMOF_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_IEN_CMOF_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_IEN 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00345">345</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7faf911a282baa1ee740114aad74b2d9"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IEN_ERASE" ref="g7faf911a282baa1ee740114aad74b2d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IEN_ERASE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Erase Done Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00326">326</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc14964b9d768465e1a9c83757904362"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IEN_ERASE_DEFAULT" ref="gdc14964b9d768465e1a9c83757904362" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IEN_ERASE_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_IEN_ERASE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_IEN 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00330">330</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g594166f04fa32337e7aadd27fbc3e618"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IEN_WRITE" ref="g594166f04fa32337e7aadd27fbc3e618" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IEN_WRITE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write Done Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00331">331</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2db92f8e68feb1915aea12b9b3453d4c"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IEN_WRITE_DEFAULT" ref="g2db92f8e68feb1915aea12b9b3453d4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IEN_WRITE_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_IEN_WRITE_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_IEN 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00335">335</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gefcee8d8ff92f3f21a15a67a4a710d36"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IF_CHOF" ref="gefcee8d8ff92f3f21a15a67a4a710d36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IF_CHOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Cache Hits Overflow Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00264">264</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e2c70d425b419f9612c32c1b7731e41"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IF_CHOF_DEFAULT" ref="g6e2c70d425b419f9612c32c1b7731e41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IF_CHOF_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_IF_CHOF_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_IF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00268">268</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4399b8db70c4bc730a0117393653f97e"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IF_CMOF" ref="g4399b8db70c4bc730a0117393653f97e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IF_CMOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Cache Misses Overflow Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00269">269</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g248d422dad8194a717b2dc6be62a445c"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IF_CMOF_DEFAULT" ref="g248d422dad8194a717b2dc6be62a445c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IF_CMOF_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_IF_CMOF_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_IF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00273">273</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e40cfe0aac4a426c8d3e77e80f7c7c0"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IF_ERASE" ref="g6e40cfe0aac4a426c8d3e77e80f7c7c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IF_ERASE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Erase Done Interrupt Read Flag 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00254">254</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga009b46818eb5241182457b55701ab68"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IF_ERASE_DEFAULT" ref="ga009b46818eb5241182457b55701ab68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IF_ERASE_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_IF_ERASE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_IF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00258">258</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g227896911a07d4de1b00905ece6d4841"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IF_WRITE" ref="g227896911a07d4de1b00905ece6d4841" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IF_WRITE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write Done Interrupt Read Flag 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00259">259</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfc7da0685bb5b43e4b72a485ace2fc9a"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IF_WRITE_DEFAULT" ref="gfc7da0685bb5b43e4b72a485ace2fc9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IF_WRITE_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_IF_WRITE_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_IF 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00263">263</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge35db966a2077ff2d5dcf25bda68273b"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IFC_CHOF" ref="ge35db966a2077ff2d5dcf25bda68273b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IFC_CHOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Cache Hits Overflow Interrupt Clear 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00312">312</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga857fdfc9ed5658ef1ad277cb7c56e93"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IFC_CHOF_DEFAULT" ref="ga857fdfc9ed5658ef1ad277cb7c56e93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IFC_CHOF_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_IFC_CHOF_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_IFC 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00316">316</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge2eb36592ef776bf3878dd7506a3bb0b"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IFC_CMOF" ref="ge2eb36592ef776bf3878dd7506a3bb0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IFC_CMOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Cache Misses Overflow Interrupt Clear 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00317">317</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g72bc6f035f5bd3b0452fd510caa02d65"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IFC_CMOF_DEFAULT" ref="g72bc6f035f5bd3b0452fd510caa02d65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IFC_CMOF_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_IFC_CMOF_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_IFC 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00321">321</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g396a602616441f2b903cf794502f66d8"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IFC_ERASE" ref="g396a602616441f2b903cf794502f66d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IFC_ERASE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Erase Done Interrupt Clear 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00302">302</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a48e530be25816f117371190f430da9"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IFC_ERASE_DEFAULT" ref="g4a48e530be25816f117371190f430da9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IFC_ERASE_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_IFC_ERASE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_IFC 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00306">306</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g286b8de09db4f246eeb36d398002550b"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IFC_WRITE" ref="g286b8de09db4f246eeb36d398002550b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IFC_WRITE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write Done Interrupt Clear 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00307">307</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5d8478adc4a0e5bae42a4b6cca63249"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IFC_WRITE_DEFAULT" ref="gb5d8478adc4a0e5bae42a4b6cca63249" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IFC_WRITE_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_IFC_WRITE_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_IFC 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00311">311</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb58566cfccbd0f8941fdc6fef3922d6"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IFS_CHOF" ref="gbb58566cfccbd0f8941fdc6fef3922d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IFS_CHOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Cache Hits Overflow Interrupt Set 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00288">288</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ged41ccb844e259f666dd7edc5bd78a32"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IFS_CHOF_DEFAULT" ref="ged41ccb844e259f666dd7edc5bd78a32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IFS_CHOF_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_IFS_CHOF_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_IFS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00292">292</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf93bb0de40cacc9bb6dd6f6c27c08590"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IFS_CMOF" ref="gf93bb0de40cacc9bb6dd6f6c27c08590" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IFS_CMOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Cache Misses Overflow Interrupt Set 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00293">293</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf6479c99efdf45eb090d4818370e178e"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IFS_CMOF_DEFAULT" ref="gf6479c99efdf45eb090d4818370e178e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IFS_CMOF_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_IFS_CMOF_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_IFS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00297">297</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a04606ab30a9164c5c5e5d91370a404"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IFS_ERASE" ref="g5a04606ab30a9164c5c5e5d91370a404" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IFS_ERASE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Erase Done Interrupt Set 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00278">278</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g09ffbfe8ed4fb6db81937c34d82907c1"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IFS_ERASE_DEFAULT" ref="g09ffbfe8ed4fb6db81937c34d82907c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IFS_ERASE_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_IFS_ERASE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_IFS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00282">282</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9105f845d70b5dd22a3e326ee795ef33"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IFS_WRITE" ref="g9105f845d70b5dd22a3e326ee795ef33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IFS_WRITE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write Done Interrupt Set 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00283">283</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb33947422d5995c3bd7b2b73939e2928"></a><!-- doxytag: member="efm32wg_msc.h::MSC_IFS_WRITE_DEFAULT" ref="gb33947422d5995c3bd7b2b73939e2928" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_IFS_WRITE_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_IFS_WRITE_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_IFS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00287">287</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc81211ba53c6070d7e69ff2831c90b45"></a><!-- doxytag: member="efm32wg_msc.h::MSC_LOCK_LOCKKEY_DEFAULT" ref="gc81211ba53c6070d7e69ff2831c90b45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_LOCK_LOCKKEY_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_LOCK_LOCKKEY_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_LOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00357">357</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g4d3000be8028cfaf88570405fe1158fa"></a><!-- doxytag: member="efm32wg_msc.h::MSC_LOCK_LOCKKEY_LOCK" ref="g4d3000be8028cfaf88570405fe1158fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_LOCK_LOCKKEY_LOCK&nbsp;&nbsp;&nbsp;(_MSC_LOCK_LOCKKEY_LOCK &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOCK for MSC_LOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00358">358</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf0f7b64441c27289ecf8f16b2a6c950f"></a><!-- doxytag: member="efm32wg_msc.h::MSC_LOCK_LOCKKEY_LOCKED" ref="gf0f7b64441c27289ecf8f16b2a6c950f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_LOCK_LOCKKEY_LOCKED&nbsp;&nbsp;&nbsp;(_MSC_LOCK_LOCKKEY_LOCKED &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOCKED for MSC_LOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00360">360</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g253ac6ead3e4cffc538dd251fa424061"></a><!-- doxytag: member="efm32wg_msc.h::MSC_LOCK_LOCKKEY_UNLOCK" ref="g253ac6ead3e4cffc538dd251fa424061" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_LOCK_LOCKKEY_UNLOCK&nbsp;&nbsp;&nbsp;(_MSC_LOCK_LOCKKEY_UNLOCK &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode UNLOCK for MSC_LOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00361">361</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0fe471b3b657d781532ced5f6f5881d0"></a><!-- doxytag: member="efm32wg_msc.h::MSC_LOCK_LOCKKEY_UNLOCKED" ref="g0fe471b3b657d781532ced5f6f5881d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_LOCK_LOCKKEY_UNLOCKED&nbsp;&nbsp;&nbsp;(_MSC_LOCK_LOCKKEY_UNLOCKED &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode UNLOCKED for MSC_LOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00359">359</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g76f27cb3bc6a9f6a046a4450261f5734"></a><!-- doxytag: member="efm32wg_msc.h::MSC_MASSLOCK_LOCKKEY_DEFAULT" ref="g76f27cb3bc6a9f6a046a4450261f5734" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_MASSLOCK_LOCKKEY_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_MASSLOCK_LOCKKEY_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_MASSLOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00427">427</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f266b8079d86bc9e48cd0d94bd78ded"></a><!-- doxytag: member="efm32wg_msc.h::MSC_MASSLOCK_LOCKKEY_LOCK" ref="g5f266b8079d86bc9e48cd0d94bd78ded" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_MASSLOCK_LOCKKEY_LOCK&nbsp;&nbsp;&nbsp;(_MSC_MASSLOCK_LOCKKEY_LOCK &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOCK for MSC_MASSLOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00425">425</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga8f44c810f6cdd0c375916d7bf0b8cd6"></a><!-- doxytag: member="efm32wg_msc.h::MSC_MASSLOCK_LOCKKEY_LOCKED" ref="ga8f44c810f6cdd0c375916d7bf0b8cd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_MASSLOCK_LOCKKEY_LOCKED&nbsp;&nbsp;&nbsp;(_MSC_MASSLOCK_LOCKKEY_LOCKED &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOCKED for MSC_MASSLOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00428">428</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d8e50e1ea3ca300191eb50259ea67c9"></a><!-- doxytag: member="efm32wg_msc.h::MSC_MASSLOCK_LOCKKEY_UNLOCK" ref="g3d8e50e1ea3ca300191eb50259ea67c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_MASSLOCK_LOCKKEY_UNLOCK&nbsp;&nbsp;&nbsp;(_MSC_MASSLOCK_LOCKKEY_UNLOCK &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode UNLOCK for MSC_MASSLOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00429">429</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g02b992c8339e247d6c1f108710498857"></a><!-- doxytag: member="efm32wg_msc.h::MSC_MASSLOCK_LOCKKEY_UNLOCKED" ref="g02b992c8339e247d6c1f108710498857" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_MASSLOCK_LOCKKEY_UNLOCKED&nbsp;&nbsp;&nbsp;(_MSC_MASSLOCK_LOCKKEY_UNLOCKED &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode UNLOCKED for MSC_MASSLOCK 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00426">426</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ee45f70f3c442dfbc1d59c0ea99b24e"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_AIDIS" ref="g7ee45f70f3c442dfbc1d59c0ea99b24e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_AIDIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Automatic Invalidate Disable 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00105">105</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1d2722d40683675b0cf45856212023c"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_AIDIS_DEFAULT" ref="ga1d2722d40683675b0cf45856212023c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_AIDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_AIDIS_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00109">109</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g32bffffa503561ff3dcf634682008e66"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_BUSSTRATEGY_CPU" ref="g32bffffa503561ff3dcf634682008e66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_BUSSTRATEGY_CPU&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_BUSSTRATEGY_CPU &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode CPU for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00133">133</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g22b53152960e1bc5be0b816168a08162"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_BUSSTRATEGY_DEFAULT" ref="g22b53152960e1bc5be0b816168a08162" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_BUSSTRATEGY_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_BUSSTRATEGY_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00132">132</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2b871a233d447ebbfd4ab54c529fd9ca"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_BUSSTRATEGY_DMA" ref="g2b871a233d447ebbfd4ab54c529fd9ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_BUSSTRATEGY_DMA&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_BUSSTRATEGY_DMA &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DMA for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00134">134</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g78d9313a3e09a65d54620aa420d26932"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_BUSSTRATEGY_DMAEM1" ref="g78d9313a3e09a65d54620aa420d26932" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_BUSSTRATEGY_DMAEM1&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_BUSSTRATEGY_DMAEM1 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DMAEM1 for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00135">135</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb4842ae513d98886f39225a197a7d591"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_BUSSTRATEGY_NONE" ref="gb4842ae513d98886f39225a197a7d591" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_BUSSTRATEGY_NONE&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_BUSSTRATEGY_NONE &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NONE for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00136">136</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g04983953b9f753a98a04736d0f233243"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_EBICDIS" ref="g04983953b9f753a98a04736d0f233243" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_EBICDIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External Bus Interface Cache Disable 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00115">115</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge66e6c257f456948cc0b744ece3c3475"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_EBICDIS_DEFAULT" ref="ge66e6c257f456948cc0b744ece3c3475" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_EBICDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_EBICDIS_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00119">119</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6caa2fb2df5fa5361d6e51c9c33aed00"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_ICCDIS" ref="g6caa2fb2df5fa5361d6e51c9c33aed00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_ICCDIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt Context Cache Disable 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00110">110</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g45e3c35f8610954b53f71637eda12877"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_ICCDIS_DEFAULT" ref="g45e3c35f8610954b53f71637eda12877" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_ICCDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_ICCDIS_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00114">114</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc866e69144dbbeb5eedeccb9ef4ca0a6"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_IFCDIS" ref="gc866e69144dbbeb5eedeccb9ef4ca0a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_IFCDIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal Flash Cache Disable 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00100">100</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gdcbf8751b511551d1b5231c58da8e083"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_IFCDIS_DEFAULT" ref="gdcbf8751b511551d1b5231c58da8e083" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_IFCDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_IFCDIS_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00104">104</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g247d78efb323ada20b5d817d9a3e2b0c"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_MODE_DEFAULT" ref="g247d78efb323ada20b5d817d9a3e2b0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_MODE_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_MODE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00094">94</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9c2a7ded7274600dac1d148e2c03ab0"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_MODE_WS0" ref="gf9c2a7ded7274600dac1d148e2c03ab0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_MODE_WS0&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_MODE_WS0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WS0 for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00093">93</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb72da75ad103bb1862c87ab2f77654f0"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_MODE_WS0SCBTP" ref="gb72da75ad103bb1862c87ab2f77654f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_MODE_WS0SCBTP&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_MODE_WS0SCBTP &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WS0SCBTP for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00096">96</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g88de6f2581a74ec0aeb50dec154c3c02"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_MODE_WS1" ref="g88de6f2581a74ec0aeb50dec154c3c02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_MODE_WS1&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_MODE_WS1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WS1 for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00095">95</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5d794039fd490e4fd9db3024e11fefb"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_MODE_WS1SCBTP" ref="gb5d794039fd490e4fd9db3024e11fefb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_MODE_WS1SCBTP&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_MODE_WS1SCBTP &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WS1SCBTP for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00097">97</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe6472b71f46389d059bb9db4ed02f78"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_MODE_WS2" ref="gfe6472b71f46389d059bb9db4ed02f78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_MODE_WS2&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_MODE_WS2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WS2 for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00098">98</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g42520f4eb27c3b1695f11ba36c55d890"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_MODE_WS2SCBTP" ref="g42520f4eb27c3b1695f11ba36c55d890" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_MODE_WS2SCBTP&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_MODE_WS2SCBTP &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WS2SCBTP for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00099">99</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g02d545c61c62d4be6e82d41cf51e1b58"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_RAMCEN" ref="g02d545c61c62d4be6e82d41cf51e1b58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_RAMCEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RAM Cache Enable 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00120">120</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge65e351d84c358ac73ea748fbe4eec1a"></a><!-- doxytag: member="efm32wg_msc.h::MSC_READCTRL_RAMCEN_DEFAULT" ref="ge65e351d84c358ac73ea748fbe4eec1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_READCTRL_RAMCEN_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_READCTRL_RAMCEN_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_READCTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00124">124</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g31c1ed2af281c2512cd0b377c183dc07"></a><!-- doxytag: member="efm32wg_msc.h::MSC_STATUS_BUSY" ref="g31c1ed2af281c2512cd0b377c183dc07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_STATUS_BUSY&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Erase/Write Busy 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00215">215</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g04aa48359d5e14bcaf527baf778b4c85"></a><!-- doxytag: member="efm32wg_msc.h::MSC_STATUS_BUSY_DEFAULT" ref="g04aa48359d5e14bcaf527baf778b4c85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_STATUS_BUSY_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_STATUS_BUSY_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_STATUS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00219">219</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc3f5163494a97ffeecc6d74885d95ec5"></a><!-- doxytag: member="efm32wg_msc.h::MSC_STATUS_ERASEABORTED" ref="gc3f5163494a97ffeecc6d74885d95ec5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_STATUS_ERASEABORTED&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The Current Flash Erase Operation Aborted 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00240">240</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9eb7eee8041ce458c5a09abfd81abc7"></a><!-- doxytag: member="efm32wg_msc.h::MSC_STATUS_ERASEABORTED_DEFAULT" ref="gf9eb7eee8041ce458c5a09abfd81abc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_STATUS_ERASEABORTED_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_STATUS_ERASEABORTED_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_STATUS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00244">244</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d3451735f536aa2c6280c02706490ee"></a><!-- doxytag: member="efm32wg_msc.h::MSC_STATUS_INVADDR" ref="g8d3451735f536aa2c6280c02706490ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_STATUS_INVADDR&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Invalid Write Address or Erase Page 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00225">225</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcfa9ac6e47bfbf0394253dd662ed28e7"></a><!-- doxytag: member="efm32wg_msc.h::MSC_STATUS_INVADDR_DEFAULT" ref="gcfa9ac6e47bfbf0394253dd662ed28e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_STATUS_INVADDR_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_STATUS_INVADDR_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_STATUS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00229">229</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c7c1f8ca513d0c894605ec9a40425b7"></a><!-- doxytag: member="efm32wg_msc.h::MSC_STATUS_LOCKED" ref="g3c7c1f8ca513d0c894605ec9a40425b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_STATUS_LOCKED&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access Locked 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00220">220</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ea49acd3ea46926389d7b8d5bcbe6b2"></a><!-- doxytag: member="efm32wg_msc.h::MSC_STATUS_LOCKED_DEFAULT" ref="g7ea49acd3ea46926389d7b8d5bcbe6b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_STATUS_LOCKED_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_STATUS_LOCKED_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_STATUS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00224">224</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g017ea4f60efa65a2216e0743409a7c03"></a><!-- doxytag: member="efm32wg_msc.h::MSC_STATUS_PCRUNNING" ref="g017ea4f60efa65a2216e0743409a7c03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_STATUS_PCRUNNING&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Performance Counters Running 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00245">245</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3663e26da993c0a8f8a13308711a9f61"></a><!-- doxytag: member="efm32wg_msc.h::MSC_STATUS_PCRUNNING_DEFAULT" ref="g3663e26da993c0a8f8a13308711a9f61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_STATUS_PCRUNNING_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_STATUS_PCRUNNING_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_STATUS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00249">249</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g8a415fea103e5fdfbf89bda41e41d01c"></a><!-- doxytag: member="efm32wg_msc.h::MSC_STATUS_WDATAREADY" ref="g8a415fea103e5fdfbf89bda41e41d01c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_STATUS_WDATAREADY&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
WDATA Write Ready 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00230">230</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcb21f23b8a8a21c0dae40cbc9529d639"></a><!-- doxytag: member="efm32wg_msc.h::MSC_STATUS_WDATAREADY_DEFAULT" ref="gcb21f23b8a8a21c0dae40cbc9529d639" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_STATUS_WDATAREADY_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_STATUS_WDATAREADY_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_STATUS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00234">234</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g3ff68fca10003776161ac71c373c5f4f"></a><!-- doxytag: member="efm32wg_msc.h::MSC_STATUS_WORDTIMEOUT" ref="g3ff68fca10003776161ac71c373c5f4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_STATUS_WORDTIMEOUT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Flash Write Word Timeout 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00235">235</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ged4144b261bb17f97e6f3835b3ba7080"></a><!-- doxytag: member="efm32wg_msc.h::MSC_STATUS_WORDTIMEOUT_DEFAULT" ref="ged4144b261bb17f97e6f3835b3ba7080" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_STATUS_WORDTIMEOUT_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_STATUS_WORDTIMEOUT_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_STATUS 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00239">239</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g5252ccf9fd2108680bcc30f3cdf41060"></a><!-- doxytag: member="efm32wg_msc.h::MSC_TIMEBASE_BASE_DEFAULT" ref="g5252ccf9fd2108680bcc30f3cdf41060" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_TIMEBASE_BASE_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_TIMEBASE_BASE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_TIMEBASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00404">404</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gf346e1051a3d2dcf5b593076b55dd1c5"></a><!-- doxytag: member="efm32wg_msc.h::MSC_TIMEBASE_PERIOD" ref="gf346e1051a3d2dcf5b593076b55dd1c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_TIMEBASE_PERIOD&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Sets the timebase period 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00405">405</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g984c1d3bd662e4df4d1e8339c928d491"></a><!-- doxytag: member="efm32wg_msc.h::MSC_TIMEBASE_PERIOD_1US" ref="g984c1d3bd662e4df4d1e8339c928d491" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_TIMEBASE_PERIOD_1US&nbsp;&nbsp;&nbsp;(_MSC_TIMEBASE_PERIOD_1US &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode 1US for MSC_TIMEBASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00412">412</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd15bcb4b42cf295b4107c22bad8f62aa"></a><!-- doxytag: member="efm32wg_msc.h::MSC_TIMEBASE_PERIOD_5US" ref="gd15bcb4b42cf295b4107c22bad8f62aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_TIMEBASE_PERIOD_5US&nbsp;&nbsp;&nbsp;(_MSC_TIMEBASE_PERIOD_5US &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode 5US for MSC_TIMEBASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00413">413</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e5af6f72858336e227102dfbc752a7a"></a><!-- doxytag: member="efm32wg_msc.h::MSC_TIMEBASE_PERIOD_DEFAULT" ref="g6e5af6f72858336e227102dfbc752a7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_TIMEBASE_PERIOD_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_TIMEBASE_PERIOD_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_TIMEBASE 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00411">411</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gb62e625ac8e8597f215fe8d15d5fdcc8"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WDATA_WDATA_DEFAULT" ref="gb62e625ac8e8597f215fe8d15d5fdcc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WDATA_WDATA_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_WDATA_WDATA_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_WDATA 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00210">210</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g088ae5de7922aba2f053bb262ac6aab8"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECMD_CLEARWDATA" ref="g088ae5de7922aba2f053bb262ac6aab8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECMD_CLEARWDATA&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear WDATA state 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00190">190</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g750ee21a31c6722b6b07cd9b7a68e4a2"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECMD_CLEARWDATA_DEFAULT" ref="g750ee21a31c6722b6b07cd9b7a68e4a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECMD_CLEARWDATA_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_WRITECMD_CLEARWDATA_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_WRITECMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00194">194</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d78212e3225770eb9d1923d6fa0b63f"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECMD_ERASEABORT" ref="g9d78212e3225770eb9d1923d6fa0b63f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECMD_ERASEABORT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Abort erase sequence 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00180">180</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g65b10ac3092b57d5a70bf432ac1b073b"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECMD_ERASEABORT_DEFAULT" ref="g65b10ac3092b57d5a70bf432ac1b073b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECMD_ERASEABORT_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_WRITECMD_ERASEABORT_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_WRITECMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00184">184</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gcd1f310ece0dd760dbf17cb4d0d22b0c"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECMD_ERASEMAIN0" ref="gcd1f310ece0dd760dbf17cb4d0d22b0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECMD_ERASEMAIN0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mass erase region 0 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00185">185</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ga79fc2eb34c28c663fb9df3ab54ed126"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECMD_ERASEMAIN0_DEFAULT" ref="ga79fc2eb34c28c663fb9df3ab54ed126" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECMD_ERASEMAIN0_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_WRITECMD_ERASEMAIN0_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_WRITECMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00189">189</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gdfd699edb972e148316eda017a387f21"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECMD_ERASEPAGE" ref="gdfd699edb972e148316eda017a387f21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECMD_ERASEPAGE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Erase Page 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00160">160</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g6aad7ecb57a3e78e3bd4293bc07b846f"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECMD_ERASEPAGE_DEFAULT" ref="g6aad7ecb57a3e78e3bd4293bc07b846f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECMD_ERASEPAGE_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_WRITECMD_ERASEPAGE_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_WRITECMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00164">164</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="ge2721c3ba17a6e4c1bfe168e0a5930a5"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECMD_LADDRIM" ref="ge2721c3ba17a6e4c1bfe168e0a5930a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECMD_LADDRIM&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Load MSC_ADDRB into ADDR 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00155">155</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g2bae36c9403f681b99bc97d307eabea8"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECMD_LADDRIM_DEFAULT" ref="g2bae36c9403f681b99bc97d307eabea8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECMD_LADDRIM_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_WRITECMD_LADDRIM_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_WRITECMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00159">159</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g0160afd8f04befc984cce831af61775d"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECMD_WRITEEND" ref="g0160afd8f04befc984cce831af61775d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECMD_WRITEEND&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
End Write Mode 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00165">165</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd599e10177845d119fd4558129f24f4d"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECMD_WRITEEND_DEFAULT" ref="gd599e10177845d119fd4558129f24f4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECMD_WRITEEND_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_WRITECMD_WRITEEND_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_WRITECMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00169">169</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gd187af717dd0e9463da25ccdfcd100e5"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECMD_WRITEONCE" ref="gd187af717dd0e9463da25ccdfcd100e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECMD_WRITEONCE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Word Write-Once Trigger 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00170">170</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g322127c810ba38bf8da9b1eb7b8c6e41"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECMD_WRITEONCE_DEFAULT" ref="g322127c810ba38bf8da9b1eb7b8c6e41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECMD_WRITEONCE_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_WRITECMD_WRITEONCE_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_WRITECMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00174">174</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g1b1156932d4503b9f2a0dca17f4cf9f3"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECMD_WRITETRIG" ref="g1b1156932d4503b9f2a0dca17f4cf9f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECMD_WRITETRIG&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Word Write Sequence Trigger 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00175">175</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc3c51e6c9e5f5f3ae68b0aab0fc28224"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECMD_WRITETRIG_DEFAULT" ref="gc3c51e6c9e5f5f3ae68b0aab0fc28224" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECMD_WRITETRIG_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_WRITECMD_WRITETRIG_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_WRITECMD 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00179">179</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="g64d111fc8f6a7fbf02e2a89b55a7ae53"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECTRL_IRQERASEABORT" ref="g64d111fc8f6a7fbf02e2a89b55a7ae53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECTRL_IRQERASEABORT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Abort Page Erase on Interrupt 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00146">146</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc5258009fdb8ee066582a30959d3fd53"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECTRL_IRQERASEABORT_DEFAULT" ref="gc5258009fdb8ee066582a30959d3fd53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECTRL_IRQERASEABORT_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_WRITECTRL_IRQERASEABORT_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_WRITECTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00150">150</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc87c17fa15d04d4c87446377a57c420d"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECTRL_WREN" ref="gc87c17fa15d04d4c87446377a57c420d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECTRL_WREN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable Write/Erase Controller 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00141">141</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<a class="anchor" name="gc59e4a4750f13d1b06039e1f1cce91f9"></a><!-- doxytag: member="efm32wg_msc.h::MSC_WRITECTRL_WREN_DEFAULT" ref="gc59e4a4750f13d1b06039e1f1cce91f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSC_WRITECTRL_WREN_DEFAULT&nbsp;&nbsp;&nbsp;(_MSC_WRITECTRL_WREN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for MSC_WRITECTRL 
<p>
Definition at line <a class="el" href="efm32wg__msc_8h-source.html#l00145">145</a> of file <a class="el" href="efm32wg__msc_8h-source.html">efm32wg_msc.h</a>.
</div>
</div><p>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:11:03 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
