#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x142e614c0 .scope module, "test_control_signals" "test_control_signals" 2 3;
 .timescale -9 -12;
v0x142e940f0_0 .net "acc_buf_sel", 0 0, v0x142e8e9b0_0;  1 drivers
v0x142e94190_0 .var "clk", 0 0;
v0x142e94240_0 .net "current_stage", 1 0, L_0x142e962e0;  1 drivers
v0x142e94310_0 .var "dma_busy", 0 0;
v0x142e943c0_0 .net "dma_start", 0 0, v0x142e90640_0;  1 drivers
v0x142e94490_0 .var "instr_data", 31 0;
v0x142e94540_0 .net "ir_ld", 0 0, L_0x142e960a0;  1 drivers
v0x142e945f0_0 .net "pc_cnt", 0 0, L_0x142e95ff0;  1 drivers
v0x142e946a0_0 .net "pipeline_stall", 0 0, L_0x142e95e50;  1 drivers
v0x142e947d0_0 .var "rst_n", 0 0;
v0x142e94860_0 .var "sys_busy", 0 0;
v0x142e948f0_0 .net "sys_start", 0 0, v0x142e92750_0;  1 drivers
v0x142e949a0_0 .net "ub_buf_sel", 0 0, v0x142e92890_0;  1 drivers
v0x142e94a50_0 .net "ub_rd_addr", 8 0, v0x142e929d0_0;  1 drivers
v0x142e94b00_0 .net "ub_rd_en", 0 0, v0x142e92b30_0;  1 drivers
v0x142e94bb0_0 .net "ub_wr_addr", 8 0, v0x142e92bd0_0;  1 drivers
v0x142e94c60_0 .net "ub_wr_en", 0 0, v0x142e92d30_0;  1 drivers
v0x142e94e10_0 .var "vpu_busy", 0 0;
v0x142e94ea0_0 .net "vpu_start", 0 0, v0x142e93290_0;  1 drivers
v0x142e94f30_0 .net "wt_buf_sel", 0 0, v0x142e93330_0;  1 drivers
v0x142e94fc0_0 .var "wt_busy", 0 0;
E_0x142e5f0c0 .event posedge, v0x142e90250_0;
S_0x142e61ec0 .scope module, "dut" "tpu_controller" 2 22, 3 3 0, S_0x142e614c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "instr_addr";
    .port_info 3 /INPUT 32 "instr_data";
    .port_info 4 /INPUT 1 "sys_busy";
    .port_info 5 /INPUT 1 "vpu_busy";
    .port_info 6 /INPUT 1 "dma_busy";
    .port_info 7 /INPUT 1 "wt_busy";
    .port_info 8 /OUTPUT 1 "pc_cnt";
    .port_info 9 /OUTPUT 1 "pc_ld";
    .port_info 10 /OUTPUT 1 "ir_ld";
    .port_info 11 /OUTPUT 1 "if_id_flush";
    .port_info 12 /OUTPUT 1 "sys_start";
    .port_info 13 /OUTPUT 2 "sys_mode";
    .port_info 14 /OUTPUT 8 "sys_rows";
    .port_info 15 /OUTPUT 1 "sys_signed";
    .port_info 16 /OUTPUT 1 "sys_transpose";
    .port_info 17 /OUTPUT 8 "sys_acc_addr";
    .port_info 18 /OUTPUT 1 "sys_acc_clear";
    .port_info 19 /OUTPUT 1 "ub_rd_en";
    .port_info 20 /OUTPUT 1 "ub_wr_en";
    .port_info 21 /OUTPUT 9 "ub_rd_addr";
    .port_info 22 /OUTPUT 9 "ub_wr_addr";
    .port_info 23 /OUTPUT 9 "ub_rd_count";
    .port_info 24 /OUTPUT 9 "ub_wr_count";
    .port_info 25 /OUTPUT 1 "ub_buf_sel";
    .port_info 26 /OUTPUT 1 "wt_mem_rd_en";
    .port_info 27 /OUTPUT 24 "wt_mem_addr";
    .port_info 28 /OUTPUT 1 "wt_fifo_wr";
    .port_info 29 /OUTPUT 8 "wt_num_tiles";
    .port_info 30 /OUTPUT 1 "wt_buf_sel";
    .port_info 31 /OUTPUT 1 "acc_wr_en";
    .port_info 32 /OUTPUT 1 "acc_rd_en";
    .port_info 33 /OUTPUT 8 "acc_addr";
    .port_info 34 /OUTPUT 1 "acc_buf_sel";
    .port_info 35 /OUTPUT 1 "vpu_start";
    .port_info 36 /OUTPUT 4 "vpu_mode";
    .port_info 37 /OUTPUT 8 "vpu_in_addr";
    .port_info 38 /OUTPUT 8 "vpu_out_addr";
    .port_info 39 /OUTPUT 8 "vpu_length";
    .port_info 40 /OUTPUT 16 "vpu_param";
    .port_info 41 /OUTPUT 1 "dma_start";
    .port_info 42 /OUTPUT 1 "dma_dir";
    .port_info 43 /OUTPUT 8 "dma_ub_addr";
    .port_info 44 /OUTPUT 16 "dma_length";
    .port_info 45 /OUTPUT 2 "dma_elem_sz";
    .port_info 46 /OUTPUT 1 "sync_wait";
    .port_info 47 /OUTPUT 4 "sync_mask";
    .port_info 48 /OUTPUT 16 "sync_timeout";
    .port_info 49 /OUTPUT 1 "cfg_wr_en";
    .port_info 50 /OUTPUT 8 "cfg_addr";
    .port_info 51 /OUTPUT 16 "cfg_data";
    .port_info 52 /OUTPUT 1 "halt_req";
    .port_info 53 /OUTPUT 1 "interrupt_en";
    .port_info 54 /OUTPUT 1 "pipeline_stall";
    .port_info 55 /OUTPUT 2 "current_stage";
P_0x14300c800 .param/l "ADD_BIAS_OP" 1 3 113, C4<100010>;
P_0x14300c840 .param/l "AVGPOOL_OP" 1 3 112, C4<100001>;
P_0x14300c880 .param/l "BATCH_NORM_OP" 1 3 114, C4<100011>;
P_0x14300c8c0 .param/l "CFG_REG_OP" 1 3 116, C4<110001>;
P_0x14300c900 .param/l "CONV2D_OP" 1 3 105, C4<010001>;
P_0x14300c940 .param/l "HALT_OP" 1 3 117, C4<111111>;
P_0x14300c980 .param/l "LD_UB_OP" 1 3 102, C4<000100>;
P_0x14300c9c0 .param/l "MATMUL_ACC_OP" 1 3 106, C4<010010>;
P_0x14300ca00 .param/l "MATMUL_OP" 1 3 104, C4<010000>;
P_0x14300ca40 .param/l "MAXPOOL_OP" 1 3 111, C4<100000>;
P_0x14300ca80 .param/l "NOP_OP" 1 3 98, C4<000000>;
P_0x14300cac0 .param/l "OPCODE_WIDTH" 1 3 97, +C4<00000000000000000000000000000110>;
P_0x14300cb00 .param/l "RD_HOST_MEM_OP" 1 3 99, C4<000001>;
P_0x14300cb40 .param/l "RD_WEIGHT_OP" 1 3 101, C4<000011>;
P_0x14300cb80 .param/l "RELU6_OP" 1 3 108, C4<011001>;
P_0x14300cbc0 .param/l "RELU_OP" 1 3 107, C4<011000>;
P_0x14300cc00 .param/l "SIGMOID_OP" 1 3 109, C4<011010>;
P_0x14300cc40 .param/l "ST_UB_OP" 1 3 103, C4<000101>;
P_0x14300cc80 .param/l "SYNC_OP" 1 3 115, C4<110000>;
P_0x14300ccc0 .param/l "TANH_OP" 1 3 110, C4<011011>;
P_0x14300cd00 .param/l "WR_HOST_MEM_OP" 1 3 100, C4<000010>;
L_0x142e95a50 .functor OR 1, v0x142e94860_0, v0x142e94e10_0, C4<0>, C4<0>;
L_0x142e95ac0 .functor OR 1, L_0x142e95a50, v0x142e94310_0, C4<0>, C4<0>;
L_0x142e95b70 .functor OR 1, L_0x142e95ac0, v0x142e94fc0_0, C4<0>, C4<0>;
L_0x142e95cf0 .functor OR 1, L_0x142e95b70, v0x142e91ec0_0, C4<0>, C4<0>;
L_0x142e95e50 .functor BUFZ 1, L_0x142e95cf0, C4<0>, C4<0>, C4<0>;
L_0x142e95f40 .functor BUFZ 8, v0x142e908d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x142e95ff0 .functor BUFZ 1, v0x142e91d90_0, C4<0>, C4<0>, C4<0>;
L_0x142e960a0 .functor BUFZ 1, v0x142e91af0_0, C4<0>, C4<0>, C4<0>;
v0x142e63b90_0 .net *"_ivl_13", 0 0, L_0x142e954f0;  1 drivers
v0x142e8e270_0 .net *"_ivl_17", 0 0, L_0x142e955d0;  1 drivers
v0x142e8e310_0 .net *"_ivl_21", 0 0, L_0x142e956b0;  1 drivers
v0x142e8e3a0_0 .net *"_ivl_26", 0 0, L_0x142e95970;  1 drivers
v0x142e8e440_0 .net *"_ivl_27", 0 0, L_0x142e95a50;  1 drivers
v0x142e8e530_0 .net *"_ivl_29", 0 0, L_0x142e95ac0;  1 drivers
L_0x148088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142e8e5e0_0 .net/2u *"_ivl_45", 1 0, L_0x148088010;  1 drivers
L_0x148088058 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x142e8e690_0 .net/2u *"_ivl_47", 1 0, L_0x148088058;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x142e8e740_0 .net/2u *"_ivl_49", 1 0, L_0x1480880a0;  1 drivers
v0x142e8e850_0 .net *"_ivl_51", 1 0, L_0x142e961a0;  1 drivers
v0x142e8e900_0 .var "acc_addr", 7 0;
v0x142e8e9b0_0 .var "acc_buf_sel", 0 0;
v0x142e8ea50_0 .var "acc_buf_sel_reg", 0 0;
v0x142e8eaf0_0 .var "acc_rd_en", 0 0;
v0x142e8eb90_0 .var "acc_wr_en", 0 0;
v0x142e8ec30_0 .net "arg1", 7 0, L_0x142e95130;  1 drivers
v0x142e8ece0_0 .net "arg2", 7 0, L_0x142e95230;  1 drivers
v0x142e8ee70_0 .net "arg3", 7 0, L_0x142e952f0;  1 drivers
v0x142e8ef00_0 .var "cfg_addr", 7 0;
v0x142e8efb0_0 .var "cfg_data", 15 0;
v0x142e8f060_0 .var/i "cfg_init_i", 31 0;
v0x142e8f110 .array "cfg_registers", 255 0, 15 0;
v0x142e901b0_0 .var "cfg_wr_en", 0 0;
v0x142e90250_0 .net "clk", 0 0, v0x142e94190_0;  1 drivers
v0x142e902f0_0 .net "current_stage", 1 0, L_0x142e962e0;  alias, 1 drivers
v0x142e903a0_0 .net "dma_busy", 0 0, v0x142e94310_0;  1 drivers
v0x142e90440_0 .var "dma_dir", 0 0;
v0x142e904e0_0 .var "dma_elem_sz", 1 0;
v0x142e90590_0 .var "dma_length", 15 0;
v0x142e90640_0 .var "dma_start", 0 0;
v0x142e906e0_0 .var "dma_ub_addr", 7 0;
v0x142e90790_0 .var "exec_acc_buf_sel", 0 0;
v0x142e90830_0 .var "exec_arg1", 7 0;
v0x142e8ed90_0 .var "exec_arg2", 7 0;
v0x142e90ac0_0 .var "exec_arg3", 7 0;
v0x142e90b50_0 .var "exec_flags", 1 0;
v0x142e90bf0_0 .var "exec_opcode", 5 0;
v0x142e90ca0_0 .var "exec_ub_buf_sel", 0 0;
v0x142e90d40_0 .var "exec_valid", 0 0;
v0x142e90de0_0 .var "exec_wt_buf_sel", 0 0;
v0x142e90e80_0 .net "flags", 1 0, L_0x142e95430;  1 drivers
v0x142e90f30_0 .var "halt_req", 0 0;
v0x142e90fd0_0 .net "hazard_detected", 0 0, L_0x142e95b70;  1 drivers
v0x142e91070_0 .var "if_id_acc_buf_sel", 0 0;
v0x142e91110_0 .var "if_id_arg1", 7 0;
v0x142e911c0_0 .var "if_id_arg2", 7 0;
v0x142e91270_0 .var "if_id_arg3", 7 0;
v0x142e91320_0 .var "if_id_flags", 1 0;
v0x142e913d0_0 .var "if_id_flush", 0 0;
v0x142e91470_0 .var "if_id_opcode", 5 0;
v0x142e91520_0 .var "if_id_pc", 7 0;
v0x142e915d0_0 .net "if_id_stall", 0 0, L_0x142e95cf0;  1 drivers
v0x142e91670_0 .var "if_id_ub_buf_sel", 0 0;
v0x142e91710_0 .var "if_id_valid", 0 0;
v0x142e917b0_0 .var "if_id_wt_buf_sel", 0 0;
v0x142e91850_0 .net "instr_addr", 7 0, L_0x142e95f40;  1 drivers
v0x142e91900_0 .net "instr_data", 31 0, v0x142e94490_0;  1 drivers
v0x142e919b0_0 .var "interrupt_en", 0 0;
v0x142e91a50_0 .net "ir_ld", 0 0, L_0x142e960a0;  alias, 1 drivers
v0x142e91af0_0 .var "ir_ld_internal", 0 0;
v0x142e91b90_0 .var "ir_reg", 31 0;
v0x142e91c40_0 .net "opcode", 5 0, L_0x142e95050;  1 drivers
v0x142e91cf0_0 .net "pc_cnt", 0 0, L_0x142e95ff0;  alias, 1 drivers
v0x142e91d90_0 .var "pc_cnt_internal", 0 0;
v0x142e91e30_0 .var "pc_ld", 0 0;
v0x142e908d0_0 .var "pc_reg", 7 0;
v0x142e90980_0 .net "pipeline_stall", 0 0, L_0x142e95e50;  alias, 1 drivers
v0x142e90a20_0 .net "rst_n", 0 0, v0x142e947d0_0;  1 drivers
v0x142e91ec0_0 .var "sync_active", 0 0;
v0x142e91f60_0 .var "sync_counter", 15 0;
v0x142e92010_0 .net "sync_hazard", 0 0, v0x142e91ec0_0;  1 drivers
v0x142e920b0_0 .var "sync_mask", 3 0;
v0x142e92160_0 .var "sync_timeout", 15 0;
v0x142e92210_0 .var "sync_wait", 0 0;
v0x142e922b0_0 .var "sync_wait_mask", 3 0;
v0x142e92360_0 .var "sys_acc_addr", 7 0;
v0x142e92410_0 .var "sys_acc_clear", 0 0;
v0x142e924b0_0 .net "sys_busy", 0 0, v0x142e94860_0;  1 drivers
v0x142e92550_0 .var "sys_mode", 1 0;
v0x142e92600_0 .var "sys_rows", 7 0;
v0x142e926b0_0 .var "sys_signed", 0 0;
v0x142e92750_0 .var "sys_start", 0 0;
v0x142e927f0_0 .var "sys_transpose", 0 0;
v0x142e92890_0 .var "ub_buf_sel", 0 0;
v0x142e92930_0 .var "ub_buf_sel_reg", 0 0;
v0x142e929d0_0 .var "ub_rd_addr", 8 0;
v0x142e92a80_0 .var "ub_rd_count", 8 0;
v0x142e92b30_0 .var "ub_rd_en", 0 0;
v0x142e92bd0_0 .var "ub_wr_addr", 8 0;
v0x142e92c80_0 .var "ub_wr_count", 8 0;
v0x142e92d30_0 .var "ub_wr_en", 0 0;
v0x142e92dd0_0 .net "unit_status", 3 0, L_0x142e95790;  1 drivers
v0x142e92e80_0 .net "vpu_busy", 0 0, v0x142e94e10_0;  1 drivers
v0x142e92f20_0 .var "vpu_in_addr", 7 0;
v0x142e92fd0_0 .var "vpu_length", 7 0;
v0x142e93080_0 .var "vpu_mode", 3 0;
v0x142e93130_0 .var "vpu_out_addr", 7 0;
v0x142e931e0_0 .var "vpu_param", 15 0;
v0x142e93290_0 .var "vpu_start", 0 0;
v0x142e93330_0 .var "wt_buf_sel", 0 0;
v0x142e933d0_0 .var "wt_buf_sel_reg", 0 0;
v0x142e93470_0 .net "wt_busy", 0 0, v0x142e94fc0_0;  1 drivers
v0x142e93510_0 .var "wt_fifo_wr", 0 0;
v0x142e935b0_0 .var "wt_mem_addr", 23 0;
v0x142e93660_0 .var "wt_mem_rd_en", 0 0;
v0x142e93700_0 .var "wt_num_tiles", 7 0;
E_0x142e2b8f0/0 .event anyedge, v0x142e90ca0_0, v0x142e90de0_0, v0x142e90790_0, v0x142e90d40_0;
E_0x142e2b8f0/1 .event anyedge, v0x142e90bf0_0, v0x142e90830_0, v0x142e8ed90_0, v0x142e90ac0_0;
v0x142e8f110_0 .array/port v0x142e8f110, 0;
v0x142e8f110_1 .array/port v0x142e8f110, 1;
v0x142e8f110_2 .array/port v0x142e8f110, 2;
E_0x142e2b8f0/2 .event anyedge, v0x142e90b50_0, v0x142e8f110_0, v0x142e8f110_1, v0x142e8f110_2;
v0x142e8f110_3 .array/port v0x142e8f110, 3;
v0x142e8f110_4 .array/port v0x142e8f110, 4;
v0x142e8f110_5 .array/port v0x142e8f110, 5;
v0x142e8f110_6 .array/port v0x142e8f110, 6;
E_0x142e2b8f0/3 .event anyedge, v0x142e8f110_3, v0x142e8f110_4, v0x142e8f110_5, v0x142e8f110_6;
v0x142e8f110_7 .array/port v0x142e8f110, 7;
v0x142e8f110_8 .array/port v0x142e8f110, 8;
v0x142e8f110_9 .array/port v0x142e8f110, 9;
v0x142e8f110_10 .array/port v0x142e8f110, 10;
E_0x142e2b8f0/4 .event anyedge, v0x142e8f110_7, v0x142e8f110_8, v0x142e8f110_9, v0x142e8f110_10;
v0x142e8f110_11 .array/port v0x142e8f110, 11;
v0x142e8f110_12 .array/port v0x142e8f110, 12;
v0x142e8f110_13 .array/port v0x142e8f110, 13;
v0x142e8f110_14 .array/port v0x142e8f110, 14;
E_0x142e2b8f0/5 .event anyedge, v0x142e8f110_11, v0x142e8f110_12, v0x142e8f110_13, v0x142e8f110_14;
v0x142e8f110_15 .array/port v0x142e8f110, 15;
v0x142e8f110_16 .array/port v0x142e8f110, 16;
v0x142e8f110_17 .array/port v0x142e8f110, 17;
v0x142e8f110_18 .array/port v0x142e8f110, 18;
E_0x142e2b8f0/6 .event anyedge, v0x142e8f110_15, v0x142e8f110_16, v0x142e8f110_17, v0x142e8f110_18;
v0x142e8f110_19 .array/port v0x142e8f110, 19;
v0x142e8f110_20 .array/port v0x142e8f110, 20;
v0x142e8f110_21 .array/port v0x142e8f110, 21;
v0x142e8f110_22 .array/port v0x142e8f110, 22;
E_0x142e2b8f0/7 .event anyedge, v0x142e8f110_19, v0x142e8f110_20, v0x142e8f110_21, v0x142e8f110_22;
v0x142e8f110_23 .array/port v0x142e8f110, 23;
v0x142e8f110_24 .array/port v0x142e8f110, 24;
v0x142e8f110_25 .array/port v0x142e8f110, 25;
v0x142e8f110_26 .array/port v0x142e8f110, 26;
E_0x142e2b8f0/8 .event anyedge, v0x142e8f110_23, v0x142e8f110_24, v0x142e8f110_25, v0x142e8f110_26;
v0x142e8f110_27 .array/port v0x142e8f110, 27;
v0x142e8f110_28 .array/port v0x142e8f110, 28;
v0x142e8f110_29 .array/port v0x142e8f110, 29;
v0x142e8f110_30 .array/port v0x142e8f110, 30;
E_0x142e2b8f0/9 .event anyedge, v0x142e8f110_27, v0x142e8f110_28, v0x142e8f110_29, v0x142e8f110_30;
v0x142e8f110_31 .array/port v0x142e8f110, 31;
v0x142e8f110_32 .array/port v0x142e8f110, 32;
v0x142e8f110_33 .array/port v0x142e8f110, 33;
v0x142e8f110_34 .array/port v0x142e8f110, 34;
E_0x142e2b8f0/10 .event anyedge, v0x142e8f110_31, v0x142e8f110_32, v0x142e8f110_33, v0x142e8f110_34;
v0x142e8f110_35 .array/port v0x142e8f110, 35;
v0x142e8f110_36 .array/port v0x142e8f110, 36;
v0x142e8f110_37 .array/port v0x142e8f110, 37;
v0x142e8f110_38 .array/port v0x142e8f110, 38;
E_0x142e2b8f0/11 .event anyedge, v0x142e8f110_35, v0x142e8f110_36, v0x142e8f110_37, v0x142e8f110_38;
v0x142e8f110_39 .array/port v0x142e8f110, 39;
v0x142e8f110_40 .array/port v0x142e8f110, 40;
v0x142e8f110_41 .array/port v0x142e8f110, 41;
v0x142e8f110_42 .array/port v0x142e8f110, 42;
E_0x142e2b8f0/12 .event anyedge, v0x142e8f110_39, v0x142e8f110_40, v0x142e8f110_41, v0x142e8f110_42;
v0x142e8f110_43 .array/port v0x142e8f110, 43;
v0x142e8f110_44 .array/port v0x142e8f110, 44;
v0x142e8f110_45 .array/port v0x142e8f110, 45;
v0x142e8f110_46 .array/port v0x142e8f110, 46;
E_0x142e2b8f0/13 .event anyedge, v0x142e8f110_43, v0x142e8f110_44, v0x142e8f110_45, v0x142e8f110_46;
v0x142e8f110_47 .array/port v0x142e8f110, 47;
v0x142e8f110_48 .array/port v0x142e8f110, 48;
v0x142e8f110_49 .array/port v0x142e8f110, 49;
v0x142e8f110_50 .array/port v0x142e8f110, 50;
E_0x142e2b8f0/14 .event anyedge, v0x142e8f110_47, v0x142e8f110_48, v0x142e8f110_49, v0x142e8f110_50;
v0x142e8f110_51 .array/port v0x142e8f110, 51;
v0x142e8f110_52 .array/port v0x142e8f110, 52;
v0x142e8f110_53 .array/port v0x142e8f110, 53;
v0x142e8f110_54 .array/port v0x142e8f110, 54;
E_0x142e2b8f0/15 .event anyedge, v0x142e8f110_51, v0x142e8f110_52, v0x142e8f110_53, v0x142e8f110_54;
v0x142e8f110_55 .array/port v0x142e8f110, 55;
v0x142e8f110_56 .array/port v0x142e8f110, 56;
v0x142e8f110_57 .array/port v0x142e8f110, 57;
v0x142e8f110_58 .array/port v0x142e8f110, 58;
E_0x142e2b8f0/16 .event anyedge, v0x142e8f110_55, v0x142e8f110_56, v0x142e8f110_57, v0x142e8f110_58;
v0x142e8f110_59 .array/port v0x142e8f110, 59;
v0x142e8f110_60 .array/port v0x142e8f110, 60;
v0x142e8f110_61 .array/port v0x142e8f110, 61;
v0x142e8f110_62 .array/port v0x142e8f110, 62;
E_0x142e2b8f0/17 .event anyedge, v0x142e8f110_59, v0x142e8f110_60, v0x142e8f110_61, v0x142e8f110_62;
v0x142e8f110_63 .array/port v0x142e8f110, 63;
v0x142e8f110_64 .array/port v0x142e8f110, 64;
v0x142e8f110_65 .array/port v0x142e8f110, 65;
v0x142e8f110_66 .array/port v0x142e8f110, 66;
E_0x142e2b8f0/18 .event anyedge, v0x142e8f110_63, v0x142e8f110_64, v0x142e8f110_65, v0x142e8f110_66;
v0x142e8f110_67 .array/port v0x142e8f110, 67;
v0x142e8f110_68 .array/port v0x142e8f110, 68;
v0x142e8f110_69 .array/port v0x142e8f110, 69;
v0x142e8f110_70 .array/port v0x142e8f110, 70;
E_0x142e2b8f0/19 .event anyedge, v0x142e8f110_67, v0x142e8f110_68, v0x142e8f110_69, v0x142e8f110_70;
v0x142e8f110_71 .array/port v0x142e8f110, 71;
v0x142e8f110_72 .array/port v0x142e8f110, 72;
v0x142e8f110_73 .array/port v0x142e8f110, 73;
v0x142e8f110_74 .array/port v0x142e8f110, 74;
E_0x142e2b8f0/20 .event anyedge, v0x142e8f110_71, v0x142e8f110_72, v0x142e8f110_73, v0x142e8f110_74;
v0x142e8f110_75 .array/port v0x142e8f110, 75;
v0x142e8f110_76 .array/port v0x142e8f110, 76;
v0x142e8f110_77 .array/port v0x142e8f110, 77;
v0x142e8f110_78 .array/port v0x142e8f110, 78;
E_0x142e2b8f0/21 .event anyedge, v0x142e8f110_75, v0x142e8f110_76, v0x142e8f110_77, v0x142e8f110_78;
v0x142e8f110_79 .array/port v0x142e8f110, 79;
v0x142e8f110_80 .array/port v0x142e8f110, 80;
v0x142e8f110_81 .array/port v0x142e8f110, 81;
v0x142e8f110_82 .array/port v0x142e8f110, 82;
E_0x142e2b8f0/22 .event anyedge, v0x142e8f110_79, v0x142e8f110_80, v0x142e8f110_81, v0x142e8f110_82;
v0x142e8f110_83 .array/port v0x142e8f110, 83;
v0x142e8f110_84 .array/port v0x142e8f110, 84;
v0x142e8f110_85 .array/port v0x142e8f110, 85;
v0x142e8f110_86 .array/port v0x142e8f110, 86;
E_0x142e2b8f0/23 .event anyedge, v0x142e8f110_83, v0x142e8f110_84, v0x142e8f110_85, v0x142e8f110_86;
v0x142e8f110_87 .array/port v0x142e8f110, 87;
v0x142e8f110_88 .array/port v0x142e8f110, 88;
v0x142e8f110_89 .array/port v0x142e8f110, 89;
v0x142e8f110_90 .array/port v0x142e8f110, 90;
E_0x142e2b8f0/24 .event anyedge, v0x142e8f110_87, v0x142e8f110_88, v0x142e8f110_89, v0x142e8f110_90;
v0x142e8f110_91 .array/port v0x142e8f110, 91;
v0x142e8f110_92 .array/port v0x142e8f110, 92;
v0x142e8f110_93 .array/port v0x142e8f110, 93;
v0x142e8f110_94 .array/port v0x142e8f110, 94;
E_0x142e2b8f0/25 .event anyedge, v0x142e8f110_91, v0x142e8f110_92, v0x142e8f110_93, v0x142e8f110_94;
v0x142e8f110_95 .array/port v0x142e8f110, 95;
v0x142e8f110_96 .array/port v0x142e8f110, 96;
v0x142e8f110_97 .array/port v0x142e8f110, 97;
v0x142e8f110_98 .array/port v0x142e8f110, 98;
E_0x142e2b8f0/26 .event anyedge, v0x142e8f110_95, v0x142e8f110_96, v0x142e8f110_97, v0x142e8f110_98;
v0x142e8f110_99 .array/port v0x142e8f110, 99;
v0x142e8f110_100 .array/port v0x142e8f110, 100;
v0x142e8f110_101 .array/port v0x142e8f110, 101;
v0x142e8f110_102 .array/port v0x142e8f110, 102;
E_0x142e2b8f0/27 .event anyedge, v0x142e8f110_99, v0x142e8f110_100, v0x142e8f110_101, v0x142e8f110_102;
v0x142e8f110_103 .array/port v0x142e8f110, 103;
v0x142e8f110_104 .array/port v0x142e8f110, 104;
v0x142e8f110_105 .array/port v0x142e8f110, 105;
v0x142e8f110_106 .array/port v0x142e8f110, 106;
E_0x142e2b8f0/28 .event anyedge, v0x142e8f110_103, v0x142e8f110_104, v0x142e8f110_105, v0x142e8f110_106;
v0x142e8f110_107 .array/port v0x142e8f110, 107;
v0x142e8f110_108 .array/port v0x142e8f110, 108;
v0x142e8f110_109 .array/port v0x142e8f110, 109;
v0x142e8f110_110 .array/port v0x142e8f110, 110;
E_0x142e2b8f0/29 .event anyedge, v0x142e8f110_107, v0x142e8f110_108, v0x142e8f110_109, v0x142e8f110_110;
v0x142e8f110_111 .array/port v0x142e8f110, 111;
v0x142e8f110_112 .array/port v0x142e8f110, 112;
v0x142e8f110_113 .array/port v0x142e8f110, 113;
v0x142e8f110_114 .array/port v0x142e8f110, 114;
E_0x142e2b8f0/30 .event anyedge, v0x142e8f110_111, v0x142e8f110_112, v0x142e8f110_113, v0x142e8f110_114;
v0x142e8f110_115 .array/port v0x142e8f110, 115;
v0x142e8f110_116 .array/port v0x142e8f110, 116;
v0x142e8f110_117 .array/port v0x142e8f110, 117;
v0x142e8f110_118 .array/port v0x142e8f110, 118;
E_0x142e2b8f0/31 .event anyedge, v0x142e8f110_115, v0x142e8f110_116, v0x142e8f110_117, v0x142e8f110_118;
v0x142e8f110_119 .array/port v0x142e8f110, 119;
v0x142e8f110_120 .array/port v0x142e8f110, 120;
v0x142e8f110_121 .array/port v0x142e8f110, 121;
v0x142e8f110_122 .array/port v0x142e8f110, 122;
E_0x142e2b8f0/32 .event anyedge, v0x142e8f110_119, v0x142e8f110_120, v0x142e8f110_121, v0x142e8f110_122;
v0x142e8f110_123 .array/port v0x142e8f110, 123;
v0x142e8f110_124 .array/port v0x142e8f110, 124;
v0x142e8f110_125 .array/port v0x142e8f110, 125;
v0x142e8f110_126 .array/port v0x142e8f110, 126;
E_0x142e2b8f0/33 .event anyedge, v0x142e8f110_123, v0x142e8f110_124, v0x142e8f110_125, v0x142e8f110_126;
v0x142e8f110_127 .array/port v0x142e8f110, 127;
v0x142e8f110_128 .array/port v0x142e8f110, 128;
v0x142e8f110_129 .array/port v0x142e8f110, 129;
v0x142e8f110_130 .array/port v0x142e8f110, 130;
E_0x142e2b8f0/34 .event anyedge, v0x142e8f110_127, v0x142e8f110_128, v0x142e8f110_129, v0x142e8f110_130;
v0x142e8f110_131 .array/port v0x142e8f110, 131;
v0x142e8f110_132 .array/port v0x142e8f110, 132;
v0x142e8f110_133 .array/port v0x142e8f110, 133;
v0x142e8f110_134 .array/port v0x142e8f110, 134;
E_0x142e2b8f0/35 .event anyedge, v0x142e8f110_131, v0x142e8f110_132, v0x142e8f110_133, v0x142e8f110_134;
v0x142e8f110_135 .array/port v0x142e8f110, 135;
v0x142e8f110_136 .array/port v0x142e8f110, 136;
v0x142e8f110_137 .array/port v0x142e8f110, 137;
v0x142e8f110_138 .array/port v0x142e8f110, 138;
E_0x142e2b8f0/36 .event anyedge, v0x142e8f110_135, v0x142e8f110_136, v0x142e8f110_137, v0x142e8f110_138;
v0x142e8f110_139 .array/port v0x142e8f110, 139;
v0x142e8f110_140 .array/port v0x142e8f110, 140;
v0x142e8f110_141 .array/port v0x142e8f110, 141;
v0x142e8f110_142 .array/port v0x142e8f110, 142;
E_0x142e2b8f0/37 .event anyedge, v0x142e8f110_139, v0x142e8f110_140, v0x142e8f110_141, v0x142e8f110_142;
v0x142e8f110_143 .array/port v0x142e8f110, 143;
v0x142e8f110_144 .array/port v0x142e8f110, 144;
v0x142e8f110_145 .array/port v0x142e8f110, 145;
v0x142e8f110_146 .array/port v0x142e8f110, 146;
E_0x142e2b8f0/38 .event anyedge, v0x142e8f110_143, v0x142e8f110_144, v0x142e8f110_145, v0x142e8f110_146;
v0x142e8f110_147 .array/port v0x142e8f110, 147;
v0x142e8f110_148 .array/port v0x142e8f110, 148;
v0x142e8f110_149 .array/port v0x142e8f110, 149;
v0x142e8f110_150 .array/port v0x142e8f110, 150;
E_0x142e2b8f0/39 .event anyedge, v0x142e8f110_147, v0x142e8f110_148, v0x142e8f110_149, v0x142e8f110_150;
v0x142e8f110_151 .array/port v0x142e8f110, 151;
v0x142e8f110_152 .array/port v0x142e8f110, 152;
v0x142e8f110_153 .array/port v0x142e8f110, 153;
v0x142e8f110_154 .array/port v0x142e8f110, 154;
E_0x142e2b8f0/40 .event anyedge, v0x142e8f110_151, v0x142e8f110_152, v0x142e8f110_153, v0x142e8f110_154;
v0x142e8f110_155 .array/port v0x142e8f110, 155;
v0x142e8f110_156 .array/port v0x142e8f110, 156;
v0x142e8f110_157 .array/port v0x142e8f110, 157;
v0x142e8f110_158 .array/port v0x142e8f110, 158;
E_0x142e2b8f0/41 .event anyedge, v0x142e8f110_155, v0x142e8f110_156, v0x142e8f110_157, v0x142e8f110_158;
v0x142e8f110_159 .array/port v0x142e8f110, 159;
v0x142e8f110_160 .array/port v0x142e8f110, 160;
v0x142e8f110_161 .array/port v0x142e8f110, 161;
v0x142e8f110_162 .array/port v0x142e8f110, 162;
E_0x142e2b8f0/42 .event anyedge, v0x142e8f110_159, v0x142e8f110_160, v0x142e8f110_161, v0x142e8f110_162;
v0x142e8f110_163 .array/port v0x142e8f110, 163;
v0x142e8f110_164 .array/port v0x142e8f110, 164;
v0x142e8f110_165 .array/port v0x142e8f110, 165;
v0x142e8f110_166 .array/port v0x142e8f110, 166;
E_0x142e2b8f0/43 .event anyedge, v0x142e8f110_163, v0x142e8f110_164, v0x142e8f110_165, v0x142e8f110_166;
v0x142e8f110_167 .array/port v0x142e8f110, 167;
v0x142e8f110_168 .array/port v0x142e8f110, 168;
v0x142e8f110_169 .array/port v0x142e8f110, 169;
v0x142e8f110_170 .array/port v0x142e8f110, 170;
E_0x142e2b8f0/44 .event anyedge, v0x142e8f110_167, v0x142e8f110_168, v0x142e8f110_169, v0x142e8f110_170;
v0x142e8f110_171 .array/port v0x142e8f110, 171;
v0x142e8f110_172 .array/port v0x142e8f110, 172;
v0x142e8f110_173 .array/port v0x142e8f110, 173;
v0x142e8f110_174 .array/port v0x142e8f110, 174;
E_0x142e2b8f0/45 .event anyedge, v0x142e8f110_171, v0x142e8f110_172, v0x142e8f110_173, v0x142e8f110_174;
v0x142e8f110_175 .array/port v0x142e8f110, 175;
v0x142e8f110_176 .array/port v0x142e8f110, 176;
v0x142e8f110_177 .array/port v0x142e8f110, 177;
v0x142e8f110_178 .array/port v0x142e8f110, 178;
E_0x142e2b8f0/46 .event anyedge, v0x142e8f110_175, v0x142e8f110_176, v0x142e8f110_177, v0x142e8f110_178;
v0x142e8f110_179 .array/port v0x142e8f110, 179;
v0x142e8f110_180 .array/port v0x142e8f110, 180;
v0x142e8f110_181 .array/port v0x142e8f110, 181;
v0x142e8f110_182 .array/port v0x142e8f110, 182;
E_0x142e2b8f0/47 .event anyedge, v0x142e8f110_179, v0x142e8f110_180, v0x142e8f110_181, v0x142e8f110_182;
v0x142e8f110_183 .array/port v0x142e8f110, 183;
v0x142e8f110_184 .array/port v0x142e8f110, 184;
v0x142e8f110_185 .array/port v0x142e8f110, 185;
v0x142e8f110_186 .array/port v0x142e8f110, 186;
E_0x142e2b8f0/48 .event anyedge, v0x142e8f110_183, v0x142e8f110_184, v0x142e8f110_185, v0x142e8f110_186;
v0x142e8f110_187 .array/port v0x142e8f110, 187;
v0x142e8f110_188 .array/port v0x142e8f110, 188;
v0x142e8f110_189 .array/port v0x142e8f110, 189;
v0x142e8f110_190 .array/port v0x142e8f110, 190;
E_0x142e2b8f0/49 .event anyedge, v0x142e8f110_187, v0x142e8f110_188, v0x142e8f110_189, v0x142e8f110_190;
v0x142e8f110_191 .array/port v0x142e8f110, 191;
v0x142e8f110_192 .array/port v0x142e8f110, 192;
v0x142e8f110_193 .array/port v0x142e8f110, 193;
v0x142e8f110_194 .array/port v0x142e8f110, 194;
E_0x142e2b8f0/50 .event anyedge, v0x142e8f110_191, v0x142e8f110_192, v0x142e8f110_193, v0x142e8f110_194;
v0x142e8f110_195 .array/port v0x142e8f110, 195;
v0x142e8f110_196 .array/port v0x142e8f110, 196;
v0x142e8f110_197 .array/port v0x142e8f110, 197;
v0x142e8f110_198 .array/port v0x142e8f110, 198;
E_0x142e2b8f0/51 .event anyedge, v0x142e8f110_195, v0x142e8f110_196, v0x142e8f110_197, v0x142e8f110_198;
v0x142e8f110_199 .array/port v0x142e8f110, 199;
v0x142e8f110_200 .array/port v0x142e8f110, 200;
v0x142e8f110_201 .array/port v0x142e8f110, 201;
v0x142e8f110_202 .array/port v0x142e8f110, 202;
E_0x142e2b8f0/52 .event anyedge, v0x142e8f110_199, v0x142e8f110_200, v0x142e8f110_201, v0x142e8f110_202;
v0x142e8f110_203 .array/port v0x142e8f110, 203;
v0x142e8f110_204 .array/port v0x142e8f110, 204;
v0x142e8f110_205 .array/port v0x142e8f110, 205;
v0x142e8f110_206 .array/port v0x142e8f110, 206;
E_0x142e2b8f0/53 .event anyedge, v0x142e8f110_203, v0x142e8f110_204, v0x142e8f110_205, v0x142e8f110_206;
v0x142e8f110_207 .array/port v0x142e8f110, 207;
v0x142e8f110_208 .array/port v0x142e8f110, 208;
v0x142e8f110_209 .array/port v0x142e8f110, 209;
v0x142e8f110_210 .array/port v0x142e8f110, 210;
E_0x142e2b8f0/54 .event anyedge, v0x142e8f110_207, v0x142e8f110_208, v0x142e8f110_209, v0x142e8f110_210;
v0x142e8f110_211 .array/port v0x142e8f110, 211;
v0x142e8f110_212 .array/port v0x142e8f110, 212;
v0x142e8f110_213 .array/port v0x142e8f110, 213;
v0x142e8f110_214 .array/port v0x142e8f110, 214;
E_0x142e2b8f0/55 .event anyedge, v0x142e8f110_211, v0x142e8f110_212, v0x142e8f110_213, v0x142e8f110_214;
v0x142e8f110_215 .array/port v0x142e8f110, 215;
v0x142e8f110_216 .array/port v0x142e8f110, 216;
v0x142e8f110_217 .array/port v0x142e8f110, 217;
v0x142e8f110_218 .array/port v0x142e8f110, 218;
E_0x142e2b8f0/56 .event anyedge, v0x142e8f110_215, v0x142e8f110_216, v0x142e8f110_217, v0x142e8f110_218;
v0x142e8f110_219 .array/port v0x142e8f110, 219;
v0x142e8f110_220 .array/port v0x142e8f110, 220;
v0x142e8f110_221 .array/port v0x142e8f110, 221;
v0x142e8f110_222 .array/port v0x142e8f110, 222;
E_0x142e2b8f0/57 .event anyedge, v0x142e8f110_219, v0x142e8f110_220, v0x142e8f110_221, v0x142e8f110_222;
v0x142e8f110_223 .array/port v0x142e8f110, 223;
v0x142e8f110_224 .array/port v0x142e8f110, 224;
v0x142e8f110_225 .array/port v0x142e8f110, 225;
v0x142e8f110_226 .array/port v0x142e8f110, 226;
E_0x142e2b8f0/58 .event anyedge, v0x142e8f110_223, v0x142e8f110_224, v0x142e8f110_225, v0x142e8f110_226;
v0x142e8f110_227 .array/port v0x142e8f110, 227;
v0x142e8f110_228 .array/port v0x142e8f110, 228;
v0x142e8f110_229 .array/port v0x142e8f110, 229;
v0x142e8f110_230 .array/port v0x142e8f110, 230;
E_0x142e2b8f0/59 .event anyedge, v0x142e8f110_227, v0x142e8f110_228, v0x142e8f110_229, v0x142e8f110_230;
v0x142e8f110_231 .array/port v0x142e8f110, 231;
v0x142e8f110_232 .array/port v0x142e8f110, 232;
v0x142e8f110_233 .array/port v0x142e8f110, 233;
v0x142e8f110_234 .array/port v0x142e8f110, 234;
E_0x142e2b8f0/60 .event anyedge, v0x142e8f110_231, v0x142e8f110_232, v0x142e8f110_233, v0x142e8f110_234;
v0x142e8f110_235 .array/port v0x142e8f110, 235;
v0x142e8f110_236 .array/port v0x142e8f110, 236;
v0x142e8f110_237 .array/port v0x142e8f110, 237;
v0x142e8f110_238 .array/port v0x142e8f110, 238;
E_0x142e2b8f0/61 .event anyedge, v0x142e8f110_235, v0x142e8f110_236, v0x142e8f110_237, v0x142e8f110_238;
v0x142e8f110_239 .array/port v0x142e8f110, 239;
v0x142e8f110_240 .array/port v0x142e8f110, 240;
v0x142e8f110_241 .array/port v0x142e8f110, 241;
v0x142e8f110_242 .array/port v0x142e8f110, 242;
E_0x142e2b8f0/62 .event anyedge, v0x142e8f110_239, v0x142e8f110_240, v0x142e8f110_241, v0x142e8f110_242;
v0x142e8f110_243 .array/port v0x142e8f110, 243;
v0x142e8f110_244 .array/port v0x142e8f110, 244;
v0x142e8f110_245 .array/port v0x142e8f110, 245;
v0x142e8f110_246 .array/port v0x142e8f110, 246;
E_0x142e2b8f0/63 .event anyedge, v0x142e8f110_243, v0x142e8f110_244, v0x142e8f110_245, v0x142e8f110_246;
v0x142e8f110_247 .array/port v0x142e8f110, 247;
v0x142e8f110_248 .array/port v0x142e8f110, 248;
v0x142e8f110_249 .array/port v0x142e8f110, 249;
v0x142e8f110_250 .array/port v0x142e8f110, 250;
E_0x142e2b8f0/64 .event anyedge, v0x142e8f110_247, v0x142e8f110_248, v0x142e8f110_249, v0x142e8f110_250;
v0x142e8f110_251 .array/port v0x142e8f110, 251;
v0x142e8f110_252 .array/port v0x142e8f110, 252;
v0x142e8f110_253 .array/port v0x142e8f110, 253;
v0x142e8f110_254 .array/port v0x142e8f110, 254;
E_0x142e2b8f0/65 .event anyedge, v0x142e8f110_251, v0x142e8f110_252, v0x142e8f110_253, v0x142e8f110_254;
v0x142e8f110_255 .array/port v0x142e8f110, 255;
E_0x142e2b8f0/66 .event anyedge, v0x142e8f110_255;
E_0x142e2b8f0 .event/or E_0x142e2b8f0/0, E_0x142e2b8f0/1, E_0x142e2b8f0/2, E_0x142e2b8f0/3, E_0x142e2b8f0/4, E_0x142e2b8f0/5, E_0x142e2b8f0/6, E_0x142e2b8f0/7, E_0x142e2b8f0/8, E_0x142e2b8f0/9, E_0x142e2b8f0/10, E_0x142e2b8f0/11, E_0x142e2b8f0/12, E_0x142e2b8f0/13, E_0x142e2b8f0/14, E_0x142e2b8f0/15, E_0x142e2b8f0/16, E_0x142e2b8f0/17, E_0x142e2b8f0/18, E_0x142e2b8f0/19, E_0x142e2b8f0/20, E_0x142e2b8f0/21, E_0x142e2b8f0/22, E_0x142e2b8f0/23, E_0x142e2b8f0/24, E_0x142e2b8f0/25, E_0x142e2b8f0/26, E_0x142e2b8f0/27, E_0x142e2b8f0/28, E_0x142e2b8f0/29, E_0x142e2b8f0/30, E_0x142e2b8f0/31, E_0x142e2b8f0/32, E_0x142e2b8f0/33, E_0x142e2b8f0/34, E_0x142e2b8f0/35, E_0x142e2b8f0/36, E_0x142e2b8f0/37, E_0x142e2b8f0/38, E_0x142e2b8f0/39, E_0x142e2b8f0/40, E_0x142e2b8f0/41, E_0x142e2b8f0/42, E_0x142e2b8f0/43, E_0x142e2b8f0/44, E_0x142e2b8f0/45, E_0x142e2b8f0/46, E_0x142e2b8f0/47, E_0x142e2b8f0/48, E_0x142e2b8f0/49, E_0x142e2b8f0/50, E_0x142e2b8f0/51, E_0x142e2b8f0/52, E_0x142e2b8f0/53, E_0x142e2b8f0/54, E_0x142e2b8f0/55, E_0x142e2b8f0/56, E_0x142e2b8f0/57, E_0x142e2b8f0/58, E_0x142e2b8f0/59, E_0x142e2b8f0/60, E_0x142e2b8f0/61, E_0x142e2b8f0/62, E_0x142e2b8f0/63, E_0x142e2b8f0/64, E_0x142e2b8f0/65, E_0x142e2b8f0/66;
E_0x142e144e0/0 .event negedge, v0x142e90a20_0;
E_0x142e144e0/1 .event posedge, v0x142e90250_0;
E_0x142e144e0 .event/or E_0x142e144e0/0, E_0x142e144e0/1;
L_0x142e95050 .part v0x142e91b90_0, 26, 6;
L_0x142e95130 .part v0x142e91b90_0, 18, 8;
L_0x142e95230 .part v0x142e91b90_0, 10, 8;
L_0x142e952f0 .part v0x142e91b90_0, 2, 8;
L_0x142e95430 .part v0x142e91b90_0, 0, 2;
L_0x142e954f0 .reduce/nor v0x142e94860_0;
L_0x142e955d0 .reduce/nor v0x142e94e10_0;
L_0x142e956b0 .reduce/nor v0x142e94310_0;
L_0x142e95790 .concat8 [ 1 1 1 1], L_0x142e954f0, L_0x142e955d0, L_0x142e956b0, L_0x142e95970;
L_0x142e95970 .reduce/nor v0x142e94fc0_0;
L_0x142e961a0 .functor MUXZ 2, L_0x1480880a0, L_0x148088058, v0x142e90d40_0, C4<>;
L_0x142e962e0 .functor MUXZ 2, L_0x142e961a0, L_0x148088010, L_0x142e95e50, C4<>;
S_0x142e1a310 .scope function.vec4.s32, "make_instr" "make_instr" 2 53, 2 53 0, S_0x142e614c0;
 .timescale -9 -12;
v0x142e93d00_0 .var "arg1", 7 0;
v0x142e93d90_0 .var "arg2", 7 0;
v0x142e93e20_0 .var "arg3", 7 0;
v0x142e93eb0_0 .var "flags", 1 0;
; Variable make_instr is vec4 return value of scope S_0x142e1a310
v0x142e94040_0 .var "opcode", 5 0;
TD_test_control_signals.make_instr ;
    %load/vec4 v0x142e94040_0;
    %load/vec4 v0x142e93d00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142e93d90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142e93e20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x142e93eb0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to make_instr (store_vec4_to_lval)
    %end;
    .scope S_0x142e61ec0;
T_1 ;
    %wait E_0x142e144e0;
    %load/vec4 v0x142e90a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x142e908d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x142e91e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x142e91900_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x142e908d0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x142e91d90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.7, 10;
    %load/vec4 v0x142e915d0_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x142e92010_0;
    %nor/r;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x142e908d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x142e908d0_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x142e61ec0;
T_2 ;
    %wait E_0x142e144e0;
    %load/vec4 v0x142e90a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x142e91b90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x142e91af0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x142e915d0_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x142e91900_0;
    %assign/vec4 v0x142e91b90_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x142e61ec0;
T_3 ;
    %wait E_0x142e144e0;
    %load/vec4 v0x142e90a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e91710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x142e91520_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x142e91470_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x142e91110_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x142e911c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x142e91270_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x142e91320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e917b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e91070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e91670_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x142e913d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e91710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x142e91520_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x142e91470_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x142e91110_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x142e911c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x142e91270_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x142e91320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e917b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e91070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e91670_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x142e915d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x142e91710_0, 0;
    %load/vec4 v0x142e908d0_0;
    %assign/vec4 v0x142e91520_0, 0;
    %load/vec4 v0x142e91c40_0;
    %assign/vec4 v0x142e91470_0, 0;
    %load/vec4 v0x142e8ec30_0;
    %assign/vec4 v0x142e91110_0, 0;
    %load/vec4 v0x142e8ece0_0;
    %assign/vec4 v0x142e911c0_0, 0;
    %load/vec4 v0x142e8ee70_0;
    %assign/vec4 v0x142e91270_0, 0;
    %load/vec4 v0x142e90e80_0;
    %assign/vec4 v0x142e91320_0, 0;
    %load/vec4 v0x142e933d0_0;
    %assign/vec4 v0x142e917b0_0, 0;
    %load/vec4 v0x142e8ea50_0;
    %assign/vec4 v0x142e91070_0, 0;
    %load/vec4 v0x142e92930_0;
    %assign/vec4 v0x142e91670_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x142e61ec0;
T_4 ;
    %wait E_0x142e144e0;
    %load/vec4 v0x142e90a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e933d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e8ea50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e92930_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x142e90d40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x142e90bf0_0;
    %pushi/vec4 48, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x142e933d0_0;
    %inv;
    %assign/vec4 v0x142e933d0_0, 0;
    %load/vec4 v0x142e8ea50_0;
    %inv;
    %assign/vec4 v0x142e8ea50_0, 0;
    %load/vec4 v0x142e92930_0;
    %inv;
    %assign/vec4 v0x142e92930_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x142e61ec0;
T_5 ;
    %wait E_0x142e144e0;
    %load/vec4 v0x142e90a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142e8f060_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x142e8f060_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x142e8f060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142e8f110, 0, 4;
    %load/vec4 v0x142e8f060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x142e8f060_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x142e901b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x142e8efb0_0;
    %load/vec4 v0x142e8ef00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142e8f110, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x142e61ec0;
T_6 ;
    %wait E_0x142e144e0;
    %load/vec4 v0x142e90a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e91ec0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x142e91f60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x142e922b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x142e92210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x142e91ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x142e91ec0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x142e91f60_0, 0;
    %load/vec4 v0x142e920b0_0;
    %assign/vec4 v0x142e922b0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x142e92dd0_0;
    %load/vec4 v0x142e922b0_0;
    %and;
    %load/vec4 v0x142e922b0_0;
    %cmp/e;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e91ec0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x142e92160_0;
    %load/vec4 v0x142e91f60_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.8, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e91ec0_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x142e91f60_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x142e91f60_0, 0;
T_6.9 ;
T_6.7 ;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e91ec0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x142e61ec0;
T_7 ;
    %wait E_0x142e144e0;
    %load/vec4 v0x142e90a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e90d40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x142e90bf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x142e90830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x142e8ed90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x142e90ac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x142e90b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e90de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e90790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x142e90ca0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x142e91710_0;
    %assign/vec4 v0x142e90d40_0, 0;
    %load/vec4 v0x142e91470_0;
    %assign/vec4 v0x142e90bf0_0, 0;
    %load/vec4 v0x142e91110_0;
    %assign/vec4 v0x142e90830_0, 0;
    %load/vec4 v0x142e911c0_0;
    %assign/vec4 v0x142e8ed90_0, 0;
    %load/vec4 v0x142e91270_0;
    %assign/vec4 v0x142e90ac0_0, 0;
    %load/vec4 v0x142e91320_0;
    %assign/vec4 v0x142e90b50_0, 0;
    %load/vec4 v0x142e917b0_0;
    %assign/vec4 v0x142e90de0_0, 0;
    %load/vec4 v0x142e91070_0;
    %assign/vec4 v0x142e90790_0, 0;
    %load/vec4 v0x142e91670_0;
    %assign/vec4 v0x142e90ca0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x142e61ec0;
T_8 ;
    %wait E_0x142e2b8f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e91e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e913d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e92750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142e92550_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x142e92600_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e926b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e927f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x142e92360_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e92410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e92b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e92d30_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x142e929d0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x142e92bd0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x142e92a80_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x142e92c80_0, 0, 9;
    %load/vec4 v0x142e90ca0_0;
    %store/vec4 v0x142e92890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e93660_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x142e935b0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e93510_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x142e93700_0, 0, 8;
    %load/vec4 v0x142e90de0_0;
    %store/vec4 v0x142e93330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e8eb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e8eaf0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x142e8e900_0, 0, 8;
    %load/vec4 v0x142e90790_0;
    %store/vec4 v0x142e8e9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e93290_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x142e93080_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x142e92f20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x142e93130_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x142e92fd0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x142e931e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e90640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e90440_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x142e906e0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x142e90590_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142e904e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e92210_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x142e920b0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x142e92160_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e901b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x142e8ef00_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x142e8efb0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e90f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e919b0_0, 0, 1;
    %load/vec4 v0x142e90d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x142e90bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e90640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e90440_0, 0, 1;
    %load/vec4 v0x142e90830_0;
    %store/vec4 v0x142e906e0_0, 0, 8;
    %load/vec4 v0x142e8ed90_0;
    %load/vec4 v0x142e90ac0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e90590_0, 0, 16;
    %load/vec4 v0x142e90b50_0;
    %store/vec4 v0x142e904e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e90640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e90440_0, 0, 1;
    %load/vec4 v0x142e90830_0;
    %store/vec4 v0x142e906e0_0, 0, 8;
    %load/vec4 v0x142e8ed90_0;
    %load/vec4 v0x142e90ac0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e90590_0, 0, 16;
    %load/vec4 v0x142e90b50_0;
    %store/vec4 v0x142e904e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e93660_0, 0, 1;
    %load/vec4 v0x142e90830_0;
    %pad/u 24;
    %muli 65536, 0, 24;
    %store/vec4 v0x142e935b0_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e93510_0, 0, 1;
    %load/vec4 v0x142e8ed90_0;
    %store/vec4 v0x142e93700_0, 0, 8;
    %load/vec4 v0x142e90b50_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x142e93330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92b30_0, 0, 1;
    %load/vec4 v0x142e90ca0_0;
    %load/vec4 v0x142e90830_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e929d0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x142e8ed90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e92a80_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92d30_0, 0, 1;
    %load/vec4 v0x142e90ca0_0;
    %inv;
    %load/vec4 v0x142e90830_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e92bd0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x142e8ed90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e92c80_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142e92550_0, 0, 2;
    %load/vec4 v0x142e90ac0_0;
    %store/vec4 v0x142e92600_0, 0, 8;
    %load/vec4 v0x142e90b50_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x142e926b0_0, 0, 1;
    %load/vec4 v0x142e90b50_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x142e927f0_0, 0, 1;
    %load/vec4 v0x142e8ed90_0;
    %store/vec4 v0x142e92360_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92b30_0, 0, 1;
    %load/vec4 v0x142e90ca0_0;
    %load/vec4 v0x142e90830_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e929d0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x142e92a80_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e8eb90_0, 0, 1;
    %load/vec4 v0x142e8ed90_0;
    %store/vec4 v0x142e8e900_0, 0, 8;
    %load/vec4 v0x142e90790_0;
    %store/vec4 v0x142e8e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92750_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x142e92550_0, 0, 2;
    %load/vec4 v0x142e90ac0_0;
    %store/vec4 v0x142e92600_0, 0, 8;
    %load/vec4 v0x142e90b50_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x142e926b0_0, 0, 1;
    %load/vec4 v0x142e90b50_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x142e927f0_0, 0, 1;
    %load/vec4 v0x142e8ed90_0;
    %store/vec4 v0x142e92360_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92b30_0, 0, 1;
    %load/vec4 v0x142e90ca0_0;
    %load/vec4 v0x142e90830_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e929d0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x142e92a80_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e8eb90_0, 0, 1;
    %load/vec4 v0x142e8ed90_0;
    %store/vec4 v0x142e8e900_0, 0, 8;
    %load/vec4 v0x142e90790_0;
    %store/vec4 v0x142e8e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92750_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x142e92550_0, 0, 2;
    %load/vec4 v0x142e90ac0_0;
    %store/vec4 v0x142e92600_0, 0, 8;
    %load/vec4 v0x142e90b50_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x142e926b0_0, 0, 1;
    %load/vec4 v0x142e90b50_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x142e927f0_0, 0, 1;
    %load/vec4 v0x142e8ed90_0;
    %store/vec4 v0x142e92360_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e92410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92b30_0, 0, 1;
    %load/vec4 v0x142e90ca0_0;
    %load/vec4 v0x142e90830_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e929d0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x142e92a80_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e8eb90_0, 0, 1;
    %load/vec4 v0x142e8ed90_0;
    %store/vec4 v0x142e8e900_0, 0, 8;
    %load/vec4 v0x142e90790_0;
    %store/vec4 v0x142e8e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e93290_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x142e93080_0, 0, 4;
    %load/vec4 v0x142e90830_0;
    %store/vec4 v0x142e92f20_0, 0, 8;
    %load/vec4 v0x142e8ed90_0;
    %store/vec4 v0x142e93130_0, 0, 8;
    %load/vec4 v0x142e90ac0_0;
    %store/vec4 v0x142e92fd0_0, 0, 8;
    %load/vec4 v0x142e90b50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_8.24, 8;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x142e90b50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x142e8f110, 4;
    %jmp/1 T_8.25, 8;
T_8.24 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_8.25, 8;
 ; End of false expr.
    %blend;
T_8.25;
    %store/vec4 v0x142e931e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e8eaf0_0, 0, 1;
    %load/vec4 v0x142e90830_0;
    %store/vec4 v0x142e8e900_0, 0, 8;
    %load/vec4 v0x142e90790_0;
    %inv;
    %store/vec4 v0x142e8e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92d30_0, 0, 1;
    %load/vec4 v0x142e90ca0_0;
    %inv;
    %load/vec4 v0x142e8ed90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e92bd0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x142e92c80_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e93290_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x142e93080_0, 0, 4;
    %load/vec4 v0x142e90830_0;
    %store/vec4 v0x142e92f20_0, 0, 8;
    %load/vec4 v0x142e8ed90_0;
    %store/vec4 v0x142e93130_0, 0, 8;
    %load/vec4 v0x142e90ac0_0;
    %store/vec4 v0x142e92fd0_0, 0, 8;
    %load/vec4 v0x142e90b50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_8.26, 8;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x142e90b50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x142e8f110, 4;
    %jmp/1 T_8.27, 8;
T_8.26 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_8.27, 8;
 ; End of false expr.
    %blend;
T_8.27;
    %store/vec4 v0x142e931e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e8eaf0_0, 0, 1;
    %load/vec4 v0x142e90830_0;
    %store/vec4 v0x142e8e900_0, 0, 8;
    %load/vec4 v0x142e90790_0;
    %inv;
    %store/vec4 v0x142e8e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92d30_0, 0, 1;
    %load/vec4 v0x142e90ca0_0;
    %inv;
    %load/vec4 v0x142e8ed90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e92bd0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x142e92c80_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e93290_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x142e93080_0, 0, 4;
    %load/vec4 v0x142e90830_0;
    %store/vec4 v0x142e92f20_0, 0, 8;
    %load/vec4 v0x142e8ed90_0;
    %store/vec4 v0x142e93130_0, 0, 8;
    %load/vec4 v0x142e90ac0_0;
    %store/vec4 v0x142e92fd0_0, 0, 8;
    %load/vec4 v0x142e90b50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_8.28, 8;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x142e90b50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x142e8f110, 4;
    %jmp/1 T_8.29, 8;
T_8.28 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_8.29, 8;
 ; End of false expr.
    %blend;
T_8.29;
    %store/vec4 v0x142e931e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e8eaf0_0, 0, 1;
    %load/vec4 v0x142e90830_0;
    %store/vec4 v0x142e8e900_0, 0, 8;
    %load/vec4 v0x142e90790_0;
    %inv;
    %store/vec4 v0x142e8e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92d30_0, 0, 1;
    %load/vec4 v0x142e90ca0_0;
    %inv;
    %load/vec4 v0x142e8ed90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e92bd0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x142e92c80_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e93290_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x142e93080_0, 0, 4;
    %load/vec4 v0x142e90830_0;
    %store/vec4 v0x142e92f20_0, 0, 8;
    %load/vec4 v0x142e8ed90_0;
    %store/vec4 v0x142e93130_0, 0, 8;
    %load/vec4 v0x142e90ac0_0;
    %store/vec4 v0x142e92fd0_0, 0, 8;
    %load/vec4 v0x142e90b50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_8.30, 8;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x142e90b50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x142e8f110, 4;
    %jmp/1 T_8.31, 8;
T_8.30 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_8.31, 8;
 ; End of false expr.
    %blend;
T_8.31;
    %store/vec4 v0x142e931e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e8eaf0_0, 0, 1;
    %load/vec4 v0x142e90830_0;
    %store/vec4 v0x142e8e900_0, 0, 8;
    %load/vec4 v0x142e90790_0;
    %inv;
    %store/vec4 v0x142e8e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92d30_0, 0, 1;
    %load/vec4 v0x142e90ca0_0;
    %inv;
    %load/vec4 v0x142e8ed90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e92bd0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x142e92c80_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e93290_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x142e93080_0, 0, 4;
    %load/vec4 v0x142e90830_0;
    %store/vec4 v0x142e92f20_0, 0, 8;
    %load/vec4 v0x142e8ed90_0;
    %store/vec4 v0x142e93130_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92b30_0, 0, 1;
    %load/vec4 v0x142e90ca0_0;
    %load/vec4 v0x142e90830_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e929d0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x142e92a80_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92d30_0, 0, 1;
    %load/vec4 v0x142e90ca0_0;
    %inv;
    %load/vec4 v0x142e8ed90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e92bd0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x142e92c80_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e93290_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x142e93080_0, 0, 4;
    %load/vec4 v0x142e90830_0;
    %store/vec4 v0x142e92f20_0, 0, 8;
    %load/vec4 v0x142e8ed90_0;
    %store/vec4 v0x142e93130_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92b30_0, 0, 1;
    %load/vec4 v0x142e90ca0_0;
    %load/vec4 v0x142e90830_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e929d0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x142e92a80_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92d30_0, 0, 1;
    %load/vec4 v0x142e90ca0_0;
    %inv;
    %load/vec4 v0x142e8ed90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e92bd0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x142e92c80_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e93290_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x142e93080_0, 0, 4;
    %load/vec4 v0x142e90830_0;
    %store/vec4 v0x142e92f20_0, 0, 8;
    %load/vec4 v0x142e8ed90_0;
    %store/vec4 v0x142e93130_0, 0, 8;
    %load/vec4 v0x142e90ac0_0;
    %store/vec4 v0x142e92fd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e8eaf0_0, 0, 1;
    %load/vec4 v0x142e90830_0;
    %store/vec4 v0x142e8e900_0, 0, 8;
    %load/vec4 v0x142e90790_0;
    %inv;
    %store/vec4 v0x142e8e9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92b30_0, 0, 1;
    %load/vec4 v0x142e90ca0_0;
    %load/vec4 v0x142e8ed90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e929d0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x142e92a80_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92d30_0, 0, 1;
    %load/vec4 v0x142e90ca0_0;
    %inv;
    %load/vec4 v0x142e8ed90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e92bd0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x142e92c80_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e93290_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x142e93080_0, 0, 4;
    %load/vec4 v0x142e90830_0;
    %store/vec4 v0x142e92f20_0, 0, 8;
    %load/vec4 v0x142e8ed90_0;
    %store/vec4 v0x142e93130_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x142e90ac0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e931e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92b30_0, 0, 1;
    %load/vec4 v0x142e90ca0_0;
    %load/vec4 v0x142e90830_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e929d0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x142e92a80_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92d30_0, 0, 1;
    %load/vec4 v0x142e90ca0_0;
    %inv;
    %load/vec4 v0x142e8ed90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e92bd0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x142e92c80_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e92210_0, 0, 1;
    %load/vec4 v0x142e90830_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x142e920b0_0, 0, 4;
    %load/vec4 v0x142e8ed90_0;
    %load/vec4 v0x142e90ac0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e92160_0, 0, 16;
    %load/vec4 v0x142e90de0_0;
    %inv;
    %store/vec4 v0x142e93330_0, 0, 1;
    %load/vec4 v0x142e90790_0;
    %inv;
    %store/vec4 v0x142e8e9b0_0, 0, 1;
    %load/vec4 v0x142e90ca0_0;
    %inv;
    %store/vec4 v0x142e92890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e901b0_0, 0, 1;
    %load/vec4 v0x142e90830_0;
    %store/vec4 v0x142e8ef00_0, 0, 8;
    %load/vec4 v0x142e8ed90_0;
    %load/vec4 v0x142e90ac0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x142e8efb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e90f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e919b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e91d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e91af0_0, 0, 1;
    %jmp T_8.23;
T_8.23 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x142e614c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e94190_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v0x142e94190_0;
    %inv;
    %store/vec4 v0x142e94190_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x142e614c0;
T_10 ;
    %vpi_call 2 64 "$display", "Control Signal Verification Test" {0 0 0};
    %vpi_call 2 65 "$display", "=================================" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e947d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142e94490_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e94860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e94e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e94310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142e94fc0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142e947d0_0, 0, 1;
    %vpi_call 2 78 "$display", "\012Testing NOP instruction:" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142e93eb0_0, 0, 2;
    %store/vec4 v0x142e93e20_0, 0, 8;
    %store/vec4 v0x142e93d90_0, 0, 8;
    %store/vec4 v0x142e93d00_0, 0, 8;
    %store/vec4 v0x142e94040_0, 0, 6;
    %callf/vec4 TD_test_control_signals.make_instr, S_0x142e1a310;
    %store/vec4 v0x142e94490_0, 0, 32;
    %delay 30000, 0;
    %vpi_call 2 81 "$display", "NOP: pc_cnt=%b, ir_ld=%b, sys_start=%b, ub_rd_en=%b", v0x142e945f0_0, v0x142e94540_0, v0x142e948f0_0, v0x142e94b00_0 {0 0 0};
    %vpi_call 2 85 "$display", "\012Testing MATMUL instruction:" {0 0 0};
    %pushi/vec4 16, 0, 6;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %pushi/vec4 4, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142e93eb0_0, 0, 2;
    %store/vec4 v0x142e93e20_0, 0, 8;
    %store/vec4 v0x142e93d90_0, 0, 8;
    %store/vec4 v0x142e93d00_0, 0, 8;
    %store/vec4 v0x142e94040_0, 0, 6;
    %callf/vec4 TD_test_control_signals.make_instr, S_0x142e1a310;
    %store/vec4 v0x142e94490_0, 0, 32;
    %delay 30000, 0;
    %vpi_call 2 88 "$display", "MATMUL: sys_start=%b, ub_rd_en=%b, ub_rd_addr=0x%h, ub_buf_sel=%b", v0x142e948f0_0, v0x142e94b00_0, v0x142e94a50_0, v0x142e949a0_0 {0 0 0};
    %vpi_call 2 92 "$display", "\012Testing RELU instruction:" {0 0 0};
    %pushi/vec4 24, 0, 6;
    %pushi/vec4 32, 0, 8;
    %pushi/vec4 64, 0, 8;
    %pushi/vec4 4, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142e93eb0_0, 0, 2;
    %store/vec4 v0x142e93e20_0, 0, 8;
    %store/vec4 v0x142e93d90_0, 0, 8;
    %store/vec4 v0x142e93d00_0, 0, 8;
    %store/vec4 v0x142e94040_0, 0, 6;
    %callf/vec4 TD_test_control_signals.make_instr, S_0x142e1a310;
    %store/vec4 v0x142e94490_0, 0, 32;
    %delay 30000, 0;
    %vpi_call 2 95 "$display", "RELU: vpu_start=%b, ub_wr_en=%b, ub_wr_addr=0x%h, ub_buf_sel=%b", v0x142e94ea0_0, v0x142e94c60_0, v0x142e94bb0_0, v0x142e949a0_0 {0 0 0};
    %vpi_call 2 99 "$display", "\012Testing SYNC instruction:" {0 0 0};
    %pushi/vec4 48, 0, 6;
    %pushi/vec4 3, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142e93eb0_0, 0, 2;
    %store/vec4 v0x142e93e20_0, 0, 8;
    %store/vec4 v0x142e93d90_0, 0, 8;
    %store/vec4 v0x142e93d00_0, 0, 8;
    %store/vec4 v0x142e94040_0, 0, 6;
    %callf/vec4 TD_test_control_signals.make_instr, S_0x142e1a310;
    %store/vec4 v0x142e94490_0, 0, 32;
    %delay 30000, 0;
    %vpi_call 2 102 "$display", "SYNC: pipeline_stall=%b, ub_buf_sel=%b, acc_buf_sel=%b, wt_buf_sel=%b", v0x142e946a0_0, v0x142e949a0_0, v0x142e940f0_0, v0x142e94f30_0 {0 0 0};
    %vpi_call 2 106 "$display", "\012Testing RD_HOST_MEM instruction:" {0 0 0};
    %pushi/vec4 1, 0, 6;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142e93eb0_0, 0, 2;
    %store/vec4 v0x142e93e20_0, 0, 8;
    %store/vec4 v0x142e93d90_0, 0, 8;
    %store/vec4 v0x142e93d00_0, 0, 8;
    %store/vec4 v0x142e94040_0, 0, 6;
    %callf/vec4 TD_test_control_signals.make_instr, S_0x142e1a310;
    %store/vec4 v0x142e94490_0, 0, 32;
    %delay 30000, 0;
    %vpi_call 2 109 "$display", "RD_HOST_MEM: dma_start=%b, ub_buf_sel=%b", v0x142e943c0_0, v0x142e949a0_0 {0 0 0};
    %vpi_call 2 111 "$display", "\012Control signal test completed!" {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 112 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x142e614c0;
T_11 ;
    %wait E_0x142e5f0c0;
    %load/vec4 v0x142e947d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x142e94240_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 2 118 "$display", "Time %0t: Stage=%b, Stall=%b", $time, v0x142e94240_0, v0x142e946a0_0 {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sim/test_control_signals.v";
    "rtl/tpu_controller.sv";
