CADENCE IHNL01070
$model
16nm/DFlop/schematic 16nm/DFlop/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_HS_Cordic_Test_config/0 DFlop
16nm/nand_1x/schematic 16nm/nand_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_HS_Cordic_Test_config/0 nand_1x
16nm/inv_1x/schematic 16nm/inv_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_HS_Cordic_Test_config/0 inv_1x
16nm/TH22/schematic 16nm/TH22/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_HS_Cordic_Test_config/0 TH22
16nm_Tests/HS_Dual_Cordic_Test/schematic 16nm_Tests/HS_Dual_Cordic_Test/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_HS_Cordic_Test_config/1 HS_Dual_Cordic_Test
16nm/HS_Cordic/schematic 16nm/HS_Cordic/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_HS_Cordic_Test_config/0 HS_Cordic
16nm/nand3_1x/schematic 16nm/nand3_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_HS_Cordic_Test_config/0 nand3_1x
16nm/HS_CordicFIFO/schematic 16nm/HS_CordicFIFO/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_HS_Cordic_Test_config/0 HS_CordicFIFO
16nm/inv_1xt/schematic 16nm/inv_1xt/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_HS_Cordic_Test_config/0 inv_1xt
$endmodel
$net
vdd! vdd!
gnd! 0
vcc! vcc!
$endnet
$param
vdd vdd
vcc vcc
$endparam
