// Modified by Princeton University on June 9th, 2015
// ========== Copyright Header Begin ==========================================
// 
// OpenSPARC T1 Processor File: tlu_extended.diaglist
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
// 
// The above named program is free software; you can redistribute it and/or
// modify it under the terms of the GNU General Public
// License version 2 as published by the Free Software Foundation.
// 
// The above named program is distributed in the hope that it will be 
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
// General Public License for more details.
// 
// You should have received a copy of the GNU General Public
// License along with this work; if not, write to the Free Software
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
// 
// ========== Copyright Header End ============================================
<princeton_tlu_extended> 
<runargs -max_cycle=5000000 -sim_run_args=+softint_off=1 -rtl_timeout=500000 -midas_args=-DSYNC_THREADS -midas_args=-DTHREAD_COUNT=4>


// Following diags can be run on "ciop" with -midas_args=-DTHREAD_COUNT=4

tlu_multi_mix_2_hwint_s0_1      -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_1.s
tlu_multi_mix_2_hwint_s0_12     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_12.s
tlu_multi_mix_2_hwint_s0_14     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_14.s
tlu_multi_mix_2_hwint_s0_18     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_18.s
tlu_multi_mix_2_hwint_s0_20     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_20.s
tlu_multi_mix_2_hwint_s0_27     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_27.s
tlu_multi_mix_2_hwint_s0_3.     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_3.s
tlu_multi_mix_2_hwint_s0_33     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_33.s
tlu_multi_mix_2_hwint_s0_39     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_39.s
tlu_multi_mix_2_hwint_s0_40     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_40.s
tlu_multi_mix_2_hwint_s0_41     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_41.s
tlu_multi_mix_2_hwint_s0_53     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_53.s
tlu_multi_mix_2_hwint_s0_6      -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_6.s
tlu_multi_mix_2_hwint_s0_65     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_65.s
tlu_multi_mix_2_hwint_s0_66     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_66.s
tlu_multi_mix_2_hwint_s0_69     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_69.s
tlu_multi_mix_2_hwint_s0_72     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_72.s
tlu_multi_mix_2_hwint_s0_73     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_73.s
tlu_multi_mix_2_hwint_s0_74     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_74.s
tlu_multi_mix_2_hwint_s0_77     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_77.s
tlu_multi_mix_2_hwint_s0_88     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	tlu_multi_mix_2_hwint_s0_88.s -sim_run_args=+no_mmu_reg_cmp=1
tlu_multi_mix_2_hwint_s0_89     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_89.s
tlu_multi_mix_2_hwint_s0_9      -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_9.s
tlu_multi_mix_2_hwint_s0_92     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	tlu_multi_mix_2_hwint_s0_92.s -sim_run_args=+no_mmu_reg_cmp=1
tlu_multi_mix_2_hwint_s0_93     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_93.s
tlu_multi_mix_2_thint_s0_1      -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_1.s
tlu_multi_mix_2_thint_s0_14     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_14.s
tlu_multi_mix_2_thint_s0_16     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_16.s
tlu_multi_mix_2_thint_s0_28     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_28.s
tlu_multi_mix_2_thint_s0_29     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_29.s
tlu_multi_mix_2_thint_s0_33     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_33.s
tlu_multi_mix_2_thint_s0_37     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_37.s
tlu_multi_mix_2_thint_s0_40     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_40.s
tlu_multi_mix_2_thint_s0_42     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_42.s
tlu_multi_mix_2_thint_s0_5      -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_5.s
tlu_multi_mix_2_thint_s0_50     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_50.s
tlu_multi_mix_2_thint_s0_52     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_52.s
tlu_multi_mix_2_thint_s0_61     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_61.s
tlu_multi_mix_2_thint_s0_70     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_70.s
tlu_multi_mix_2_thint_s0_72     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_72.s
tlu_multi_mix_2_thint_s0_82     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_82.s
tlu_multi_mix_2_thint_s0_83     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_83.s
tlu_multi_mix_2_thint_s0_85     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_85.s
tlu_multi_mix_2_thint_s0_87     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_87.s
tlu_multi_mix_2_thint_s0_95     -midas_args=-DTHREAD_COUNT=4	-finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_95.s
// Following diags can BOT be run on "ciop"

tlu_multi_mix_2_hwint_s0_1      -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_1.s
tlu_multi_mix_2_hwint_s0_12     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_12.s
tlu_multi_mix_2_hwint_s0_14     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_14.s
tlu_multi_mix_2_hwint_s0_18     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_18.s
tlu_multi_mix_2_hwint_s0_20     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_20.s
tlu_multi_mix_2_hwint_s0_27     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_27.s
tlu_multi_mix_2_hwint_s0_3.     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_3.s
tlu_multi_mix_2_hwint_s0_33     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_33.s
tlu_multi_mix_2_hwint_s0_39     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_39.s
tlu_multi_mix_2_hwint_s0_41     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_41.s
tlu_multi_mix_2_hwint_s0_53     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_53.s
tlu_multi_mix_2_hwint_s0_6      -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_6.s
tlu_multi_mix_2_hwint_s0_65     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_65.s
tlu_multi_mix_2_hwint_s0_66     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_66.s
tlu_multi_mix_2_hwint_s0_69     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_69.s
tlu_multi_mix_2_hwint_s0_72     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_72.s
tlu_multi_mix_2_hwint_s0_73     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_73.s
tlu_multi_mix_2_hwint_s0_74     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_74.s
tlu_multi_mix_2_hwint_s0_77     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_77.s
tlu_multi_mix_2_hwint_s0_88     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_88.s
tlu_multi_mix_2_hwint_s0_89     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_89.s
tlu_multi_mix_2_hwint_s0_9      -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_9.s
tlu_multi_mix_2_hwint_s0_92     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_92.s
tlu_multi_mix_2_hwint_s0_93     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_hwint_s0_93.s
tlu_multi_mix_2_thint_s0_1      -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_1.s
tlu_multi_mix_2_thint_s0_14     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_14.s
tlu_multi_mix_2_thint_s0_16     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_16.s
tlu_multi_mix_2_thint_s0_29     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_29.s
tlu_multi_mix_2_thint_s0_33     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_33.s
tlu_multi_mix_2_thint_s0_37     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_37.s
tlu_multi_mix_2_thint_s0_40     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_40.s
tlu_multi_mix_2_thint_s0_42     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_42.s
tlu_multi_mix_2_thint_s0_5      -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_5.s
tlu_multi_mix_2_thint_s0_50     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_50.s
tlu_multi_mix_2_thint_s0_52     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_52.s
tlu_multi_mix_2_thint_s0_61     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_61.s
tlu_multi_mix_2_thint_s0_70     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_70.s
tlu_multi_mix_2_thint_s0_72     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_72.s
tlu_multi_mix_2_thint_s0_82     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_82.s
tlu_multi_mix_2_thint_s0_83     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_83.s
tlu_multi_mix_2_thint_s0_85     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_85.s
tlu_multi_mix_2_thint_s0_95     -finish_mask=33	-sim_run_args=+no_mmu_reg_cmp=1 tlu_multi_mix_2_thint_s0_95.s
</runargs>
</princeton_tlu_extended>
