// Seed: 1689055198
`define pp_6 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_6;
  always id_3 <= 1'b0;
  wire   id_7;
  string id_8;
  assign id_8 = "";
  logic id_9 = id_7[1'b0] * id_7[1'h0], id_10;
  rnmos (id_6, 1, id_4);
  logic id_11;
  logic id_12;
  logic id_13;
  type_1 id_14 (
      1,
      {id_9},
      id_12 - 1 - 1
  );
  logic id_15, id_16;
  logic id_17;
  assign id_12 = 1;
  logic id_18;
  assign id_4 = 1;
  assign id_1 = id_9;
endmodule
