#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jul 17 20:17:10 2025
# Process ID         : 2320
# Current directory  : C:/Vivado_projects/Vivado/vedic_multiplier
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent22892 C:\Vivado_projects\Vivado\vedic_multiplier\vedic_multiplier.xpr
# Log file           : C:/Vivado_projects/Vivado/vedic_multiplier/vivado.log
# Journal file       : C:/Vivado_projects/Vivado/vedic_multiplier\vivado.jou
# Running On         : Jyotsna
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12450H
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16802 MB
# Swap memory        : 1073 MB
# Total Virtual      : 17876 MB
# Available Virtual  : 4377 MB
#-----------------------------------------------------------
start_gui
open_project C:/Vivado_projects/Vivado/vedic_multiplier/vedic_multiplier.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/bhati/OneDrive/Desktop/Vivado/vedic_multiplier' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Vivado_projects/Vivado/vedic_multiplier/vedic_multiplier.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/Vivado/2024.2/data/ip'.
uopen_project: Time (s): cpu = 00:00:35 launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_multiplier_8bit'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_projects/Vivado/vedic_multiplier/vedic_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier_8bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_projects/Vivado/vedic_multiplier/vedic_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multiplier_8bit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/vedic_multiplier/vedic_multiplier.srcs/sources_1/new/adder_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_12bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/vedic_multiplier/vedic_multiplier.srcs/sources_1/new/adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/vedic_multiplier/vedic_multiplier.srcs/sources_1/new/adder_6bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_6bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/vedic_multiplier/vedic_multiplier.srcs/sources_1/new/adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/vedic_multiplier/vedic_multiplier.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/vedic_multiplier/vedic_multiplier.srcs/sources_1/new/multiply_2to2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_2to2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/vedic_multiplier/vedic_multiplier.srcs/sources_1/new/multiply_4to4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_4to4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/vedic_multiplier/vedic_multiplier.srcs/sources_1/new/multiply_8to8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_8to8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/vedic_multiplier/vedic_multiplier.srcs/sim_1/new/tb_multiplier_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/vedic_multiplier/vedic_multiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_projects/Vivado/vedic_multiplier/vedic_multiplier.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_8bit_behav xil_defaultlib.tb_multiplier_8bit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_8bit_behav xil_defaultlib.tb_multiplier_8bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.multiply_2to2
Compiling module xil_defaultlib.adder_4bit
Compiling module xil_defaultlib.adder_6bit
Compiling module xil_defaultlib.multiply_4to4
Compiling module xil_defaultlib.adder_8bit
Compiling module xil_defaultlib.adder_12bit
Compiling module xil_defaultlib.multiply_8to8
Compiling module xil_defaultlib.tb_multiplier_8bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multiplier_8bit_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1188.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_projects/Vivado/vedic_multiplier/vedic_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multiplier_8bit_behav -key {Behavioral:sim_1:Functional:tb_multiplier_8bit} -tclbatch {tb_multiplier_8bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_multiplier_8bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 a = 00000000, b=00000000, c= 0000000000000000

                 100 a = 00001010, b=00010100, c= 0000000011001000

                 200 a = 00010001, b=00001011, c= 0000000010111011

                 300 a = 11111111, b=11111111, c= 1111111000000001

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multiplier_8bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1212.684 ; gain = 24.473
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 17 20:30:49 2025...
