Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ise/ise_projects/StopWatch/stopwatch_tb_isim_beh.exe -prj /home/ise/ise_projects/StopWatch/stopwatch_tb_beh.prj work.stopwatch_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/ise_projects/StopWatch/../stopwatch.v" into library work
WARNING:HDLCompiler:327 - "/home/ise/ise_projects/StopWatch/../stopwatch.v" Line 23: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/ise/ise_projects/StopWatch/../stopwatch.v" Line 24: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "/home/ise/ise_projects/StopWatch/../stopwatch_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "/home/ise/ise_projects/StopWatch/../stopwatch.v" Line 23: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/ise/ise_projects/StopWatch/../stopwatch.v" Line 24: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Fuse Memory Usage: 94988 KB
Fuse CPU Usage: 1300 ms
Compiling module counter
Compiling module button_press_sync
Compiling module controller
Compiling module stopwatch
Compiling module _7seg_to_dec
Compiling module stopwatch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable /home/ise/ise_projects/StopWatch/stopwatch_tb_isim_beh.exe
Fuse Memory Usage: 98136 KB
Fuse CPU Usage: 1370 ms
GCC CPU Usage: 590 ms
