#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Dec 26 20:22:28 2024
# Process ID: 14744
# Current directory: D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.runs/clk_wiz_0_synth_1
# Command line: vivado.exe -log clk_wiz_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl
# Log file: D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.runs/clk_wiz_0_synth_1/clk_wiz_0.vds
# Journal file: D:/GitHub/verilog/Verilog/20241226_VGA_OV7670_RGB565/20241226_VGA_OV7670_RGB565.runs/clk_wiz_0_synth_1\vivado.jou
#-----------------------------------------------------------
source clk_wiz_0.tcl -notrace
