# Final-Project-ICTC _ TIMER-IP-DESIGN
The timer module features a high-resolution 64-bit counter supporting both free-running and periodic modes. A configurable prescaler allows flexible timing from high-frequency to long-duration applications, while the integrated APB interface ensures easy integration with ARM-based systems and complex digital designs.

**You can download the project documentation and my thesis report from the link below for reference:** https://drive.google.com/file/d/1qffMK9t-yx1JG5t6B6mj55Ywmq2DlfkS/view?usp=sharing

**ðŸ“Œ For Part 2 (Physical Design from RTL to GDSII), please visit:** https://github.com/thanhhao1905/Timer_IP_PD_Flow_Part_2



