;redcode
;assert 1
	SPL -0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @12, @10
	ADD @12, @10
	SPL <121, @107
	ADD 271, 60
	JMP @13, 6
	ADD 271, 60
	SUB @-127, 100
	SPL <121, @107
	SUB @1, @2
	SUB @1, <-1
	DJN -1, @-20
	SUB @-127, 100
	SLT 30, 909
	SUB #12, @1
	SUB #12, @1
	SUB @1, @2
	SLT 121, -320
	SUB @-127, 100
	SUB @1, @2
	SUB -7, <-120
	SUB @127, @106
	SUB @127, @106
	ADD 30, 9
	ADD 271, 60
	SUB 0, @0
	SUB @-127, 100
	DJN -1, @-20
	ADD 30, 9
	SPL 0, <402
	SPL @300, 90
	ADD 271, 60
	SUB <62, @22
	DJN -1, @-20
	SUB -7, <-120
	CMP -207, <-120
	DAT #-127, #100
	SPL 0, <402
	SPL -0, <402
	CMP @-127, 100
	DAT #0, #-1
	SPL <12, @30
	DJN -1, @-20
	SPL 0, <402
	MOV -7, <-20
	DJN -1, @-20
	SPL <12, @30
	MOV -1, <-20
	ADD 271, 60
	SUB @-127, 100
