Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'btnc' is not connected on this instance [C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sim_1/new/audio_tb.sv:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" Line 1. Module audio_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" Line 2. Module volume doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" Line 5. Module pwm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/imports/Downloads/audio_top.sv" Line 1. Module audio_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/tonegen.sv" Line 1. Module tonegen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavegen.sv" Line 2. Module sine_generator(PHASE_STEP=32'b010010110001011111100100110) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/wavetable.sv" Line 4. Module wavetable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/volume.sv" Line 2. Module volume doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Orion/Documents/GitHub/ECE385_final/audio/385-final.srcs/sources_1/new/pwm.sv" Line 5. Module pwm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.wavetable
Compiling module xil_defaultlib.sine_generator
Compiling module xil_defaultlib.sine_generator(PHASE_STEP=32'b01...
Compiling module xil_defaultlib.tonegen
Compiling module xil_defaultlib.volume
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.audio_top
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
