module reg32(rst, clk, en, e[31..0] : sr[31..0])
sr[31..0] := e[31..0] on clk reset when rst enabled when en
end module