# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do seq_rd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Document/Quartus\ II\ Project\ Files/classwork/sequ_detect {D:/Document/Quartus II Project Files/classwork/sequ_detect/sequ_detect.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:47 on Nov 27,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Document/Quartus II Project Files/classwork/sequ_detect" D:/Document/Quartus II Project Files/classwork/sequ_detect/sequ_detect.v 
# -- Compiling module sequ_detect
# 
# Top level modules:
# 	sequ_detect
# End time: 17:19:48 on Nov 27,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Document/Quartus\ II\ Project\ Files/classwork/seq_rd {D:/Document/Quartus II Project Files/classwork/seq_rd/seq_rd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:48 on Nov 27,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Document/Quartus II Project Files/classwork/seq_rd" D:/Document/Quartus II Project Files/classwork/seq_rd/seq_rd.v 
# -- Compiling module seq_rd
# 
# Top level modules:
# 	seq_rd
# End time: 17:19:48 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Document/Quartus\ II\ Project\ Files/classwork/seq_rd {D:/Document/Quartus II Project Files/classwork/seq_rd/seq_rd_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:48 on Nov 27,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Document/Quartus II Project Files/classwork/seq_rd" D:/Document/Quartus II Project Files/classwork/seq_rd/seq_rd_tb.v 
# -- Compiling module seq_rd_tb
# 
# Top level modules:
# 	seq_rd_tb
# End time: 17:19:48 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs="+acc"  seq_rd_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs=""+acc"" seq_rd_tb 
# Start time: 17:19:49 on Nov 27,2019
# Loading work.seq_rd_tb
# Loading work.seq_rd
# Loading work.sequ_detect
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/Document/Quartus II Project Files/classwork/seq_rd/seq_rd_tb.v(93)
#    Time: 48750 ns  Iteration: 0  Instance: /seq_rd_tb
# Break in Module seq_rd_tb at D:/Document/Quartus II Project Files/classwork/seq_rd/seq_rd_tb.v line 93
# End time: 17:21:54 on Nov 27,2019, Elapsed time: 0:02:05
# Errors: 0, Warnings: 0
