============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  06:02:37 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                       Type               Fanout Load Slew Delay Arrival   
                                  (Domain)                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R 
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R 
write_if_we              in port                           2  2.0    0    +0     500 R 
g211__9945/A2                                                             +0     500   
g211__9945/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R 
async_fifo_i_fifomem_inst/wclken 
  g3078__2398/A1                                                          +0     548   
  g3078__2398/ZN         INR2D0BWP16P90(timing)            2  2.1   56   +62     610 R 
  g2982__1617/B2                                                          +0     610   
  g2982__1617/ZN         IND3D0BWP16P90(timing)            4  3.8  127  +102     712 F 
  g2980/I                                                                 +0     712   
  g2980/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   41   +57     769 R 
  g2932__1881/A1                                                          +0     769   
  g2932__1881/Z          AN2D0BWP16P90(timing)             1  1.2   22   +51     820 R 
  RC_CG_HIER_INST12/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     820   
    RC_CGIC_INST/CP      setup                                       0   +60     880 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R 
---------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1120ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST12/RC_CGIC_INST/E

