Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Jun 10 03:17:40 2017
| Host         : DESKTOP-PEMQ38K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file full_search_wrapper_timing_summary_routed.rpt -rpx full_search_wrapper_timing_summary_routed.rpx
| Design       : full_search_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.894     -300.094                   1565                54849        0.020        0.000                      0                54849        3.750        0.000                       0                 41239  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.894     -300.094                   1565                54849        0.020        0.000                      0                54849        3.750        0.000                       0                 41239  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1565  Failing Endpoints,  Worst Slack       -0.894ns,  Total Violation     -300.094ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.894ns  (required time - arrival time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix_reg[15][150]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 3.250ns (30.768%)  route 7.313ns (69.232%))
  Logic Levels:           12  (CARRY4=3 LUT1=1 LUT3=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.743     3.037    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X28Y12         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     3.493 f  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/Q
                         net (fo=3, routed)           0.816     4.309    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/x[5]
    SLICE_X26Y12         LUT5 (Prop_lut5_I2_O)        0.124     4.433 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[0][159]_i_3/O
                         net (fo=22, routed)          0.764     5.197    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[0][159]_i_3_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.124     5.321 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_31__25/O
                         net (fo=1, routed)           0.433     5.754    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_31__25_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.878 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_24__26/O
                         net (fo=6, routed)           0.438     6.316    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/prev_rd_addr1[2]
    SLICE_X28Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_42/O
                         net (fo=1, routed)           0.000     6.440    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_42_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.990    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_32_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.147 f  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_28/CO[1]
                         net (fo=6, routed)           0.626     7.773    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[31].ram/prev_offset_x1_reg[10][0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.323     8.096 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[31].ram/mem_reg_i_36/O
                         net (fo=1, routed)           0.000     8.096    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/DI[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.460 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_14/O[1]
                         net (fo=272, routed)         1.126     9.585    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[5].ram/O[1]
    SLICE_X35Y9          LUT3 (Prop_lut3_I1_O)        0.303     9.888 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[5].ram/pipeline[3].prev_pix[0][158]_i_8/O
                         net (fo=4, routed)           1.027    10.915    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/mem_reg_11
    SLICE_X41Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/pipeline[1].prev_pix[0][14]_i_4/O
                         net (fo=2, routed)           1.165    12.204    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/pipeline[0].prev_pix_reg[15][150]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.154    12.358 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/pipeline[1].prev_pix[0][142]_i_2/O
                         net (fo=8, routed)           0.919    13.277    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/prev_rd_data1[150]
    SLICE_X51Y14         LUT3 (Prop_lut3_I2_O)        0.323    13.600 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[15][150]_i_1/O
                         net (fo=1, routed)           0.000    13.600    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[15][150]_i_1_n_0
    SLICE_X51Y14         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix_reg[15][150]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.477    12.656    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X51Y14         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix_reg[15][150]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X51Y14         FDRE (Setup_fdre_C_D)        0.075    12.706    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix_reg[15][150]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                 -0.894    

Slack (VIOLATED) :        -0.708ns  (required time - arrival time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix_reg[15][134]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.420ns  (logic 3.247ns (31.162%)  route 7.173ns (68.838%))
  Logic Levels:           12  (CARRY4=3 LUT1=1 LUT3=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.743     3.037    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X28Y12         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     3.493 f  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/Q
                         net (fo=3, routed)           0.816     4.309    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/x[5]
    SLICE_X26Y12         LUT5 (Prop_lut5_I2_O)        0.124     4.433 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[0][159]_i_3/O
                         net (fo=22, routed)          0.764     5.197    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[0][159]_i_3_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.124     5.321 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_31__25/O
                         net (fo=1, routed)           0.433     5.754    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_31__25_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.878 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_24__26/O
                         net (fo=6, routed)           0.438     6.316    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/prev_rd_addr1[2]
    SLICE_X28Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_42/O
                         net (fo=1, routed)           0.000     6.440    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_42_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.990    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_32_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.147 f  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_28/CO[1]
                         net (fo=6, routed)           0.626     7.773    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[31].ram/prev_offset_x1_reg[10][0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.323     8.096 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[31].ram/mem_reg_i_36/O
                         net (fo=1, routed)           0.000     8.096    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/DI[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.460 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_14/O[1]
                         net (fo=272, routed)         1.126     9.585    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[5].ram/O[1]
    SLICE_X35Y9          LUT3 (Prop_lut3_I1_O)        0.303     9.888 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[5].ram/pipeline[3].prev_pix[0][158]_i_8/O
                         net (fo=4, routed)           1.027    10.915    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/mem_reg_11
    SLICE_X41Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/pipeline[1].prev_pix[0][14]_i_4/O
                         net (fo=2, routed)           1.165    12.204    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/pipeline[0].prev_pix_reg[15][150]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.154    12.358 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/pipeline[1].prev_pix[0][142]_i_2/O
                         net (fo=8, routed)           0.779    13.137    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/prev_rd_data1[150]
    SLICE_X50Y13         LUT3 (Prop_lut3_I2_O)        0.320    13.457 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix[15][134]_i_1/O
                         net (fo=1, routed)           0.000    13.457    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix[15][134]_i_1_n_0
    SLICE_X50Y13         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix_reg[15][134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.477    12.656    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X50Y13         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix_reg[15][134]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.118    12.749    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix_reg[15][134]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -13.457    
  -------------------------------------------------------------------
                         slack                                 -0.708    

Slack (VIOLATED) :        -0.703ns  (required time - arrival time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].prev_pix_reg[15][142]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.416ns  (logic 3.247ns (31.175%)  route 7.169ns (68.825%))
  Logic Levels:           12  (CARRY4=3 LUT1=1 LUT3=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.743     3.037    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X28Y12         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     3.493 f  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/Q
                         net (fo=3, routed)           0.816     4.309    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/x[5]
    SLICE_X26Y12         LUT5 (Prop_lut5_I2_O)        0.124     4.433 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[0][159]_i_3/O
                         net (fo=22, routed)          0.764     5.197    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[0][159]_i_3_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.124     5.321 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_31__25/O
                         net (fo=1, routed)           0.433     5.754    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_31__25_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.878 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_24__26/O
                         net (fo=6, routed)           0.438     6.316    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/prev_rd_addr1[2]
    SLICE_X28Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_42/O
                         net (fo=1, routed)           0.000     6.440    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_42_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.990    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_32_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.147 f  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_28/CO[1]
                         net (fo=6, routed)           0.626     7.773    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[31].ram/prev_offset_x1_reg[10][0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.323     8.096 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[31].ram/mem_reg_i_36/O
                         net (fo=1, routed)           0.000     8.096    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/DI[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.460 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_14/O[1]
                         net (fo=272, routed)         1.126     9.585    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[5].ram/O[1]
    SLICE_X35Y9          LUT3 (Prop_lut3_I1_O)        0.303     9.888 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[5].ram/pipeline[3].prev_pix[0][158]_i_8/O
                         net (fo=4, routed)           1.027    10.915    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/mem_reg_11
    SLICE_X41Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/pipeline[1].prev_pix[0][14]_i_4/O
                         net (fo=2, routed)           1.165    12.204    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/pipeline[0].prev_pix_reg[15][150]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.154    12.358 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/pipeline[1].prev_pix[0][142]_i_2/O
                         net (fo=8, routed)           0.774    13.133    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/prev_rd_data1[150]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.320    13.453 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].prev_pix[15][142]_i_1/O
                         net (fo=1, routed)           0.000    13.453    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].prev_pix[15][142]_i_1_n_0
    SLICE_X50Y14         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].prev_pix_reg[15][142]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.477    12.656    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X50Y14         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].prev_pix_reg[15][142]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X50Y14         FDRE (Setup_fdre_C_D)        0.118    12.749    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].prev_pix_reg[15][142]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -13.453    
  -------------------------------------------------------------------
                         slack                                 -0.703    

Slack (VIOLATED) :        -0.641ns  (required time - arrival time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].dir_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix_reg[7][42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 0.580ns (5.549%)  route 9.872ns (94.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.664     2.958    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X48Y11         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].dir_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].dir_reg_rep__4/Q
                         net (fo=160, routed)         9.872    13.286    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].dir_reg_rep__4_n_0
    SLICE_X101Y82        LUT5 (Prop_lut5_I3_O)        0.124    13.410 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[7][42]_i_1/O
                         net (fo=1, routed)           0.000    13.410    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[7][42]_i_1_n_0
    SLICE_X101Y82        FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix_reg[7][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.600    12.779    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X101Y82        FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix_reg[7][42]/C
                         clock pessimism              0.115    12.894    
                         clock uncertainty           -0.154    12.740    
    SLICE_X101Y82        FDRE (Setup_fdre_C_D)        0.029    12.769    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix_reg[7][42]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                 -0.641    

Slack (VIOLATED) :        -0.633ns  (required time - arrival time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].dir_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].prev_pix_reg[8][41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.390ns  (logic 0.580ns (5.582%)  route 9.810ns (94.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.656     2.950    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X52Y3          FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].dir_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDRE (Prop_fdre_C_Q)         0.456     3.406 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].dir_reg_rep__1/Q
                         net (fo=80, routed)          9.810    13.216    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].prev_pix_reg[1][137]_0
    SLICE_X83Y81         LUT5 (Prop_lut5_I3_O)        0.124    13.340 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].prev_pix[8][41]_i_1/O
                         net (fo=1, routed)           0.000    13.340    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/prev_pix_next[8]_155[41]
    SLICE_X83Y81         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].prev_pix_reg[8][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.536    12.715    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X83Y81         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].prev_pix_reg[8][41]/C
                         clock pessimism              0.115    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X83Y81         FDRE (Setup_fdre_C_D)        0.031    12.707    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].prev_pix_reg[8][41]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                 -0.633    

Slack (VIOLATED) :        -0.626ns  (required time - arrival time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix_reg[0][150]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.250ns  (logic 3.254ns (31.746%)  route 6.996ns (68.254%))
  Logic Levels:           12  (CARRY4=3 LUT1=1 LUT3=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.743     3.037    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X28Y12         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     3.493 f  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/Q
                         net (fo=3, routed)           0.816     4.309    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/x[5]
    SLICE_X26Y12         LUT5 (Prop_lut5_I2_O)        0.124     4.433 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[0][159]_i_3/O
                         net (fo=22, routed)          0.764     5.197    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[0][159]_i_3_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.124     5.321 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_31__25/O
                         net (fo=1, routed)           0.433     5.754    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_31__25_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.878 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_24__26/O
                         net (fo=6, routed)           0.438     6.316    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/prev_rd_addr1[2]
    SLICE_X28Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_42/O
                         net (fo=1, routed)           0.000     6.440    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_42_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.990    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_32_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.147 f  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_28/CO[1]
                         net (fo=6, routed)           0.626     7.773    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[31].ram/prev_offset_x1_reg[10][0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.323     8.096 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[31].ram/mem_reg_i_36/O
                         net (fo=1, routed)           0.000     8.096    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/DI[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.460 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_14/O[1]
                         net (fo=272, routed)         1.126     9.585    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[5].ram/O[1]
    SLICE_X35Y9          LUT3 (Prop_lut3_I1_O)        0.303     9.888 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[5].ram/pipeline[3].prev_pix[0][158]_i_8/O
                         net (fo=4, routed)           1.027    10.915    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/mem_reg_11
    SLICE_X41Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/pipeline[1].prev_pix[0][14]_i_4/O
                         net (fo=2, routed)           1.165    12.204    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/pipeline[0].prev_pix_reg[15][150]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.154    12.358 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/pipeline[1].prev_pix[0][142]_i_2/O
                         net (fo=8, routed)           0.602    12.960    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/prev_rd_data1[150]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.327    13.287 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[0][150]_i_1/O
                         net (fo=1, routed)           0.000    13.287    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[0][150]_i_1_n_0
    SLICE_X51Y12         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix_reg[0][150]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.478    12.658    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X51Y12         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix_reg[0][150]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X51Y12         FDRE (Setup_fdre_C_D)        0.029    12.661    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix_reg[0][150]
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                         -13.287    
  -------------------------------------------------------------------
                         slack                                 -0.626    

Slack (VIOLATED) :        -0.623ns  (required time - arrival time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].prev_pix_reg[0][142]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.294ns  (logic 3.254ns (31.611%)  route 7.040ns (68.389%))
  Logic Levels:           12  (CARRY4=3 LUT1=1 LUT3=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.743     3.037    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X28Y12         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     3.493 f  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/Q
                         net (fo=3, routed)           0.816     4.309    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/x[5]
    SLICE_X26Y12         LUT5 (Prop_lut5_I2_O)        0.124     4.433 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[0][159]_i_3/O
                         net (fo=22, routed)          0.764     5.197    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[0][159]_i_3_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.124     5.321 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_31__25/O
                         net (fo=1, routed)           0.433     5.754    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_31__25_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.878 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_24__26/O
                         net (fo=6, routed)           0.438     6.316    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/prev_rd_addr1[2]
    SLICE_X28Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_42/O
                         net (fo=1, routed)           0.000     6.440    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_42_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.990    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_32_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.147 f  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_28/CO[1]
                         net (fo=6, routed)           0.626     7.773    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[31].ram/prev_offset_x1_reg[10][0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.323     8.096 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[31].ram/mem_reg_i_36/O
                         net (fo=1, routed)           0.000     8.096    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/DI[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.460 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_14/O[1]
                         net (fo=272, routed)         1.126     9.585    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[5].ram/O[1]
    SLICE_X35Y9          LUT3 (Prop_lut3_I1_O)        0.303     9.888 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[5].ram/pipeline[3].prev_pix[0][158]_i_8/O
                         net (fo=4, routed)           1.027    10.915    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/mem_reg_11
    SLICE_X41Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/pipeline[1].prev_pix[0][14]_i_4/O
                         net (fo=2, routed)           1.165    12.204    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/pipeline[0].prev_pix_reg[15][150]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.154    12.358 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/pipeline[1].prev_pix[0][142]_i_2/O
                         net (fo=8, routed)           0.646    13.004    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/prev_rd_data1[150]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.327    13.331 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].prev_pix[0][142]_i_1/O
                         net (fo=1, routed)           0.000    13.331    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].prev_pix[0][142]_i_1_n_0
    SLICE_X50Y14         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].prev_pix_reg[0][142]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.477    12.656    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X50Y14         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].prev_pix_reg[0][142]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X50Y14         FDRE (Setup_fdre_C_D)        0.077    12.708    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].prev_pix_reg[0][142]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                 -0.623    

Slack (VIOLATED) :        -0.605ns  (required time - arrival time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix_reg[10][80]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.275ns  (logic 0.580ns (5.645%)  route 9.695ns (94.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.733     3.027    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X65Y0          FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     3.483 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].dir_reg/Q
                         net (fo=80, routed)          9.695    13.178    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix_reg[1][144]_0
    SLICE_X56Y69         LUT5 (Prop_lut5_I3_O)        0.124    13.302 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix[10][80]_i_1/O
                         net (fo=1, routed)           0.000    13.302    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix[10][80]_i_1_n_0
    SLICE_X56Y69         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix_reg[10][80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.526    12.705    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X56Y69         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix_reg[10][80]/C
                         clock pessimism              0.115    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X56Y69         FDRE (Setup_fdre_C_D)        0.031    12.697    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix_reg[10][80]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -13.302    
  -------------------------------------------------------------------
                         slack                                 -0.605    

Slack (VIOLATED) :        -0.603ns  (required time - arrival time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix_reg[0][134]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 3.254ns (31.671%)  route 7.020ns (68.329%))
  Logic Levels:           12  (CARRY4=3 LUT1=1 LUT3=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.743     3.037    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X28Y12         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     3.493 f  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/Q
                         net (fo=3, routed)           0.816     4.309    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/x[5]
    SLICE_X26Y12         LUT5 (Prop_lut5_I2_O)        0.124     4.433 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[0][159]_i_3/O
                         net (fo=22, routed)          0.764     5.197    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[0][159]_i_3_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.124     5.321 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_31__25/O
                         net (fo=1, routed)           0.433     5.754    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_31__25_n_0
    SLICE_X25Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.878 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_24__26/O
                         net (fo=6, routed)           0.438     6.316    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/prev_rd_addr1[2]
    SLICE_X28Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.440 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_42/O
                         net (fo=1, routed)           0.000     6.440    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_42_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.990    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_32_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.147 f  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_28/CO[1]
                         net (fo=6, routed)           0.626     7.773    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[31].ram/prev_offset_x1_reg[10][0]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.323     8.096 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[31].ram/mem_reg_i_36/O
                         net (fo=1, routed)           0.000     8.096    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/DI[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     8.460 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_14/O[1]
                         net (fo=272, routed)         1.126     9.585    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[5].ram/O[1]
    SLICE_X35Y9          LUT3 (Prop_lut3_I1_O)        0.303     9.888 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[5].ram/pipeline[3].prev_pix[0][158]_i_8/O
                         net (fo=4, routed)           1.027    10.915    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/mem_reg_11
    SLICE_X41Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/pipeline[1].prev_pix[0][14]_i_4/O
                         net (fo=2, routed)           1.165    12.204    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/pipeline[0].prev_pix_reg[15][150]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.154    12.358 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/pipeline[1].prev_pix[0][142]_i_2/O
                         net (fo=8, routed)           0.626    12.984    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/prev_rd_data1[150]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.327    13.311 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix[0][134]_i_1/O
                         net (fo=1, routed)           0.000    13.311    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix[0][134]_i_1_n_0
    SLICE_X50Y13         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix_reg[0][134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.477    12.656    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X50Y13         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix_reg[0][134]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.077    12.708    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].prev_pix_reg[0][134]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 -0.603    

Slack (VIOLATED) :        -0.603ns  (required time - arrival time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[3].ram/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.791ns  (logic 3.763ns (38.434%)  route 6.028ns (61.566%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT4=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.743     3.037    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X28Y12         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     3.493 f  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].x_reg[5]/Q
                         net (fo=3, routed)           0.816     4.309    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/x[5]
    SLICE_X26Y12         LUT5 (Prop_lut5_I2_O)        0.124     4.433 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[0][159]_i_3/O
                         net (fo=22, routed)          0.419     4.852    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].prev_pix[0][159]_i_3_n_0
    SLICE_X25Y12         LUT5 (Prop_lut5_I4_O)        0.124     4.976 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].y[3]_i_6/O
                         net (fo=1, routed)           0.000     4.976    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].y[3]_i_6_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.616 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].y_reg[3]_i_2/O[3]
                         net (fo=4, routed)           0.626     6.242    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].y_reg[3]_i_2_n_4
    SLICE_X26Y12         LUT6 (Prop_lut6_I0_O)        0.306     6.548 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_72/O
                         net (fo=1, routed)           0.414     6.962    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_72_n_0
    SLICE_X24Y12         LUT5 (Prop_lut5_I1_O)        0.124     7.086 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_53/O
                         net (fo=3, routed)           0.660     7.745    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/prev_rd_addr1[11]
    SLICE_X22Y12         LUT4 (Prop_lut4_I2_O)        0.124     7.869 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_84/O
                         net (fo=1, routed)           0.000     7.869    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_84_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.249 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_74/CO[3]
                         net (fo=1, routed)           0.000     8.249    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_74_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.406 f  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_56/CO[1]
                         net (fo=6, routed)           0.456     8.862    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[31].ram/prev_offset_y1_reg[10][0]
    SLICE_X23Y13         LUT1 (Prop_lut1_I0_O)        0.326     9.188 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[31].ram/mem_reg_i_22/O
                         net (fo=1, routed)           0.000     9.188    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/prev_offset_y1_reg[10]_0[0]
    SLICE_X23Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     9.760 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/mem_reg_i_3/O[3]
                         net (fo=33, routed)          0.718    10.478    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[23].ram/p_addr_curr1[4]
    SLICE_X21Y13         LUT5 (Prop_lut5_I0_O)        0.306    10.784 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[23].ram/mem_reg_i_18/O
                         net (fo=30, routed)          1.119    11.903    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[3].ram/prev_offset_y1_reg[3]
    SLICE_X30Y5          LUT5 (Prop_lut5_I1_O)        0.124    12.027 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[3].ram/mem_reg_i_1__29/O
                         net (fo=1, routed)           0.801    12.828    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[3].ram/p_addr1[3]_21[6]
    RAMB18_X2Y2          RAMB18E1                                     r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[3].ram/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       1.537    12.716    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[3].ram/s00_axi_aclk
    RAMB18_X2Y2          RAMB18E1                                     r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[3].ram/mem_reg/CLKARDCLK
                         clock pessimism              0.230    12.945    
                         clock uncertainty           -0.154    12.791    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.225    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[3].ram/mem_reg
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                         -12.828    
  -------------------------------------------------------------------
                         slack                                 -0.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].abs_prev_pix_reg[9][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].adder11_abs_reg[9][1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.292ns (57.773%)  route 0.213ns (42.227%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.608     0.944    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X97Y99         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].abs_prev_pix_reg[9][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDRE (Prop_fdre_C_Q)         0.128     1.072 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].abs_prev_pix_reg[9][14]/Q
                         net (fo=4, routed)           0.213     1.285    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].abs_prev_pix_reg_n_0_[9][14]
    SLICE_X96Y101        LUT2 (Prop_lut2_I1_O)        0.099     1.384 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].adder11_abs[9][1][7]_i_6/O
                         net (fo=1, routed)           0.000     1.384    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].adder11_abs[9][1][7]_i_6_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.449 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].adder11_abs_reg[9][1][7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.449    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].adder11_abs_reg[9][1][7]_i_1_n_5
    SLICE_X96Y101        FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].adder11_abs_reg[9][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.964     1.330    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X96Y101        FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].adder11_abs_reg[9][1][6]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X96Y101        FDRE (Hold_fdre_C_D)         0.134     1.429    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].adder11_abs_reg[9][1][6]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder11_abs_reg[10][4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder1_sub_row_sad_reg[10][1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.622%)  route 0.166ns (39.378%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.554     0.890    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X48Y91         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder11_abs_reg[10][4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder11_abs_reg[10][4][7]/Q
                         net (fo=3, routed)           0.166     1.197    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder11_abs_reg[10][4]__0[7]
    SLICE_X50Y90         LUT5 (Prop_lut5_I1_O)        0.045     1.242 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder1_sub_row_sad[10][1][9]_i_3/O
                         net (fo=1, routed)           0.000     1.242    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder1_sub_row_sad[10][1][9]_i_3_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.312 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder1_sub_row_sad_reg[10][1][9]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.312    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/p_85_out[8]
    SLICE_X50Y90         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder1_sub_row_sad_reg[10][1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.819     1.185    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X50Y90         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder1_sub_row_sad_reg[10][1][8]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.134     1.284    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder1_sub_row_sad_reg[10][1][8]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].adder11_abs_reg[10][12][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].adder1_sub_row_sad_reg[10][3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.256ns (60.938%)  route 0.164ns (39.062%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.542     0.878    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X48Y75         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].adder11_abs_reg[10][12][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].adder11_abs_reg[10][12][4]/Q
                         net (fo=2, routed)           0.164     1.183    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].adder11_abs_reg[10][12]__0[4]
    SLICE_X50Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.228 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].adder1_sub_row_sad[10][3][7]_i_9/O
                         net (fo=1, routed)           0.000     1.228    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].adder1_sub_row_sad[10][3][7]_i_9_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.298 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].adder1_sub_row_sad_reg[10][3][7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.298    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/p_215_out[4]
    SLICE_X50Y75         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].adder1_sub_row_sad_reg[10][3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.804     1.170    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X50Y75         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].adder1_sub_row_sad_reg[10][3][4]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X50Y75         FDRE (Hold_fdre_C_D)         0.134     1.269    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[0].adder1_sub_row_sad_reg[10][3][4]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder11_abs_reg[10][4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder1_sub_row_sad_reg[10][1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.270ns (63.569%)  route 0.155ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.554     0.890    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X48Y90         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder11_abs_reg[10][4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder11_abs_reg[10][4][0]/Q
                         net (fo=2, routed)           0.155     1.185    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder11_abs_reg[10][4]__0[0]
    SLICE_X50Y88         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.314 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder1_sub_row_sad_reg[10][1][3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.314    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/p_85_out[1]
    SLICE_X50Y88         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder1_sub_row_sad_reg[10][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.818     1.184    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X50Y88         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder1_sub_row_sad_reg[10][1][1]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y88         FDRE (Hold_fdre_C_D)         0.134     1.283    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder1_sub_row_sad_reg[10][1][1]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder11_abs_reg[12][10][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder1_sub_row_sad_reg[12][2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.252ns (58.548%)  route 0.178ns (41.452%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.555     0.891    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X48Y53         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder11_abs_reg[12][10][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder11_abs_reg[12][10][4]/Q
                         net (fo=3, routed)           0.178     1.210    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder11_abs_reg[12][10]__0[4]
    SLICE_X50Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.255 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder1_sub_row_sad[12][2][7]_i_8/O
                         net (fo=1, routed)           0.000     1.255    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder1_sub_row_sad[12][2][7]_i_8_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.321 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder1_sub_row_sad_reg[12][2][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.321    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/p_142_out[5]
    SLICE_X50Y53         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder1_sub_row_sad_reg[12][2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.820     1.186    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X50Y53         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder1_sub_row_sad_reg[12][2][5]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y53         FDRE (Hold_fdre_C_D)         0.134     1.285    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder1_sub_row_sad_reg[12][2][5]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 full_search_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.596     0.932    full_search_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X9Y46          FDRE                                         r  full_search_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  full_search_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/Q
                         net (fo=1, routed)           0.056     1.128    full_search_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X8Y46          RAMD32                                       r  full_search_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.865     1.231    full_search_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X8Y46          RAMD32                                       r  full_search_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X8Y46          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.091    full_search_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].abs_prev_pix_reg[9][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder11_abs_reg[9][3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.312ns (59.710%)  route 0.211ns (40.290%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.609     0.945    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X100Y97        FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].abs_prev_pix_reg[9][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y97        FDRE (Prop_fdre_C_Q)         0.148     1.093 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].abs_prev_pix_reg[9][29]/Q
                         net (fo=4, routed)           0.211     1.303    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].abs_prev_pix_reg_n_0_[9][29]
    SLICE_X98Y100        LUT2 (Prop_lut2_I1_O)        0.098     1.401 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder11_abs[9][3][7]_i_7/O
                         net (fo=1, routed)           0.000     1.401    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder11_abs[9][3][7]_i_7_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.467 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder11_abs_reg[9][3][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.467    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder11_abs_reg[9][3][7]_i_1_n_6
    SLICE_X98Y100        FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder11_abs_reg[9][3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.965     1.331    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X98Y100        FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder11_abs_reg[9][3][5]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.134     1.430    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[1].adder11_abs_reg[9][3][5]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].abs_prev_pix_reg[8][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder11_abs_reg[8][6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.310ns (59.107%)  route 0.214ns (40.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.609     0.945    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X102Y97        FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].abs_prev_pix_reg[8][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y97        FDRE (Prop_fdre_C_Q)         0.148     1.093 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].abs_prev_pix_reg[8][55]/Q
                         net (fo=3, routed)           0.214     1.307    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].abs_prev_pix_reg_n_0_[8][55]
    SLICE_X102Y100       LUT2 (Prop_lut2_I1_O)        0.098     1.405 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder11_abs[8][6][7]_i_5/O
                         net (fo=1, routed)           0.000     1.405    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder11_abs[8][6][7]_i_5_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.469 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder11_abs_reg[8][6][7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.469    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder11_abs_reg[8][6][7]_i_1_n_4
    SLICE_X102Y100       FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder11_abs_reg[8][6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.965     1.331    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X102Y100       FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder11_abs_reg[8][6][7]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X102Y100       FDRE (Hold_fdre_C_D)         0.134     1.430    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[2].adder11_abs_reg[8][6][7]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].abs_prev_pix_reg[9][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].adder11_abs_reg[9][4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.251ns (47.382%)  route 0.279ns (52.618%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.578     0.914    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X56Y99         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].abs_prev_pix_reg[9][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].abs_prev_pix_reg[9][34]/Q
                         net (fo=4, routed)           0.279     1.333    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].abs_prev_pix_reg_n_0_[9][34]
    SLICE_X62Y104        LUT2 (Prop_lut2_I1_O)        0.045     1.378 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].adder11_abs[9][4][3]_i_7/O
                         net (fo=1, routed)           0.000     1.378    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].adder11_abs[9][4][3]_i_7_n_0
    SLICE_X62Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.443 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].adder11_abs_reg[9][4][3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.443    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].adder11_abs_reg[9][4][3]_i_1_n_5
    SLICE_X62Y104        FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].adder11_abs_reg[9][4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.934     1.300    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X62Y104        FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].adder11_abs_reg[9][4][2]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X62Y104        FDRE (Hold_fdre_C_D)         0.134     1.399    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].adder11_abs_reg[9][4][2]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].prev_pix_reg[13][106]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].abs_prev_pix_reg[13][106]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.491%)  route 0.245ns (63.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.551     0.887    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X53Y31         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].prev_pix_reg[13][106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].prev_pix_reg[13][106]/Q
                         net (fo=4, routed)           0.245     1.273    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].prev_pix_reg[13]__0[106]
    SLICE_X48Y33         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].abs_prev_pix_reg[13][106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    full_search_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  full_search_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41240, routed)       0.822     1.188    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/s00_axi_aclk
    SLICE_X48Y33         FDRE                                         r  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].abs_prev_pix_reg[13][106]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.075     1.228    full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/pipeline/pipeline[3].abs_prev_pix_reg[13][106]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { full_search_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y5   full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[23].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y5   full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[23].ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y27  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/mvx/gen_ram[1].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0   full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[24].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0   full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[24].ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y13  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[25].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y13  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[25].ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[26].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[26].ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y28  full_search_i/full_search_0/inst/full_search_v1_0_S00_AXI_inst/mvx/gen_ram[2].ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y30   full_search_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y30   full_search_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y30   full_search_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y30   full_search_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y30   full_search_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y30   full_search_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y30   full_search_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y30   full_search_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y32   full_search_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y32   full_search_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y54  full_search_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y54  full_search_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y54  full_search_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y54  full_search_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y54  full_search_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y54  full_search_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y54  full_search_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y54  full_search_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y53  full_search_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y53  full_search_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK



