#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 12 12:07:19 2023
# Process ID: 4184
# Current directory: C:/Users/travisallabon/Lab_3/Lab_3.runs/design_1_Multiplier_32_bit_0_0_synth_1
# Command line: vivado.exe -log design_1_Multiplier_32_bit_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Multiplier_32_bit_0_0.tcl
# Log file: C:/Users/travisallabon/Lab_3/Lab_3.runs/design_1_Multiplier_32_bit_0_0_synth_1/design_1_Multiplier_32_bit_0_0.vds
# Journal file: C:/Users/travisallabon/Lab_3/Lab_3.runs/design_1_Multiplier_32_bit_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_Multiplier_32_bit_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '//Mac/Home/Documents/Fall-2023/ECE-1195/Lab_1_repo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_Multiplier_32_bit_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6152 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 402.184 ; gain = 104.578
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Multiplier_32_bit_0_0' [c:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/bd/design_1/ip/design_1_Multiplier_32_bit_0_0/synth/design_1_Multiplier_32_bit_0_0.vhd:67]
	Parameter W64 bound to: 64 - type: integer 
	Parameter W32 bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Multiplier_32_bit' declared at 'C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/Multiplier_32_bit.vhd:5' bound to instance 'U0' of component 'Multiplier_32_bit' [c:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/bd/design_1/ip/design_1_Multiplier_32_bit_0_0/synth/design_1_Multiplier_32_bit_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Multiplier_32_bit' [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/Multiplier_32_bit.vhd:18]
	Parameter W64 bound to: 64 - type: integer 
	Parameter W32 bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'counter5bit' declared at 'C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/counter5bit.vhd:5' bound to instance 'C' of component 'counter5bit' [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/Multiplier_32_bit.vhd:85]
INFO: [Synth 8-638] synthesizing module 'counter5bit' [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/counter5bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'counter5bit' (1#1) [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/counter5bit.vhd:13]
INFO: [Synth 8-3491] module 'shift32bit' declared at 'C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/shift32bit.vhd:27' bound to instance 'S32' of component 'shift32bit' [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/Multiplier_32_bit.vhd:93]
INFO: [Synth 8-638] synthesizing module 'shift32bit' [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/shift32bit.vhd:38]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift32bit' (2#1) [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/shift32bit.vhd:38]
INFO: [Synth 8-3491] module 'shift64bit' declared at 'C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/shift64bit.vhd:25' bound to instance 'S64' of component 'shift64bit' [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/Multiplier_32_bit.vhd:103]
INFO: [Synth 8-638] synthesizing module 'shift64bit' [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/shift64bit.vhd:36]
	Parameter n bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift64bit' (3#1) [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/shift64bit.vhd:36]
INFO: [Synth 8-3491] module 'flipflop' declared at 'C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/imports/Downloads/flipflop.vhd:5' bound to instance 'R64' of component 'flipflop' [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/Multiplier_32_bit.vhd:113]
INFO: [Synth 8-638] synthesizing module 'flipflop' [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/imports/Downloads/flipflop.vhd:19]
	Parameter n bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flipflop' (4#1) [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/imports/Downloads/flipflop.vhd:19]
INFO: [Synth 8-3491] module 'adder64bit' declared at 'C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/adder64bit.vhd:6' bound to instance 'ALU' of component 'adder64bit' [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/Multiplier_32_bit.vhd:122]
INFO: [Synth 8-638] synthesizing module 'adder64bit' [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/adder64bit.vhd:16]
	Parameter n bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder64bit' (5#1) [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/adder64bit.vhd:16]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/control_unit.vhd:5' bound to instance 'CU' of component 'control_unit' [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/Multiplier_32_bit.vhd:130]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/control_unit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (6#1) [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/control_unit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_32_bit' (7#1) [C:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/new/Multiplier_32_bit.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'design_1_Multiplier_32_bit_0_0' (8#1) [c:/Users/travisallabon/Lab_3/Lab_3.srcs/sources_1/bd/design_1/ip/design_1_Multiplier_32_bit_0_0/synth/design_1_Multiplier_32_bit_0_0.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 459.953 ; gain = 162.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 459.953 ; gain = 162.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 459.953 ; gain = 162.348
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.707 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.136 . Memory (MB): peak = 797.539 ; gain = 1.832
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 797.539 ; gain = 499.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 797.539 ; gain = 499.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 797.539 ; gain = 499.934
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_unit'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  state1 |                              001 |                               00
                  state2 |                              010 |                               01
                  state3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 797.539 ; gain = 499.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter5bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module shift32bit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift64bit 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flipflop 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module adder64bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "U0/CU/next_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 797.539 ; gain = 499.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:13 . Memory (MB): peak = 809.637 ; gain = 512.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:13 . Memory (MB): peak = 809.859 ; gain = 512.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:13 . Memory (MB): peak = 829.676 ; gain = 532.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 829.676 ; gain = 532.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 829.676 ; gain = 532.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 829.676 ; gain = 532.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 829.676 ; gain = 532.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 829.676 ; gain = 532.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 829.676 ; gain = 532.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     1|
|3     |LUT2   |   101|
|4     |LUT3   |    64|
|5     |LUT4   |     1|
|6     |LUT5   |     2|
|7     |LUT6   |     1|
|8     |FDCE   |   167|
|9     |FDPE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   354|
|2     |  U0     |Multiplier_32_bit |   354|
|3     |    C    |counter5bit       |    13|
|4     |    CU   |control_unit      |    69|
|5     |    R64  |flipflop          |    64|
|6     |    S32  |shift32bit        |    32|
|7     |    S64  |shift64bit        |   176|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 829.676 ; gain = 532.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 829.676 ; gain = 194.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 829.676 ; gain = 532.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 832.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:20 . Memory (MB): peak = 832.668 ; gain = 548.426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 832.668 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/travisallabon/Lab_3/Lab_3.runs/design_1_Multiplier_32_bit_0_0_synth_1/design_1_Multiplier_32_bit_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 832.668 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/travisallabon/Lab_3/Lab_3.runs/design_1_Multiplier_32_bit_0_0_synth_1/design_1_Multiplier_32_bit_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Multiplier_32_bit_0_0_utilization_synth.rpt -pb design_1_Multiplier_32_bit_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 12 12:08:52 2023...
