###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID eecad43.engr.sjsu.edu)
#  Generated on:      Thu Mar  5 20:28:28 2015
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin \acc_reg[41] /CLK 
Endpoint:   \acc_reg[41] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.818
- Arrival Time                  5.888
= Slack Time                   -2.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.069 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.874 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.662 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.429 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -1.202 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.935 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.117 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.690 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    0.931 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.141 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.383 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.533 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    1.827 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.087 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.305 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.537 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    2.803 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.073 | 
     | add_51/U122  | B ^ -> Y v   | NOR2X1   | 0.176 | 0.217 |   5.359 |    3.290 | 
     | add_51/U118  | B v -> Y ^   | NAND2X1  | 0.163 | 0.164 |   5.523 |    3.454 | 
     | add_51/U110  | A ^ -> Y ^   | XOR2X1   | 0.118 | 0.146 |   5.668 |    3.599 | 
     | U847         | A ^ -> Y v   | NAND2X1  | 0.179 | 0.088 |   5.756 |    3.687 | 
     | U849         | B v -> Y ^   | NAND3X1  | 0.108 | 0.131 |   5.887 |    3.818 | 
     | \acc_reg[41] | D ^          | DFFSR    | 0.108 | 0.001 |   5.888 |    3.818 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.069 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.265 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.464 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.707 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.235 |   0.872 |    2.942 | 
     | \acc_reg[41] | CLK ^      | DFFSR   | 0.132 | 0.004 |   0.876 |    2.945 | 
     +--------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \acc_reg[43] /CLK 
Endpoint:   \acc_reg[43] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.823
- Arrival Time                  5.879
= Slack Time                   -2.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.056 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.860 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.649 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.416 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -1.188 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.922 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.130 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.703 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    0.944 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.155 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.396 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.547 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    1.841 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.101 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.318 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.551 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    2.816 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.087 | 
     | add_51/U111  | B ^ -> Y v   | NOR2X1   | 0.202 | 0.250 |   5.392 |    3.336 | 
     | add_51/U107  | B v -> Y ^   | NAND2X1  | 0.149 | 0.166 |   5.558 |    3.503 | 
     | add_51/U101  | A ^ -> Y ^   | XOR2X1   | 0.116 | 0.143 |   5.701 |    3.645 | 
     | U839         | A ^ -> Y v   | NAND2X1  | 0.146 | 0.063 |   5.765 |    3.709 | 
     | U841         | B v -> Y ^   | NAND3X1  | 0.106 | 0.115 |   5.879 |    3.823 | 
     | \acc_reg[43] | D ^          | DFFSR    | 0.106 | 0.000 |   5.879 |    3.823 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.056 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.252 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.451 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.694 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.877 |    2.933 | 
     | \acc_reg[43] | CLK ^      | DFFSR   | 0.133 | 0.004 |   0.881 |    2.936 | 
     +--------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \acc_reg[39] /CLK 
Endpoint:   \acc_reg[39] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.875
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.819
- Arrival Time                  5.864
= Slack Time                   -2.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.045 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.849 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.638 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.405 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -1.177 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.910 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.141 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.715 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    0.955 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.166 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.407 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.558 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    1.852 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.112 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.329 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.562 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    2.827 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.098 | 
     | add_51/U131  | B ^ -> Y v   | NOR2X1   | 0.198 | 0.247 |   5.390 |    3.345 | 
     | add_51/U127  | B v -> Y ^   | NAND2X1  | 0.167 | 0.175 |   5.565 |    3.520 | 
     | add_51/U121  | A ^ -> Y ^   | XOR2X1   | 0.089 | 0.127 |   5.692 |    3.647 | 
     | U855         | A ^ -> Y v   | NAND2X1  | 0.143 | 0.058 |   5.751 |    3.706 | 
     | U857         | B v -> Y ^   | NAND3X1  | 0.102 | 0.113 |   5.864 |    3.819 | 
     | \acc_reg[39] | D ^          | DFFSR    | 0.102 | 0.000 |   5.864 |    3.819 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.045 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.241 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.440 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.683 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.235 |   0.872 |    2.917 | 
     | \acc_reg[39] | CLK ^      | DFFSR   | 0.132 | 0.003 |   0.875 |    2.920 | 
     +--------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \acc_reg[33] /CLK 
Endpoint:   \acc_reg[33] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.871
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.815
- Arrival Time                  5.847
= Slack Time                   -2.032
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -2.032 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.836 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.624 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.392 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -1.164 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.897 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.155 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.728 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    0.969 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.179 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.421 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.571 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    1.865 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.125 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.342 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.575 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    2.841 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.111 | 
     | add_51/U164  | B ^ -> Y v   | NOR2X1   | 0.181 | 0.225 |   5.368 |    3.336 | 
     | add_51/U160  | B v -> Y ^   | NAND2X1  | 0.155 | 0.148 |   5.515 |    3.484 | 
     | add_51/U152  | A ^ -> Y ^   | XOR2X1   | 0.110 | 0.138 |   5.654 |    3.622 | 
     | U879         | A ^ -> Y v   | NAND2X1  | 0.165 | 0.077 |   5.731 |    3.699 | 
     | U881         | B v -> Y ^   | NAND3X1  | 0.097 | 0.116 |   5.847 |    3.815 | 
     | \acc_reg[33] | D ^          | DFFSR    | 0.097 | 0.000 |   5.847 |    3.815 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    2.032 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.227 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.112 | 0.212 |   0.407 |    2.439 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.181 | 0.233 |   0.640 |    2.672 | 
     | clk__L4_I20  | A ^ -> Y ^ | CLKBUF1 | 0.135 | 0.227 |   0.867 |    2.899 | 
     | \acc_reg[33] | CLK ^      | DFFSR   | 0.136 | 0.004 |   0.871 |    2.902 | 
     +--------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \acc_reg[45] /CLK 
Endpoint:   \acc_reg[45] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.824
- Arrival Time                  5.810
= Slack Time                   -1.986
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.986 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.790 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.579 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.346 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -1.118 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.852 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.200 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.773 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.014 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.225 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.466 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.617 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    1.910 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.171 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.388 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.621 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    2.886 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.156 | 
     | add_51/U102  | B ^ -> Y v   | NOR2X1   | 0.156 | 0.191 |   5.333 |    3.347 | 
     | add_51/U98   | B v -> Y ^   | NAND2X1  | 0.144 | 0.139 |   5.472 |    3.486 | 
     | add_51/U88   | A ^ -> Y ^   | XOR2X1   | 0.142 | 0.159 |   5.631 |    3.645 | 
     | U831         | A ^ -> Y v   | NAND2X1  | 0.146 | 0.067 |   5.698 |    3.712 | 
     | U833         | B v -> Y ^   | NAND3X1  | 0.101 | 0.112 |   5.810 |    3.824 | 
     | \acc_reg[45] | D ^          | DFFSR    | 0.101 | 0.000 |   5.810 |    3.824 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.986 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.182 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.381 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.624 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.877 |    2.863 | 
     | \acc_reg[45] | CLK ^      | DFFSR   | 0.133 | 0.004 |   0.880 |    2.866 | 
     +--------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \acc_reg[61] /CLK 
Endpoint:   \acc_reg[61] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.821
- Arrival Time                  5.776
= Slack Time                   -1.956
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.956 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.760 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.548 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.316 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -1.088 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.821 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.231 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.804 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.045 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.255 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.497 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.647 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    1.941 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.201 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.419 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.651 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    2.917 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.187 | 
     | add_51/U375  | A ^ -> Y v   | INVX1    | 0.171 | 0.200 |   5.342 |    3.387 | 
     | add_51/U11   | B v -> Y ^   | NAND2X1  | 0.123 | 0.143 |   5.485 |    3.529 | 
     | add_51/U341  | A ^ -> Y ^   | XNOR2X1  | 0.090 | 0.121 |   5.606 |    3.650 | 
     | U767         | A ^ -> Y v   | NAND2X1  | 0.143 | 0.059 |   5.665 |    3.710 | 
     | U769         | B v -> Y ^   | NAND3X1  | 0.099 | 0.111 |   5.776 |    3.820 | 
     | \acc_reg[61] | D ^          | DFFSR    | 0.099 | 0.000 |   5.776 |    3.821 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.956 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.151 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.350 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.593 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.235 |   0.872 |    2.828 | 
     | \acc_reg[61] | CLK ^      | DFFSR   | 0.132 | 0.004 |   0.876 |    2.832 | 
     +--------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \acc_reg[42] /CLK 
Endpoint:   \acc_reg[42] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.820
- Arrival Time                  5.763
= Slack Time                   -1.942
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.942 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.747 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.535 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.302 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -1.075 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.808 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.244 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.817 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.058 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.268 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.510 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.660 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    1.954 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.214 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.432 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.664 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    2.930 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.200 | 
     | add_51/U111  | B ^ -> Y v   | NOR2X1   | 0.202 | 0.250 |   5.392 |    3.450 | 
     | add_51/U106  | A v -> Y ^   | XNOR2X1  | 0.136 | 0.163 |   5.555 |    3.613 | 
     | U843         | A ^ -> Y v   | NAND2X1  | 0.172 | 0.085 |   5.640 |    3.698 | 
     | U845         | B v -> Y ^   | NAND3X1  | 0.100 | 0.122 |   5.762 |    3.820 | 
     | \acc_reg[42] | D ^          | DFFSR    | 0.100 | 0.000 |   5.763 |    3.820 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.942 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.138 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.337 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.580 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.235 |   0.872 |    2.815 | 
     | \acc_reg[42] | CLK ^      | DFFSR   | 0.132 | 0.004 |   0.876 |    2.818 | 
     +--------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \acc_reg[51] /CLK 
Endpoint:   \acc_reg[51] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.881
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.823
- Arrival Time                  5.760
= Slack Time                   -1.937
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.937 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.742 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.530 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.298 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -1.070 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.803 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.249 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.822 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.063 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.273 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.515 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.665 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    1.959 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.219 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.437 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.669 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    2.935 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.205 | 
     | add_51/U69   | B ^ -> Y v   | NOR2X1   | 0.153 | 0.187 |   5.329 |    3.392 | 
     | add_51/U65   | B v -> Y ^   | NAND2X1  | 0.130 | 0.126 |   5.455 |    3.517 | 
     | add_51/U59   | A ^ -> Y ^   | XOR2X1   | 0.093 | 0.123 |   5.578 |    3.641 | 
     | U807         | A ^ -> Y v   | NAND2X1  | 0.145 | 0.060 |   5.638 |    3.701 | 
     | U809         | B v -> Y ^   | NAND3X1  | 0.110 | 0.122 |   5.760 |    3.822 | 
     | \acc_reg[51] | D ^          | DFFSR    | 0.110 | 0.001 |   5.760 |    3.823 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.937 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.133 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.332 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.575 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.877 |    2.814 | 
     | \acc_reg[51] | CLK ^      | DFFSR   | 0.133 | 0.004 |   0.881 |    2.818 | 
     +--------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \acc_reg[35] /CLK 
Endpoint:   \acc_reg[35] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.823
- Arrival Time                  5.757
= Slack Time                   -1.934
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.934 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.739 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.527 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.295 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -1.067 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.800 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.252 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.825 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.066 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.276 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.518 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.668 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    1.962 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.222 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.440 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.672 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    2.938 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.208 | 
     | add_51/U153  | B ^ -> Y v   | NOR2X1   | 0.150 | 0.187 |   5.330 |    3.395 | 
     | add_51/U149  | B v -> Y ^   | NAND2X1  | 0.144 | 0.130 |   5.460 |    3.525 | 
     | add_51/U143  | A ^ -> Y ^   | XOR2X1   | 0.088 | 0.122 |   5.581 |    3.647 | 
     | U871         | A ^ -> Y v   | NAND2X1  | 0.151 | 0.064 |   5.645 |    3.711 | 
     | U873         | B v -> Y ^   | NAND3X1  | 0.098 | 0.112 |   5.757 |    3.822 | 
     | \acc_reg[35] | D ^          | DFFSR    | 0.098 | 0.000 |   5.757 |    3.823 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.934 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.130 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.112 | 0.212 |   0.407 |    2.342 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.181 | 0.233 |   0.640 |    2.575 | 
     | clk__L4_I19  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.236 |   0.876 |    2.810 | 
     | \acc_reg[35] | CLK ^      | DFFSR   | 0.133 | 0.002 |   0.878 |    2.813 | 
     +--------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \acc_reg[59] /CLK 
Endpoint:   \acc_reg[59] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.881
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.826
- Arrival Time                  5.755
= Slack Time                   -1.929
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.929 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.733 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.521 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.289 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -1.061 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.794 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.258 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.831 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.072 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.282 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.524 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.674 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    1.968 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.228 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.446 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.678 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    2.944 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.184 | 0.194 |   5.067 |    3.138 | 
     | add_51/U27   | A ^ -> Y v   | NOR2X1   | 0.180 | 0.209 |   5.275 |    3.347 | 
     | add_51/U23   | B v -> Y ^   | NAND2X1  | 0.153 | 0.152 |   5.428 |    3.499 | 
     | add_51/U18   | A ^ -> Y ^   | XOR2X1   | 0.109 | 0.138 |   5.566 |    3.638 | 
     | U775         | A ^ -> Y v   | NAND2X1  | 0.162 | 0.075 |   5.641 |    3.712 | 
     | U777         | B v -> Y ^   | NAND3X1  | 0.095 | 0.114 |   5.754 |    3.826 | 
     | \acc_reg[59] | D ^          | DFFSR    | 0.095 | 0.000 |   5.755 |    3.826 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.929 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.124 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.323 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.566 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.877 |    2.805 | 
     | \acc_reg[59] | CLK ^      | DFFSR   | 0.133 | 0.004 |   0.881 |    2.809 | 
     +--------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \acc_reg[47] /CLK 
Endpoint:   \acc_reg[47] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.823
- Arrival Time                  5.738
= Slack Time                   -1.915
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.915 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.719 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.507 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.275 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -1.047 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.780 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.272 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.845 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.086 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.296 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.538 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.688 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    1.982 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.242 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.459 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.692 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    2.958 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.184 | 0.194 |   5.067 |    3.152 | 
     | add_51/U89   | B ^ -> Y v   | NOR2X1   | 0.173 | 0.177 |   5.244 |    3.329 | 
     | add_51/U85   | B v -> Y ^   | NAND2X1  | 0.160 | 0.163 |   5.407 |    3.492 | 
     | add_51/U79   | A ^ -> Y ^   | XOR2X1   | 0.116 | 0.144 |   5.551 |    3.636 | 
     | U823         | A ^ -> Y v   | NAND2X1  | 0.159 | 0.072 |   5.622 |    3.708 | 
     | U825         | B v -> Y ^   | NAND3X1  | 0.098 | 0.116 |   5.738 |    3.823 | 
     | \acc_reg[47] | D ^          | DFFSR    | 0.098 | 0.000 |   5.738 |    3.823 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.915 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.110 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.310 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.552 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.877 |    2.791 | 
     | \acc_reg[47] | CLK ^      | DFFSR   | 0.133 | 0.002 |   0.879 |    2.794 | 
     +--------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \acc_reg[37] /CLK 
Endpoint:   \acc_reg[37] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.825
- Arrival Time                  5.739
= Slack Time                   -1.914
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.914 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.718 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.507 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.274 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -1.046 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.779 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.272 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.846 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.086 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.297 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.538 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.689 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    1.983 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.243 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.460 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.693 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    2.959 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.229 | 
     | add_51/U144  | B ^ -> Y v   | NOR2X1   | 0.156 | 0.194 |   5.337 |    3.423 | 
     | add_51/U140  | B v -> Y ^   | NAND2X1  | 0.134 | 0.125 |   5.462 |    3.548 | 
     | add_51/U130  | A ^ -> Y ^   | XOR2X1   | 0.073 | 0.110 |   5.572 |    3.658 | 
     | U863         | A ^ -> Y v   | NAND2X1  | 0.146 | 0.058 |   5.630 |    3.717 | 
     | U865         | B v -> Y ^   | NAND3X1  | 0.096 | 0.108 |   5.738 |    3.825 | 
     | \acc_reg[37] | D ^          | DFFSR    | 0.096 | 0.000 |   5.739 |    3.825 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.914 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.110 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.112 | 0.212 |   0.407 |    2.321 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.181 | 0.233 |   0.640 |    2.554 | 
     | clk__L4_I19  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.236 |   0.876 |    2.790 | 
     | \acc_reg[37] | CLK ^      | DFFSR   | 0.133 | 0.004 |   0.880 |    2.794 | 
     +--------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \acc_reg[60] /CLK 
Endpoint:   \acc_reg[60] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.825
- Arrival Time                  5.727
= Slack Time                   -1.902
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.902 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.706 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.495 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.262 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -1.034 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.768 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.284 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.857 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.098 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.309 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.550 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.701 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    1.994 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.255 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.472 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.705 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    2.970 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.184 | 0.194 |   5.067 |    3.165 | 
     | add_51/U27   | A ^ -> Y v   | NOR2X1   | 0.180 | 0.209 |   5.275 |    3.373 | 
     | add_51/U19   | B v -> Y ^   | NAND2X1  | 0.126 | 0.150 |   5.425 |    3.523 | 
     | add_51/U342  | A ^ -> Y ^   | XNOR2X1  | 0.092 | 0.123 |   5.548 |    3.646 | 
     | U771         | A ^ -> Y v   | NAND2X1  | 0.142 | 0.059 |   5.607 |    3.705 | 
     | U773         | B v -> Y ^   | NAND3X1  | 0.111 | 0.120 |   5.727 |    3.825 | 
     | \acc_reg[60] | D ^          | DFFSR    | 0.111 | 0.001 |   5.727 |    3.825 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.902 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.098 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.297 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.540 | 
     | clk__L4_I36  | A ^ -> Y ^ | CLKBUF1 | 0.144 | 0.244 |   0.882 |    2.784 | 
     | \acc_reg[60] | CLK ^      | DFFSR   | 0.144 | 0.002 |   0.884 |    2.786 | 
     +--------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \acc_reg[55] /CLK 
Endpoint:   \acc_reg[55] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.881
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.826
- Arrival Time                  5.717
= Slack Time                   -1.891
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.891 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.696 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.484 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.252 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -1.024 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.757 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.295 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.868 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.109 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.319 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.561 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.711 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.005 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.265 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.483 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.715 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    2.981 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.251 | 
     | add_51/U47   | B ^ -> Y v   | NOR2X1   | 0.147 | 0.176 |   5.319 |    3.427 | 
     | add_51/U43   | B v -> Y ^   | NAND2X1  | 0.133 | 0.126 |   5.444 |    3.553 | 
     | add_51/U37   | A ^ -> Y ^   | XOR2X1   | 0.077 | 0.112 |   5.556 |    3.665 | 
     | U791         | A ^ -> Y v   | NAND2X1  | 0.138 | 0.055 |   5.612 |    3.720 | 
     | U793         | B v -> Y ^   | NAND3X1  | 0.096 | 0.105 |   5.717 |    3.826 | 
     | \acc_reg[55] | D ^          | DFFSR    | 0.096 | 0.000 |   5.717 |    3.826 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.891 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.087 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.286 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.529 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.877 |    2.768 | 
     | \acc_reg[55] | CLK ^      | DFFSR   | 0.133 | 0.004 |   0.881 |    2.772 | 
     +--------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \acc_reg[40] /CLK 
Endpoint:   \acc_reg[40] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.819
- Arrival Time                  5.707
= Slack Time                   -1.888
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.888 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.692 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.480 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.248 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -1.020 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.753 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.299 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.872 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.113 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.323 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.565 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.715 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.009 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.269 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.486 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.719 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    2.985 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.255 | 
     | add_51/U122  | B ^ -> Y v   | NOR2X1   | 0.176 | 0.217 |   5.359 |    3.472 | 
     | add_51/U117  | A v -> Y ^   | XNOR2X1  | 0.115 | 0.146 |   5.505 |    3.618 | 
     | U851         | A ^ -> Y v   | NAND2X1  | 0.169 | 0.079 |   5.585 |    3.697 | 
     | U853         | B v -> Y ^   | NAND3X1  | 0.104 | 0.122 |   5.706 |    3.819 | 
     | \acc_reg[40] | D ^          | DFFSR    | 0.104 | 0.000 |   5.707 |    3.819 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.888 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.083 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.283 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.525 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.235 |   0.872 |    2.760 | 
     | \acc_reg[40] | CLK ^      | DFFSR   | 0.132 | 0.004 |   0.876 |    2.764 | 
     +--------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \acc_reg[38] /CLK 
Endpoint:   \acc_reg[38] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.820
- Arrival Time                  5.704
= Slack Time                   -1.883
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.883 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.688 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.476 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.243 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -1.015 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.749 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.303 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.876 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.117 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.328 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.569 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.719 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.013 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.273 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.491 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.723 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    2.989 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.259 | 
     | add_51/U131  | B ^ -> Y v   | NOR2X1   | 0.198 | 0.247 |   5.390 |    3.507 | 
     | add_51/U126  | A v -> Y ^   | XNOR2X1  | 0.117 | 0.150 |   5.540 |    3.657 | 
     | U859         | A ^ -> Y v   | NAND2X1  | 0.135 | 0.058 |   5.598 |    3.714 | 
     | U861         | B v -> Y ^   | NAND3X1  | 0.098 | 0.106 |   5.703 |    3.820 | 
     | \acc_reg[38] | D ^          | DFFSR    | 0.098 | 0.000 |   5.704 |    3.820 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.883 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.079 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.278 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.521 | 
     | clk__L4_I37  | A ^ -> Y ^ | CLKBUF1 | 0.130 | 0.236 |   0.874 |    2.757 | 
     | \acc_reg[38] | CLK ^      | DFFSR   | 0.130 | 0.002 |   0.876 |    2.759 | 
     +--------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \acc_reg[44] /CLK 
Endpoint:   \acc_reg[44] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.823
- Arrival Time                  5.673
= Slack Time                   -1.850
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.850 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.654 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.442 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.210 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.982 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.715 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.337 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.910 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.151 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.361 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.603 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.753 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.047 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.307 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.525 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.757 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    3.023 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.293 | 
     | add_51/U102  | B ^ -> Y v   | NOR2X1   | 0.156 | 0.191 |   5.333 |    3.484 | 
     | add_51/U97   | A v -> Y ^   | XNOR2X1  | 0.135 | 0.156 |   5.489 |    3.639 | 
     | U835         | A ^ -> Y v   | NAND2X1  | 0.150 | 0.068 |   5.557 |    3.707 | 
     | U837         | B v -> Y ^   | NAND3X1  | 0.104 | 0.115 |   5.672 |    3.823 | 
     | \acc_reg[44] | D ^          | DFFSR    | 0.104 | 0.000 |   5.673 |    3.823 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.850 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.045 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.244 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.487 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.877 |    2.726 | 
     | \acc_reg[44] | CLK ^      | DFFSR   | 0.133 | 0.003 |   0.880 |    2.729 | 
     +--------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \acc_reg[34] /CLK 
Endpoint:   \acc_reg[34] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.869
- Setup                         0.109
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.810
- Arrival Time                  5.653
= Slack Time                   -1.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.842 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.647 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.435 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.202 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.975 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.708 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.344 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.917 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.158 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.368 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.610 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.760 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.054 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.314 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.532 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.764 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    3.030 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.300 | 
     | add_51/U153  | B ^ -> Y v   | NOR2X1   | 0.150 | 0.187 |   5.330 |    3.487 | 
     | add_51/U148  | A v -> Y ^   | XNOR2X1  | 0.096 | 0.129 |   5.458 |    3.616 | 
     | U875         | A ^ -> Y v   | NAND2X1  | 0.155 | 0.067 |   5.525 |    3.683 | 
     | U877         | B v -> Y ^   | NAND3X1  | 0.114 | 0.127 |   5.652 |    3.810 | 
     | \acc_reg[34] | D ^          | DFFSR    | 0.114 | 0.001 |   5.653 |    3.810 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.842 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.038 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.112 | 0.212 |   0.407 |    2.250 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.181 | 0.233 |   0.640 |    2.482 | 
     | clk__L4_I20  | A ^ -> Y ^ | CLKBUF1 | 0.135 | 0.227 |   0.867 |    2.709 | 
     | \acc_reg[34] | CLK ^      | DFFSR   | 0.135 | 0.002 |   0.869 |    2.712 | 
     +--------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \acc_reg[53] /CLK 
Endpoint:   \acc_reg[53] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.881
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.826
- Arrival Time                  5.659
= Slack Time                   -1.834
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.834 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.638 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.426 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.194 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.966 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.699 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.353 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.926 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.167 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.377 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.619 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.769 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.063 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.323 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.540 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.773 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    3.039 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.184 | 0.194 |   5.067 |    3.233 | 
     | add_51/U60   | A ^ -> Y v   | NOR2X1   | 0.126 | 0.155 |   5.222 |    3.388 | 
     | add_51/U56   | B v -> Y ^   | NAND2X1  | 0.123 | 0.114 |   5.336 |    3.503 | 
     | add_51/U46   | A ^ -> Y ^   | XOR2X1   | 0.091 | 0.121 |   5.457 |    3.623 | 
     | U799         | A ^ -> Y v   | NAND2X1  | 0.175 | 0.082 |   5.538 |    3.705 | 
     | U801         | B v -> Y ^   | NAND3X1  | 0.097 | 0.120 |   5.659 |    3.825 | 
     | \acc_reg[53] | D ^          | DFFSR    | 0.097 | 0.000 |   5.659 |    3.826 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.834 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.029 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.229 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.471 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.877 |    2.710 | 
     | \acc_reg[53] | CLK ^      | DFFSR   | 0.133 | 0.004 |   0.881 |    2.714 | 
     +--------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \acc_reg[49] /CLK 
Endpoint:   \acc_reg[49] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.824
- Arrival Time                  5.655
= Slack Time                   -1.831
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.831 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.636 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.424 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.191 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.964 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.697 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.355 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.928 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.169 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.380 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.621 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.771 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.065 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.325 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.543 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.775 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    3.041 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.184 | 0.194 |   5.067 |    3.235 | 
     | add_51/U80   | B ^ -> Y v   | NOR2X1   | 0.138 | 0.165 |   5.232 |    3.401 | 
     | add_51/U76   | B v -> Y ^   | NAND2X1  | 0.133 | 0.127 |   5.359 |    3.528 | 
     | add_51/U68   | A ^ -> Y ^   | XOR2X1   | 0.097 | 0.127 |   5.486 |    3.655 | 
     | U815         | A ^ -> Y v   | NAND2X1  | 0.143 | 0.059 |   5.545 |    3.714 | 
     | U817         | B v -> Y ^   | NAND3X1  | 0.098 | 0.110 |   5.655 |    3.824 | 
     | \acc_reg[49] | D ^          | DFFSR    | 0.098 | 0.000 |   5.655 |    3.824 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.831 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.027 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.226 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.469 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.877 |    2.708 | 
     | \acc_reg[49] | CLK ^      | DFFSR   | 0.133 | 0.003 |   0.879 |    2.711 | 
     +--------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \acc_reg[57] /CLK 
Endpoint:   \acc_reg[57] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.881
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.823
- Arrival Time                  5.652
= Slack Time                   -1.829
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.829 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.633 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.422 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.189 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.961 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.694 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.357 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.931 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.171 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.382 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.623 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.774 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.068 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.328 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.545 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.778 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    3.044 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.184 | 0.194 |   5.067 |    3.238 | 
     | add_51/U38   | A ^ -> Y v   | NOR2X1   | 0.130 | 0.160 |   5.227 |    3.398 | 
     | add_51/U34   | B v -> Y ^   | NAND2X1  | 0.128 | 0.118 |   5.345 |    3.516 | 
     | add_51/U26   | A ^ -> Y ^   | XOR2X1   | 0.095 | 0.125 |   5.470 |    3.641 | 
     | U783         | A ^ -> Y v   | NAND2X1  | 0.148 | 0.063 |   5.533 |    3.704 | 
     | U785         | B v -> Y ^   | NAND3X1  | 0.109 | 0.119 |   5.651 |    3.822 | 
     | \acc_reg[57] | D ^          | DFFSR    | 0.109 | 0.001 |   5.652 |    3.823 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.829 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.025 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.224 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.467 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.877 |    2.706 | 
     | \acc_reg[57] | CLK ^      | DFFSR   | 0.133 | 0.004 |   0.881 |    2.710 | 
     +--------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \acc_reg[32] /CLK 
Endpoint:   \acc_reg[32] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.818
- Arrival Time                  5.644
= Slack Time                   -1.826
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.826 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.630 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.419 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.186 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.958 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.691 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.360 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.934 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.174 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.385 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.626 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.777 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.071 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.331 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.548 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.781 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    3.047 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.317 | 
     | add_51/U164  | B ^ -> Y v   | NOR2X1   | 0.181 | 0.225 |   5.368 |    3.542 | 
     | add_51/U159  | A v -> Y ^   | XNOR2X1  | 0.078 | 0.122 |   5.490 |    3.664 | 
     | U883         | A ^ -> Y v   | NAND2X1  | 0.132 | 0.052 |   5.542 |    3.716 | 
     | U885         | B v -> Y ^   | NAND3X1  | 0.096 | 0.102 |   5.644 |    3.818 | 
     | \acc_reg[32] | D ^          | DFFSR    | 0.096 | 0.000 |   5.644 |    3.818 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.826 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.022 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.112 | 0.212 |   0.407 |    2.233 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.181 | 0.233 |   0.640 |    2.466 | 
     | clk__L4_I20  | A ^ -> Y ^ | CLKBUF1 | 0.135 | 0.227 |   0.867 |    2.693 | 
     | \acc_reg[32] | CLK ^      | DFFSR   | 0.136 | 0.006 |   0.873 |    2.699 | 
     +--------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \acc_reg[63] /CLK 
Endpoint:   \acc_reg[63] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.822
- Arrival Time                  5.646
= Slack Time                   -1.824
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.824 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.628 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.416 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.184 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.956 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.689 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.363 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.936 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.177 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.387 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.629 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.779 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.073 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.333 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.551 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.783 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    3.049 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.184 | 0.194 |   5.067 |    3.243 | 
     | add_51/U6    | A ^ -> Y v   | NOR2X1   | 0.096 | 0.125 |   5.191 |    3.368 | 
     | add_51/U4    | B v -> YC v  | HAX1     | 0.086 | 0.165 |   5.357 |    3.533 | 
     | add_51/U3    | A v -> Y ^   | XOR2X1   | 0.089 | 0.115 |   5.471 |    3.648 | 
     | U1011        | A ^ -> Y v   | NAND2X1  | 0.145 | 0.060 |   5.531 |    3.708 | 
     | U1013        | B v -> Y ^   | NAND3X1  | 0.103 | 0.114 |   5.646 |    3.822 | 
     | \acc_reg[63] | D ^          | DFFSR    | 0.103 | 0.000 |   5.646 |    3.822 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.824 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.019 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.218 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.461 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.235 |   0.872 |    2.696 | 
     | \acc_reg[63] | CLK ^      | DFFSR   | 0.132 | 0.007 |   0.879 |    2.702 | 
     +--------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \acc_reg[31] /CLK 
Endpoint:   \acc_reg[31] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.872
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.817
- Arrival Time                  5.625
= Slack Time                   -1.808
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.808 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.612 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.401 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.168 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.940 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.674 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.378 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.951 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.192 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.403 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.644 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.795 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.089 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.349 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.566 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.799 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    3.064 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.334 | 
     | add_51/U375  | A ^ -> Y v   | INVX1    | 0.171 | 0.200 |   5.342 |    3.534 | 
     | add_51/U163  | A v -> Y ^   | XNOR2X1  | 0.087 | 0.127 |   5.469 |    3.661 | 
     | U887         | A ^ -> Y v   | NAND2X1  | 0.135 | 0.055 |   5.524 |    3.716 | 
     | U889         | B v -> Y ^   | NAND3X1  | 0.094 | 0.101 |   5.625 |    3.817 | 
     | \acc_reg[31] | D ^          | DFFSR    | 0.094 | 0.000 |   5.625 |    3.817 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.808 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    2.004 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.112 | 0.212 |   0.407 |    2.215 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.181 | 0.233 |   0.640 |    2.448 | 
     | clk__L4_I20  | A ^ -> Y ^ | CLKBUF1 | 0.135 | 0.227 |   0.867 |    2.675 | 
     | \acc_reg[31] | CLK ^      | DFFSR   | 0.136 | 0.005 |   0.872 |    2.680 | 
     +--------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \acc_reg[50] /CLK 
Endpoint:   \acc_reg[50] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.881
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.823
- Arrival Time                  5.621
= Slack Time                   -1.797
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.797 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.602 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.390 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.158 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.930 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.663 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.389 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.962 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.203 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.413 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.655 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.805 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.099 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.359 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.577 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.809 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    3.075 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.345 | 
     | add_51/U69   | B ^ -> Y v   | NOR2X1   | 0.153 | 0.187 |   5.329 |    3.532 | 
     | add_51/U64   | A v -> Y ^   | XNOR2X1  | 0.088 | 0.124 |   5.453 |    3.655 | 
     | U811         | A ^ -> Y v   | NAND2X1  | 0.135 | 0.054 |   5.507 |    3.709 | 
     | U813         | B v -> Y ^   | NAND3X1  | 0.107 | 0.114 |   5.620 |    3.823 | 
     | \acc_reg[50] | D ^          | DFFSR    | 0.107 | 0.001 |   5.621 |    3.823 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.797 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.993 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.192 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.435 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.877 |    2.674 | 
     | \acc_reg[50] | CLK ^      | DFFSR   | 0.133 | 0.004 |   0.881 |    2.678 | 
     +--------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \acc_reg[36] /CLK 
Endpoint:   \acc_reg[36] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.823
- Arrival Time                  5.608
= Slack Time                   -1.784
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.784 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.589 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.377 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.144 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.916 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.650 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.402 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.975 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.216 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.427 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.668 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.818 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.112 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.372 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.590 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.822 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    3.088 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.358 | 
     | add_51/U144  | B ^ -> Y v   | NOR2X1   | 0.156 | 0.194 |   5.337 |    3.553 | 
     | add_51/U139  | A v -> Y ^   | XNOR2X1  | 0.074 | 0.115 |   5.452 |    3.668 | 
     | U867         | A ^ -> Y v   | NAND2X1  | 0.133 | 0.052 |   5.505 |    3.720 | 
     | U869         | B v -> Y ^   | NAND3X1  | 0.095 | 0.103 |   5.607 |    3.823 | 
     | \acc_reg[36] | D ^          | DFFSR    | 0.095 | 0.000 |   5.608 |    3.823 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.784 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.980 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.112 | 0.212 |   0.407 |    2.192 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.181 | 0.233 |   0.640 |    2.424 | 
     | clk__L4_I19  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.236 |   0.876 |    2.660 | 
     | \acc_reg[36] | CLK ^      | DFFSR   | 0.133 | 0.002 |   0.878 |    2.662 | 
     +--------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \acc_reg[54] /CLK 
Endpoint:   \acc_reg[54] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.825
- Arrival Time                  5.605
= Slack Time                   -1.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.780 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.584 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.372 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.140 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.912 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.645 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.406 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    0.980 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.221 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.431 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.672 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.823 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.117 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.377 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.594 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.827 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    3.093 | 
     | add_51/U340  | A v -> Y ^   | INVX2    | 0.331 | 0.270 |   5.142 |    3.363 | 
     | add_51/U47   | B ^ -> Y v   | NOR2X1   | 0.147 | 0.176 |   5.319 |    3.539 | 
     | add_51/U42   | A v -> Y ^   | XNOR2X1  | 0.081 | 0.118 |   5.436 |    3.657 | 
     | U795         | A ^ -> Y v   | NAND2X1  | 0.148 | 0.060 |   5.496 |    3.717 | 
     | U797         | B v -> Y ^   | NAND3X1  | 0.095 | 0.109 |   5.605 |    3.825 | 
     | \acc_reg[54] | D ^          | DFFSR    | 0.095 | 0.000 |   5.605 |    3.825 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.780 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.975 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.175 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.417 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.877 |    2.656 | 
     | \acc_reg[54] | CLK ^      | DFFSR   | 0.133 | 0.004 |   0.880 |    2.660 | 
     +--------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \acc_reg[58] /CLK 
Endpoint:   \acc_reg[58] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.820
- Arrival Time                  5.578
= Slack Time                   -1.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.757 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.562 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.350 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.117 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.890 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.623 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.429 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.002 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.243 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.453 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.695 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.845 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.139 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.399 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.617 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.849 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    3.115 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.184 | 0.194 |   5.067 |    3.309 | 
     | add_51/U27   | A ^ -> Y v   | NOR2X1   | 0.180 | 0.209 |   5.275 |    3.518 | 
     | add_51/U22   | A v -> Y ^   | XNOR2X1  | 0.082 | 0.125 |   5.401 |    3.643 | 
     | U779         | A ^ -> Y v   | NAND2X1  | 0.147 | 0.060 |   5.461 |    3.703 | 
     | U781         | B v -> Y ^   | NAND3X1  | 0.107 | 0.117 |   5.578 |    3.820 | 
     | \acc_reg[58] | D ^          | DFFSR    | 0.107 | 0.000 |   5.578 |    3.820 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.757 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.953 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.152 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.395 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.235 |   0.872 |    2.630 | 
     | \acc_reg[58] | CLK ^      | DFFSR   | 0.132 | 0.005 |   0.878 |    2.635 | 
     +--------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \acc_reg[46] /CLK 
Endpoint:   \acc_reg[46] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.823
- Arrival Time                  5.568
= Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.745 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.550 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.338 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.106 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.878 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.611 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.441 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.014 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.255 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.465 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.707 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.857 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.151 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.411 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.629 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.861 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    3.127 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.184 | 0.194 |   5.067 |    3.321 | 
     | add_51/U89   | B ^ -> Y v   | NOR2X1   | 0.173 | 0.177 |   5.244 |    3.499 | 
     | add_51/U84   | A v -> Y ^   | XNOR2X1  | 0.107 | 0.141 |   5.385 |    3.639 | 
     | U827         | A ^ -> Y v   | NAND2X1  | 0.154 | 0.067 |   5.452 |    3.707 | 
     | U829         | B v -> Y ^   | NAND3X1  | 0.101 | 0.116 |   5.568 |    3.822 | 
     | \acc_reg[46] | D ^          | DFFSR    | 0.101 | 0.000 |   5.568 |    3.823 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.745 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.941 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.140 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.383 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.877 |    2.622 | 
     | \acc_reg[46] | CLK ^      | DFFSR   | 0.133 | 0.002 |   0.879 |    2.624 | 
     +--------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \acc_reg[14] /CLK 
Endpoint:   \acc_reg[14] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.859
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.802
- Arrival Time                  5.547
= Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.745 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.549 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.338 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.105 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.877 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.610 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.441 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.015 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.255 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.466 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.707 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.858 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.152 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.412 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.629 | 
     | add_51/U369  | A ^ -> Y v   | INVX1    | 0.244 | 0.248 |   4.623 |    2.878 | 
     | add_51/U278  | B v -> Y ^   | NAND2X1  | 0.137 | 0.168 |   4.791 |    3.046 | 
     | add_51/U268  | B ^ -> Y v   | NOR2X1   | 0.128 | 0.132 |   4.923 |    3.178 | 
     | add_51/U264  | B v -> Y ^   | NAND2X1  | 0.126 | 0.128 |   5.051 |    3.306 | 
     | add_51/U348  | A ^ -> Y ^   | XNOR2X1  | 0.174 | 0.178 |   5.228 |    3.484 | 
     | U955         | A ^ -> Y v   | NAND2X1  | 0.262 | 0.163 |   5.391 |    3.647 | 
     | U957         | B v -> Y ^   | NAND3X1  | 0.106 | 0.155 |   5.547 |    3.802 | 
     | \acc_reg[14] | D ^          | DFFSR    | 0.106 | 0.000 |   5.547 |    3.802 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.745 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.941 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.115 | 0.205 |   0.400 |    2.145 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.235 |   0.636 |    2.381 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.129 | 0.221 |   0.856 |    2.601 | 
     | \acc_reg[14] | CLK ^      | DFFSR   | 0.129 | 0.003 |   0.859 |    2.604 | 
     +--------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \acc_reg[56] /CLK 
Endpoint:   \acc_reg[56] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.824
- Arrival Time                  5.560
= Slack Time                   -1.736
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.736 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.540 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.329 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.096 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.868 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.602 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.450 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.023 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.264 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.475 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.716 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.867 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.161 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.421 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.638 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.871 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    3.136 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.184 | 0.194 |   5.067 |    3.331 | 
     | add_51/U38   | A ^ -> Y v   | NOR2X1   | 0.130 | 0.160 |   5.227 |    3.491 | 
     | add_51/U33   | A v -> Y ^   | XNOR2X1  | 0.100 | 0.129 |   5.355 |    3.619 | 
     | U787         | A ^ -> Y v   | NAND2X1  | 0.172 | 0.081 |   5.436 |    3.700 | 
     | U789         | B v -> Y ^   | NAND3X1  | 0.102 | 0.124 |   5.560 |    3.824 | 
     | \acc_reg[56] | D ^          | DFFSR    | 0.102 | 0.000 |   5.560 |    3.824 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.736 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.932 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.131 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.374 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.877 |    2.613 | 
     | \acc_reg[56] | CLK ^      | DFFSR   | 0.133 | 0.004 |   0.880 |    2.616 | 
     +--------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \acc_reg[18] /CLK 
Endpoint:   \acc_reg[18] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.859
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.803
- Arrival Time                  5.532
= Slack Time                   -1.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.729 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.533 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.322 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.089 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.861 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.595 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.457 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.030 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.271 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.482 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.723 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.874 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.168 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.428 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.645 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.878 | 
     | add_51/U371  | A v -> Y ^   | INVX1    | 0.199 | 0.218 |   4.825 |    3.096 | 
     | add_51/U246  | B ^ -> Y v   | NOR2X1   | 0.127 | 0.149 |   4.974 |    3.245 | 
     | add_51/U242  | B v -> Y ^   | NAND2X1  | 0.123 | 0.123 |   5.097 |    3.368 | 
     | add_51/U234  | A ^ -> Y ^   | XOR2X1   | 0.175 | 0.178 |   5.275 |    3.546 | 
     | U939         | A ^ -> Y v   | NAND2X1  | 0.209 | 0.123 |   5.399 |    3.670 | 
     | U941         | B v -> Y ^   | NAND3X1  | 0.099 | 0.133 |   5.532 |    3.803 | 
     | \acc_reg[18] | D ^          | DFFSR    | 0.099 | 0.000 |   5.532 |    3.803 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.729 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.925 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.115 | 0.205 |   0.400 |    2.129 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.235 |   0.636 |    2.365 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.129 | 0.221 |   0.857 |    2.585 | 
     | \acc_reg[18] | CLK ^      | DFFSR   | 0.129 | 0.002 |   0.859 |    2.588 | 
     +--------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \acc_reg[48] /CLK 
Endpoint:   \acc_reg[48] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.824
- Arrival Time                  5.539
= Slack Time                   -1.715
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.715 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.519 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.308 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.075 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.847 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.581 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.471 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.044 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.285 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.496 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.737 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.888 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.181 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.442 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.659 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.892 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    3.157 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.184 | 0.194 |   5.067 |    3.352 | 
     | add_51/U80   | B ^ -> Y v   | NOR2X1   | 0.138 | 0.165 |   5.232 |    3.517 | 
     | add_51/U75   | A v -> Y ^   | XNOR2X1  | 0.107 | 0.136 |   5.368 |    3.652 | 
     | U819         | A ^ -> Y v   | NAND2X1  | 0.144 | 0.061 |   5.429 |    3.714 | 
     | U821         | B v -> Y ^   | NAND3X1  | 0.098 | 0.110 |   5.539 |    3.824 | 
     | \acc_reg[48] | D ^          | DFFSR    | 0.098 | 0.000 |   5.539 |    3.824 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.715 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.911 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.110 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.353 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.877 |    2.592 | 
     | \acc_reg[48] | CLK ^      | DFFSR   | 0.133 | 0.003 |   0.880 |    2.595 | 
     +--------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \acc_reg[52] /CLK 
Endpoint:   \acc_reg[52] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.881
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.826
- Arrival Time                  5.538
= Slack Time                   -1.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.713 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.517 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.305 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.073 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.845 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.578 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.474 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.047 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.288 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.498 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.740 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.890 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.184 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.444 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.662 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.894 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    3.160 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.184 | 0.194 |   5.067 |    3.354 | 
     | add_51/U60   | A ^ -> Y v   | NOR2X1   | 0.126 | 0.155 |   5.222 |    3.509 | 
     | add_51/U55   | A v -> Y ^   | XNOR2X1  | 0.073 | 0.109 |   5.331 |    3.619 | 
     | U803         | A ^ -> Y v   | NAND2X1  | 0.183 | 0.085 |   5.416 |    3.703 | 
     | U805         | B v -> Y ^   | NAND3X1  | 0.097 | 0.122 |   5.538 |    3.825 | 
     | \acc_reg[52] | D ^          | DFFSR    | 0.097 | 0.000 |   5.538 |    3.826 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.713 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.908 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.107 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.350 | 
     | clk__L4_I39  | A ^ -> Y ^ | CLKBUF1 | 0.133 | 0.239 |   0.877 |    2.589 | 
     | \acc_reg[52] | CLK ^      | DFFSR   | 0.133 | 0.004 |   0.881 |    2.593 | 
     +--------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \acc_reg[62] /CLK 
Endpoint:   \acc_reg[62] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.875
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.820
- Arrival Time                  5.531
= Slack Time                   -1.711
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.711 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.515 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.304 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.071 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.843 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.576 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.475 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.049 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.289 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.500 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.741 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.892 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.186 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.446 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.663 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.896 | 
     | add_51/U343  | A v -> Y v   | AND2X1   | 0.196 | 0.266 |   4.872 |    3.162 | 
     | add_51/U344  | A v -> Y ^   | INVX2    | 0.184 | 0.194 |   5.067 |    3.356 | 
     | add_51/U6    | A ^ -> Y v   | NOR2X1   | 0.096 | 0.125 |   5.191 |    3.480 | 
     | add_51/U4    | B v -> YS ^  | HAX1     | 0.057 | 0.179 |   5.371 |    3.660 | 
     | U763         | A ^ -> Y v   | NAND2X1  | 0.141 | 0.054 |   5.425 |    3.714 | 
     | U765         | B v -> Y ^   | NAND3X1  | 0.097 | 0.106 |   5.531 |    3.820 | 
     | \acc_reg[62] | D ^          | DFFSR    | 0.097 | 0.000 |   5.531 |    3.820 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.711 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.907 | 
     | clk__L2_I2   | A ^ -> Y ^ | CLKBUF1 | 0.090 | 0.199 |   0.395 |    2.106 | 
     | clk__L3_I7   | A ^ -> Y ^ | CLKBUF1 | 0.196 | 0.243 |   0.638 |    2.349 | 
     | clk__L4_I38  | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.235 |   0.872 |    2.583 | 
     | \acc_reg[62] | CLK ^      | DFFSR   | 0.132 | 0.003 |   0.875 |    2.586 | 
     +--------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \acc_reg[10] /CLK 
Endpoint:   \acc_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.857
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.802
- Arrival Time                  5.509
= Slack Time                   -1.707
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.707 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.512 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.300 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.067 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.839 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.573 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.479 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.052 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.293 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.504 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.745 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.895 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.189 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.449 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.667 | 
     | add_51/U369  | A ^ -> Y v   | INVX1    | 0.244 | 0.248 |   4.623 |    2.915 | 
     | add_51/U289  | B v -> Y ^   | NAND2X1  | 0.202 | 0.228 |   4.851 |    3.143 | 
     | add_51/U284  | B ^ -> Y v   | NOR2X1   | 0.133 | 0.154 |   5.005 |    3.298 | 
     | add_51/U349  | A v -> Y ^   | XOR2X1   | 0.193 | 0.192 |   5.197 |    3.490 | 
     | U971         | A ^ -> Y v   | NAND2X1  | 0.256 | 0.161 |   5.359 |    3.652 | 
     | U973         | B v -> Y ^   | NAND3X1  | 0.101 | 0.150 |   5.509 |    3.801 | 
     | \acc_reg[10] | D ^          | DFFSR    | 0.101 | 0.000 |   5.509 |    3.802 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.707 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.903 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.115 | 0.205 |   0.400 |    2.108 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.235 |   0.636 |    2.343 | 
     | clk__L4_I4   | A ^ -> Y ^ | CLKBUF1 | 0.125 | 0.219 |   0.855 |    2.562 | 
     | \acc_reg[10] | CLK ^      | DFFSR   | 0.125 | 0.003 |   0.857 |    2.565 | 
     +--------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \acc_reg[12] /CLK 
Endpoint:   \acc_reg[12] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.860
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.803
- Arrival Time                  5.462
= Slack Time                   -1.660
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.660 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.464 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.252 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -1.020 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.792 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.525 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.527 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.100 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.341 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.551 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.793 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.943 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.237 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.497 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.714 | 
     | add_51/U369  | A ^ -> Y v   | INVX1    | 0.244 | 0.248 |   4.623 |    2.963 | 
     | add_51/U278  | B v -> Y ^   | NAND2X1  | 0.137 | 0.168 |   4.791 |    3.131 | 
     | add_51/U370  | A ^ -> Y v   | INVX2    | 0.098 | 0.102 |   4.892 |    3.233 | 
     | add_51/U273  | B v -> Y ^   | NAND2X1  | 0.135 | 0.125 |   5.017 |    3.358 | 
     | add_51/U347  | A ^ -> Y ^   | XNOR2X1  | 0.166 | 0.173 |   5.191 |    3.531 | 
     | U963         | A ^ -> Y v   | NAND2X1  | 0.221 | 0.130 |   5.321 |    3.661 | 
     | U965         | B v -> Y ^   | NAND3X1  | 0.106 | 0.141 |   5.462 |    3.802 | 
     | \acc_reg[12] | D ^          | DFFSR    | 0.106 | 0.001 |   5.462 |    3.803 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.660 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.855 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.115 | 0.205 |   0.400 |    2.060 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.235 |   0.636 |    2.295 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.129 | 0.221 |   0.856 |    2.516 | 
     | \acc_reg[12] | CLK ^      | DFFSR   | 0.129 | 0.003 |   0.859 |    2.519 | 
     +--------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \acc_reg[22] /CLK 
Endpoint:   \acc_reg[22] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.864
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.806
- Arrival Time                  5.431
= Slack Time                   -1.625
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.625 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.430 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.218 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -0.985 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.758 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.491 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.561 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.134 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.375 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.585 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.827 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.977 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.271 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.531 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.749 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.981 | 
     | add_51/U236  | B v -> Y ^   | NAND2X1  | 0.106 | 0.139 |   4.745 |    3.120 | 
     | add_51/U226  | B ^ -> Y v   | NOR2X1   | 0.117 | 0.116 |   4.861 |    3.236 | 
     | add_51/U222  | B v -> Y ^   | NAND2X1  | 0.130 | 0.114 |   4.975 |    3.350 | 
     | add_51/U212  | A ^ -> Y ^   | XOR2X1   | 0.194 | 0.191 |   5.166 |    3.541 | 
     | U923         | A ^ -> Y v   | NAND2X1  | 0.205 | 0.122 |   5.288 |    3.663 | 
     | U925         | B v -> Y ^   | NAND3X1  | 0.109 | 0.142 |   5.431 |    3.805 | 
     | \acc_reg[22] | D ^          | DFFSR    | 0.109 | 0.000 |   5.431 |    3.806 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.625 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.821 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.115 | 0.205 |   0.400 |    2.026 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.235 |   0.636 |    2.261 | 
     | clk__L4_I3   | A ^ -> Y ^ | CLKBUF1 | 0.136 | 0.225 |   0.860 |    2.486 | 
     | \acc_reg[22] | CLK ^      | DFFSR   | 0.136 | 0.004 |   0.864 |    2.489 | 
     +--------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \acc_reg[20] /CLK 
Endpoint:   \acc_reg[20] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         0.107
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.812
- Arrival Time                  5.423
= Slack Time                   -1.610
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.610 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.415 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.203 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -0.971 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.743 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.476 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.576 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.149 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.390 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.600 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.842 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.992 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.286 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.546 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.764 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    2.996 | 
     | add_51/U236  | B v -> Y ^   | NAND2X1  | 0.106 | 0.139 |   4.745 |    3.135 | 
     | add_51/U373  | A ^ -> Y v   | INVX1    | 0.115 | 0.117 |   4.863 |    3.252 | 
     | add_51/U231  | B v -> Y ^   | NAND2X1  | 0.123 | 0.121 |   4.983 |    3.373 | 
     | add_51/U225  | A ^ -> Y ^   | XOR2X1   | 0.188 | 0.187 |   5.170 |    3.560 | 
     | U931         | A ^ -> Y v   | NAND2X1  | 0.199 | 0.117 |   5.287 |    3.677 | 
     | U933         | B v -> Y ^   | NAND3X1  | 0.105 | 0.135 |   5.423 |    3.812 | 
     | \acc_reg[20] | D ^          | DFFSR    | 0.105 | 0.000 |   5.423 |    3.812 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.611 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.806 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.115 | 0.205 |   0.400 |    2.011 | 
     | clk__L3_I1   | A ^ -> Y ^ | CLKBUF1 | 0.167 | 0.240 |   0.640 |    2.251 | 
     | clk__L4_I10  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.224 |   0.864 |    2.475 | 
     | \acc_reg[20] | CLK ^      | DFFSR   | 0.137 | 0.005 |   0.870 |    2.480 | 
     +--------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \acc_reg[16] /CLK 
Endpoint:   \acc_reg[16] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.864
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.809
- Arrival Time                  5.415
= Slack Time                   -1.606
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.606 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.411 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.199 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -0.966 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.738 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.472 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.580 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.153 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.394 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.605 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.846 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    1.996 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.290 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.550 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.768 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    3.000 | 
     | add_51/U371  | A v -> Y ^   | INVX1    | 0.199 | 0.218 |   4.825 |    3.218 | 
     | add_51/U251  | B ^ -> Y v   | NOR2X1   | 0.098 | 0.117 |   4.941 |    3.335 | 
     | add_51/U245  | A v -> Y ^   | XNOR2X1  | 0.197 | 0.190 |   5.131 |    3.525 | 
     | U947         | A ^ -> Y v   | NAND2X1  | 0.238 | 0.146 |   5.277 |    3.671 | 
     | U949         | B v -> Y ^   | NAND3X1  | 0.097 | 0.138 |   5.415 |    3.809 | 
     | \acc_reg[16] | D ^          | DFFSR    | 0.097 | 0.000 |   5.415 |    3.809 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.606 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.802 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.115 | 0.205 |   0.400 |    2.007 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.235 |   0.636 |    2.242 | 
     | clk__L4_I3   | A ^ -> Y ^ | CLKBUF1 | 0.136 | 0.225 |   0.860 |    2.466 | 
     | \acc_reg[16] | CLK ^      | DFFSR   | 0.136 | 0.004 |   0.864 |    2.471 | 
     +--------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \acc_reg[26] /CLK 
Endpoint:   \acc_reg[26] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.875
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.820
- Arrival Time                  5.419
= Slack Time                   -1.599
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.599 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.404 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.192 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -0.959 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.731 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.465 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.587 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.160 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.401 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.612 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.853 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    2.003 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.297 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.557 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.775 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    3.007 | 
     | add_51/U214  | B v -> Y ^   | NAND2X1  | 0.116 | 0.147 |   4.754 |    3.155 | 
     | add_51/U204  | B ^ -> Y v   | NOR2X1   | 0.147 | 0.143 |   4.897 |    3.298 | 
     | add_51/U200  | B v -> Y ^   | NAND2X1  | 0.149 | 0.141 |   5.038 |    3.439 | 
     | add_51/U190  | A ^ -> Y ^   | XOR2X1   | 0.151 | 0.166 |   5.205 |    3.605 | 
     | U907         | A ^ -> Y v   | NAND2X1  | 0.178 | 0.095 |   5.299 |    3.700 | 
     | U909         | B v -> Y ^   | NAND3X1  | 0.096 | 0.120 |   5.419 |    3.820 | 
     | \acc_reg[26] | D ^          | DFFSR    | 0.096 | 0.000 |   5.419 |    3.820 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.599 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.795 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.112 | 0.212 |   0.407 |    2.007 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.181 | 0.233 |   0.640 |    2.239 | 
     | clk__L4_I21  | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.230 |   0.870 |    2.470 | 
     | \acc_reg[26] | CLK ^      | DFFSR   | 0.132 | 0.005 |   0.875 |    2.474 | 
     +--------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \acc_reg[13] /CLK 
Endpoint:   \acc_reg[13] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.860
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.805
- Arrival Time                  5.394
= Slack Time                   -1.589
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.589 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.393 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.182 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -0.949 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.721 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.455 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.597 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.170 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.411 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.622 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.863 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    2.014 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.308 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.568 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.785 | 
     | add_51/U369  | A ^ -> Y v   | INVX1    | 0.244 | 0.248 |   4.623 |    3.034 | 
     | add_51/U278  | B v -> Y ^   | NAND2X1  | 0.137 | 0.168 |   4.791 |    3.202 | 
     | add_51/U268  | B ^ -> Y v   | NOR2X1   | 0.128 | 0.132 |   4.923 |    3.334 | 
     | add_51/U350  | A v -> Y ^   | XOR2X1   | 0.193 | 0.192 |   5.115 |    3.526 | 
     | U959         | A ^ -> Y v   | NAND2X1  | 0.231 | 0.143 |   5.258 |    3.669 | 
     | U961         | B v -> Y ^   | NAND3X1  | 0.097 | 0.136 |   5.393 |    3.804 | 
     | \acc_reg[13] | D ^          | DFFSR    | 0.097 | 0.000 |   5.394 |    3.805 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.589 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.785 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.115 | 0.205 |   0.400 |    1.989 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.235 |   0.636 |    2.225 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.129 | 0.221 |   0.857 |    2.446 | 
     | \acc_reg[13] | CLK ^      | DFFSR   | 0.129 | 0.003 |   0.860 |    2.449 | 
     +--------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \acc_reg[28] /CLK 
Endpoint:   \acc_reg[28] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.874
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.818
- Arrival Time                  5.405
= Slack Time                   -1.587
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.587 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.391 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.179 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -0.947 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.719 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.452 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.600 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.173 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.414 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.624 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.866 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    2.016 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.310 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.570 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.787 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    3.020 | 
     | add_51/U192  | A v -> Y ^   | NAND2X1  | 0.152 | 0.185 |   4.792 |    3.205 | 
     | add_51/U374  | A ^ -> Y v   | INVX1    | 0.122 | 0.132 |   4.924 |    3.337 | 
     | add_51/U187  | B v -> Y ^   | NAND2X1  | 0.124 | 0.117 |   5.040 |    3.454 | 
     | add_51/U181  | A ^ -> Y ^   | XOR2X1   | 0.128 | 0.147 |   5.187 |    3.601 | 
     | U899         | A ^ -> Y v   | NAND2X1  | 0.179 | 0.090 |   5.278 |    3.691 | 
     | U901         | B v -> Y ^   | NAND3X1  | 0.103 | 0.127 |   5.404 |    3.818 | 
     | \acc_reg[28] | D ^          | DFFSR    | 0.103 | 0.000 |   5.405 |    3.818 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.587 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.782 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.112 | 0.212 |   0.407 |    1.994 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.181 | 0.233 |   0.640 |    2.227 | 
     | clk__L4_I21  | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.230 |   0.870 |    2.457 | 
     | \acc_reg[28] | CLK ^      | DFFSR   | 0.132 | 0.004 |   0.874 |    2.461 | 
     +--------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \acc_reg[11] /CLK 
Endpoint:   \acc_reg[11] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.864
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.808
- Arrival Time                  5.364
= Slack Time                   -1.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.556 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.360 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.149 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -0.916 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.688 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.422 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.630 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.203 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.444 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.655 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.896 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    2.047 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.341 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.601 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.818 | 
     | add_51/U369  | A ^ -> Y v   | INVX1    | 0.244 | 0.248 |   4.623 |    3.067 | 
     | add_51/U278  | B v -> Y ^   | NAND2X1  | 0.137 | 0.168 |   4.791 |    3.235 | 
     | add_51/U370  | A ^ -> Y v   | INVX2    | 0.098 | 0.102 |   4.892 |    3.337 | 
     | add_51/U346  | A v -> Y ^   | XOR2X1   | 0.182 | 0.183 |   5.075 |    3.519 | 
     | U967         | A ^ -> Y v   | NAND2X1  | 0.239 | 0.145 |   5.220 |    3.664 | 
     | U969         | B v -> Y ^   | NAND3X1  | 0.101 | 0.144 |   5.364 |    3.808 | 
     | \acc_reg[11] | D ^          | DFFSR    | 0.101 | 0.000 |   5.364 |    3.808 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.556 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.752 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.115 | 0.205 |   0.400 |    1.956 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.235 |   0.636 |    2.192 | 
     | clk__L4_I3   | A ^ -> Y ^ | CLKBUF1 | 0.136 | 0.225 |   0.860 |    2.416 | 
     | \acc_reg[11] | CLK ^      | DFFSR   | 0.136 | 0.004 |   0.864 |    2.420 | 
     +--------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \acc_reg[27] /CLK 
Endpoint:   \acc_reg[27] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.874
- Setup                         0.108
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.816
- Arrival Time                  5.367
= Slack Time                   -1.551
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.551 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.355 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.144 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -0.911 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.683 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.417 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.635 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.208 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.449 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.660 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.901 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    2.052 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.345 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.606 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.823 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    3.056 | 
     | add_51/U192  | A v -> Y ^   | NAND2X1  | 0.152 | 0.185 |   4.792 |    3.241 | 
     | add_51/U374  | A ^ -> Y v   | INVX1    | 0.122 | 0.132 |   4.924 |    3.372 | 
     | add_51/U186  | A v -> Y ^   | XNOR2X1  | 0.172 | 0.177 |   5.100 |    3.549 | 
     | U903         | A ^ -> Y v   | NAND2X1  | 0.207 | 0.122 |   5.222 |    3.671 | 
     | U905         | B v -> Y ^   | NAND3X1  | 0.111 | 0.144 |   5.367 |    3.816 | 
     | \acc_reg[27] | D ^          | DFFSR    | 0.111 | 0.001 |   5.367 |    3.816 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.551 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.747 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.112 | 0.212 |   0.407 |    1.958 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.181 | 0.233 |   0.640 |    2.191 | 
     | clk__L4_I21  | A ^ -> Y ^ | CLKBUF1 | 0.132 | 0.230 |   0.870 |    2.421 | 
     | \acc_reg[27] | CLK ^      | DFFSR   | 0.132 | 0.004 |   0.874 |    2.425 | 
     +--------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \acc_reg[30] /CLK 
Endpoint:   \acc_reg[30] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         0.106
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.821
- Arrival Time                  5.371
= Slack Time                   -1.550
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.550 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.355 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.143 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -0.910 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.683 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.416 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.636 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.209 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.450 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.660 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.902 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    2.052 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.346 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.606 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.824 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    3.056 | 
     | add_51/U192  | A v -> Y ^   | NAND2X1  | 0.152 | 0.185 |   4.792 |    3.241 | 
     | add_51/U182  | B ^ -> Y v   | NOR2X1   | 0.133 | 0.145 |   4.937 |    3.386 | 
     | add_51/U178  | B v -> Y ^   | NAND2X1  | 0.128 | 0.122 |   5.058 |    3.508 | 
     | add_51/U168  | A ^ -> Y ^   | XOR2X1   | 0.100 | 0.128 |   5.186 |    3.636 | 
     | U891         | A ^ -> Y v   | NAND2X1  | 0.155 | 0.068 |   5.254 |    3.704 | 
     | U893         | B v -> Y ^   | NAND3X1  | 0.101 | 0.116 |   5.371 |    3.821 | 
     | \acc_reg[30] | D ^          | DFFSR    | 0.101 | 0.000 |   5.371 |    3.821 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.550 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.746 | 
     | clk__L2_I1   | A ^ -> Y ^ | CLKBUF1 | 0.112 | 0.212 |   0.407 |    1.958 | 
     | clk__L3_I3   | A ^ -> Y ^ | CLKBUF1 | 0.181 | 0.233 |   0.640 |    2.190 | 
     | clk__L4_I18  | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.233 |   0.873 |    2.423 | 
     | \acc_reg[30] | CLK ^      | DFFSR   | 0.138 | 0.004 |   0.877 |    2.427 | 
     +--------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \acc_reg[15] /CLK 
Endpoint:   \acc_reg[15] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.859
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.804
- Arrival Time                  5.325
= Slack Time                   -1.522
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.522 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.326 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.114 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -0.882 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.654 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.387 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.665 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.238 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.479 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.689 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.931 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    2.081 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.375 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.635 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.853 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    3.085 | 
     | add_51/U371  | A v -> Y ^   | INVX1    | 0.199 | 0.218 |   4.825 |    3.303 | 
     | add_51/U250  | A ^ -> Y ^   | XOR2X1   | 0.190 | 0.198 |   5.022 |    3.501 | 
     | U951         | A ^ -> Y v   | NAND2X1  | 0.253 | 0.158 |   5.180 |    3.658 | 
     | U953         | B v -> Y ^   | NAND3X1  | 0.097 | 0.145 |   5.325 |    3.804 | 
     | \acc_reg[15] | D ^          | DFFSR    | 0.097 | 0.000 |   5.325 |    3.804 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.522 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.717 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.115 | 0.205 |   0.400 |    1.922 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.235 |   0.636 |    2.157 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.129 | 0.221 |   0.857 |    2.378 | 
     | \acc_reg[15] | CLK ^      | DFFSR   | 0.129 | 0.002 |   0.859 |    2.380 | 
     +--------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \acc_reg[17] /CLK 
Endpoint:   \acc_reg[17] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.871
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.816
- Arrival Time                  5.316
= Slack Time                   -1.500
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.500 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.304 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.093 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -0.860 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.632 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.366 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.686 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.259 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.500 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.711 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.952 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    2.103 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.397 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.657 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.874 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    3.107 | 
     | add_51/U371  | A v -> Y ^   | INVX1    | 0.199 | 0.218 |   4.825 |    3.325 | 
     | add_51/U246  | B ^ -> Y v   | NOR2X1   | 0.127 | 0.149 |   4.974 |    3.474 | 
     | add_51/U241  | A v -> Y ^   | XNOR2X1  | 0.143 | 0.157 |   5.131 |    3.631 | 
     | U943         | A ^ -> Y v   | NAND2X1  | 0.154 | 0.075 |   5.206 |    3.706 | 
     | U945         | B v -> Y ^   | NAND3X1  | 0.095 | 0.110 |   5.316 |    3.816 | 
     | \acc_reg[17] | D ^          | DFFSR    | 0.095 | 0.000 |   5.316 |    3.816 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.500 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.696 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.115 | 0.205 |   0.400 |    1.900 | 
     | clk__L3_I1   | A ^ -> Y ^ | CLKBUF1 | 0.167 | 0.240 |   0.640 |    2.140 | 
     | clk__L4_I10  | A ^ -> Y ^ | CLKBUF1 | 0.137 | 0.224 |   0.864 |    2.364 | 
     | \acc_reg[17] | CLK ^      | DFFSR   | 0.137 | 0.007 |   0.871 |    2.371 | 
     +--------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \acc_reg[21] /CLK 
Endpoint:   \acc_reg[21] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.859
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.804
- Arrival Time                  5.299
= Slack Time                   -1.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.495 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.300 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.088 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -0.856 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.628 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.361 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.691 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.264 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.505 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.715 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.957 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    2.107 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.401 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.661 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.879 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    3.111 | 
     | add_51/U236  | B v -> Y ^   | NAND2X1  | 0.106 | 0.139 |   4.745 |    3.250 | 
     | add_51/U226  | B ^ -> Y v   | NOR2X1   | 0.117 | 0.116 |   4.861 |    3.366 | 
     | add_51/U221  | A v -> Y ^   | XNOR2X1  | 0.198 | 0.192 |   5.053 |    3.557 | 
     | U927         | A ^ -> Y v   | NAND2X1  | 0.201 | 0.120 |   5.173 |    3.677 | 
     | U929         | B v -> Y ^   | NAND3X1  | 0.096 | 0.127 |   5.299 |    3.804 | 
     | \acc_reg[21] | D ^          | DFFSR    | 0.096 | 0.000 |   5.299 |    3.804 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.495 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.691 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.115 | 0.205 |   0.400 |    1.896 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.235 |   0.636 |    2.131 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.129 | 0.221 |   0.856 |    2.352 | 
     | \acc_reg[21] | CLK ^      | DFFSR   | 0.129 | 0.002 |   0.859 |    2.354 | 
     +--------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \acc_reg[19] /CLK 
Endpoint:   \acc_reg[19] /D (^) checked with  leading edge of 'clk'
Beginpoint: \h2_reg[2] /Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.859
- Setup                         0.105
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 3.803
- Arrival Time                  5.289
= Slack Time                   -1.486
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |              |              |          |       |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+-------+---------+----------| 
     |              | clk ^        |          | 0.000 |       |   0.000 |   -1.486 | 
     | clk__L1_I0   | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.196 |   0.196 |   -1.290 | 
     | clk__L2_I1   | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.212 |   0.407 |   -1.079 | 
     | clk__L3_I4   | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.233 |   0.640 |   -0.846 | 
     | clk__L4_I27  | A ^ -> Y ^   | CLKBUF1  | 0.157 | 0.228 |   0.868 |   -0.618 | 
     | \h2_reg[2]   | CLK ^ -> Q ^ | DFFPOSX1 | 0.220 | 0.267 |   1.134 |   -0.351 | 
     | sra_50/U861  | A ^ -> Y v   | INVX2    | 1.673 | 1.052 |   2.186 |    0.700 | 
     | sra_50/U1284 | B v -> Y ^   | NAND2X1  | 0.394 | 0.573 |   2.759 |    1.274 | 
     | sra_50/U1283 | A ^ -> Y v   | NOR2X1   | 0.201 | 0.241 |   3.000 |    1.514 | 
     | sra_50/U1282 | A v -> Y v   | AND2X1   | 0.140 | 0.211 |   3.211 |    1.725 | 
     | sra_50/U1281 | A v -> Y ^   | NAND2X1  | 0.303 | 0.241 |   3.452 |    1.966 | 
     | sra_50/U1218 | B ^ -> Y v   | MUX2X1   | 0.144 | 0.151 |   3.603 |    2.117 | 
     | add_51/U334  | B v -> Y ^   | NAND2X1  | 0.346 | 0.294 |   3.897 |    2.411 | 
     | add_51/U321  | A ^ -> Y v   | NOR2X1   | 0.216 | 0.260 |   4.157 |    2.671 | 
     | add_51/U300  | A v -> Y ^   | NAND2X1  | 0.191 | 0.217 |   4.374 |    2.888 | 
     | add_51/U257  | A ^ -> Y v   | NOR2X1   | 0.215 | 0.233 |   4.607 |    3.121 | 
     | add_51/U236  | B v -> Y ^   | NAND2X1  | 0.106 | 0.139 |   4.745 |    3.260 | 
     | add_51/U373  | A ^ -> Y v   | INVX1    | 0.115 | 0.117 |   4.863 |    3.377 | 
     | add_51/U230  | A v -> Y ^   | XNOR2X1  | 0.152 | 0.162 |   5.025 |    3.539 | 
     | U935         | A ^ -> Y v   | NAND2X1  | 0.220 | 0.127 |   5.152 |    3.666 | 
     | U937         | B v -> Y ^   | NAND3X1  | 0.099 | 0.137 |   5.289 |    3.803 | 
     | \acc_reg[19] | D ^          | DFFSR    | 0.099 | 0.000 |   5.289 |    3.803 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |              |            |         |       |       |  Time   |   Time   | 
     |--------------+------------+---------+-------+-------+---------+----------| 
     |              | clk ^      |         | 0.000 |       |   0.000 |    1.486 | 
     | clk__L1_I0   | A ^ -> Y ^ | CLKBUF1 | 0.131 | 0.196 |   0.196 |    1.682 | 
     | clk__L2_I0   | A ^ -> Y ^ | CLKBUF1 | 0.115 | 0.205 |   0.400 |    1.886 | 
     | clk__L3_I0   | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.235 |   0.636 |    2.122 | 
     | clk__L4_I2   | A ^ -> Y ^ | CLKBUF1 | 0.129 | 0.221 |   0.857 |    2.342 | 
     | \acc_reg[19] | CLK ^      | DFFSR   | 0.129 | 0.002 |   0.859 |    2.344 | 
     +--------------------------------------------------------------------------+ 

