 
****************************************
Report : qor
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Thu Nov 19 06:00:04 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.31
  Critical Path Slack:           7.62
  Critical Path Clk Period:     21.60
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          4.19
  Critical Path Slack:           5.35
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              35.00
  Critical Path Length:          9.82
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          2.12
  Critical Path Slack:           7.16
  Critical Path Clk Period:     21.60
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       4690
  Leaf Cell Count:              26524
  Buf/Inv Cell Count:            2687
  Buf Cell Count:                  23
  Inv Cell Count:                2664
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21173
  Sequential Cell Count:         5351
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    52378.020128
  Noncombinational Area: 38640.995251
  Buf/Inv Area:           1870.675275
  Total Buffer Area:            36.00
  Total Inverter Area:        1834.68
  Macro/Black Box Area:      0.000000
  Net Area:                  0.243590
  -----------------------------------
  Cell Area:             91019.015379
  Design Area:           91019.258969


  Design Rules
  -----------------------------------
  Total Number of Nets:         30522
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   19.32
  Logic Optimization:                 22.49
  Mapping Optimization:               39.42
  -----------------------------------------
  Overall Compile Time:              123.80
  Overall Compile Wall Clock Time:   124.15

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
