TimeQuest Timing Analyzer report for esl_demonstrator
Fri Jun 15 13:54:42 2018
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. MTBF Summary
 28. Synchronizer Summary
 29. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 30. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 31. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 42. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 44. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 46. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. MTBF Summary
 56. Synchronizer Summary
 57. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 63. Fast 1200mV 0C Model Setup Summary
 64. Fast 1200mV 0C Model Hold Summary
 65. Fast 1200mV 0C Model Recovery Summary
 66. Fast 1200mV 0C Model Removal Summary
 67. Fast 1200mV 0C Model Minimum Pulse Width Summary
 68. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 69. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 71. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 73. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 74. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 75. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. MTBF Summary
 83. Synchronizer Summary
 84. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 90. Multicorner Timing Analysis Summary
 91. Setup Times
 92. Hold Times
 93. Clock to Output Times
 94. Minimum Clock to Output Times
 95. Board Trace Model Assignments
 96. Input Transition Times
 97. Signal Integrity Metrics (Slow 1200mv 0c Model)
 98. Signal Integrity Metrics (Slow 1200mv 85c Model)
 99. Signal Integrity Metrics (Fast 1200mv 0c Model)
100. Setup Transfers
101. Hold Transfers
102. Recovery Transfers
103. Removal Transfers
104. Report TCCS
105. Report RSKM
106. Unconstrained Paths
107. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; esl_demonstrator                                   ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.80        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;  40.0%      ;
;     Processor 4            ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; Quad_Dec.sdc                                              ; OK     ; Fri Jun 15 13:54:38 2018 ;
; Quad_Dec/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri Jun 15 13:54:38 2018 ;
; Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc            ; OK     ; Fri Jun 15 13:54:38 2018 ;
+-----------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 15.55 MHz ; 15.55 MHz       ; altera_reserved_tck ;      ;
; 81.07 MHz ; 81.07 MHz       ; CLOCK_50            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 5.491  ; 0.000         ;
; altera_reserved_tck ; 17.849 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.293 ; 0.000         ;
; altera_reserved_tck ; 0.358 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 16.393 ; 0.000         ;
; altera_reserved_tck ; 47.095 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.248 ; 0.000         ;
; CLOCK_50            ; 2.995 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 9.574  ; 0.000              ;
; altera_reserved_tck ; 49.628 ; 0.000              ;
+---------------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.491 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 4.301      ;
; 5.497 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 4.295      ;
; 5.607 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 4.185      ;
; 5.613 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 4.179      ;
; 5.723 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 4.069      ;
; 5.729 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 4.063      ;
; 5.839 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 3.953      ;
; 5.845 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 3.947      ;
; 5.955 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 3.837      ;
; 5.961 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 3.831      ;
; 6.071 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 3.721      ;
; 6.077 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 3.715      ;
; 6.125 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 3.662      ;
; 6.131 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 3.656      ;
; 6.187 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 3.605      ;
; 6.193 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 3.599      ;
; 6.241 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 3.546      ;
; 6.247 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 3.540      ;
; 6.303 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 3.489      ;
; 6.309 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 3.483      ;
; 6.357 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 3.430      ;
; 6.363 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 3.424      ;
; 6.431 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 3.373      ;
; 6.437 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 3.367      ;
; 6.473 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 3.314      ;
; 6.479 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 3.308      ;
; 6.547 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 3.257      ;
; 6.553 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 3.251      ;
; 6.589 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 3.198      ;
; 6.595 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 3.192      ;
; 6.663 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 3.141      ;
; 6.669 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 3.135      ;
; 6.705 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 3.082      ;
; 6.711 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 3.076      ;
; 6.779 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 3.025      ;
; 6.785 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 3.019      ;
; 6.821 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 2.966      ;
; 6.827 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 2.960      ;
; 6.832 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.972      ;
; 6.832 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.972      ;
; 6.832 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.972      ;
; 6.832 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.972      ;
; 6.832 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.972      ;
; 6.832 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.972      ;
; 6.832 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.972      ;
; 6.832 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.972      ;
; 6.902 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 2.890      ;
; 6.902 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 2.890      ;
; 6.902 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 2.890      ;
; 6.902 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 2.890      ;
; 6.902 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 2.890      ;
; 6.902 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 2.890      ;
; 6.902 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 2.890      ;
; 6.902 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 2.890      ;
; 6.902 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 2.890      ;
; 6.902 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 2.890      ;
; 6.902 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 2.890      ;
; 6.902 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 2.890      ;
; 6.902 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 2.890      ;
; 6.902 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 2.890      ;
; 6.902 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 2.890      ;
; 6.902 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.223     ; 2.890      ;
; 6.937 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 2.850      ;
; 6.943 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 2.844      ;
; 7.056 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.734      ;
; 7.062 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.728      ;
; 7.170 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.634      ;
; 7.170 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.634      ;
; 7.170 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.634      ;
; 7.170 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.634      ;
; 7.170 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.634      ;
; 7.170 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.634      ;
; 7.170 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.634      ;
; 7.170 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.634      ;
; 7.170 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.634      ;
; 7.170 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.634      ;
; 7.170 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.634      ;
; 7.170 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.634      ;
; 7.170 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.634      ;
; 7.170 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.634      ;
; 7.170 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.634      ;
; 7.170 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.211     ; 2.634      ;
; 7.172 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.618      ;
; 7.178 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.612      ;
; 7.288 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.502      ;
; 7.294 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.496      ;
; 7.404 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.386      ;
; 7.410 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.380      ;
; 7.520 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.270      ;
; 7.526 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.264      ;
; 7.636 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.154      ;
; 7.642 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.148      ;
; 7.665 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_or_div_done                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 12.292     ;
; 7.752 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.038      ;
; 7.758 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 2.032      ;
; 7.916 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 1.874      ;
; 7.916 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.225     ; 1.874      ;
; 7.997 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 1.790      ;
; 7.997 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 1.790      ;
; 7.997 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.228     ; 1.790      ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 17.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                  ; altera_reserved_tdo                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -3.536     ; 8.615      ;
; 46.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 3.637      ;
; 46.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 3.593      ;
; 46.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 3.489      ;
; 46.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 3.325      ;
; 46.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 3.292      ;
; 47.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 3.057      ;
; 47.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.100      ; 2.852      ;
; 47.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.723      ;
; 47.470 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 2.635      ;
; 47.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.546      ;
; 47.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.521      ;
; 47.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.100      ; 2.511      ;
; 47.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 2.418      ;
; 47.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 2.410      ;
; 47.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.366      ;
; 47.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.253      ;
; 48.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 1.612      ;
; 48.862 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 1.256      ;
; 72.358 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.243      ; 10.900     ;
; 72.358 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.243      ; 10.900     ;
; 72.358 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.243      ; 10.900     ;
; 72.358 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.243      ; 10.900     ;
; 72.358 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.243      ; 10.900     ;
; 72.428 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 10.831     ;
; 72.428 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 10.831     ;
; 72.428 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 10.831     ;
; 72.428 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 10.831     ;
; 72.428 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 10.831     ;
; 72.592 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 10.667     ;
; 72.592 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 10.667     ;
; 72.592 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 10.667     ;
; 72.592 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 10.667     ;
; 72.592 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 10.667     ;
; 72.890 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.243      ; 10.368     ;
; 72.890 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.243      ; 10.368     ;
; 72.890 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.243      ; 10.368     ;
; 72.890 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.243      ; 10.368     ;
; 72.890 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.243      ; 10.368     ;
; 73.157 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 10.099     ;
; 73.184 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 10.072     ;
; 73.184 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 10.072     ;
; 74.024 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.242      ; 9.233      ;
; 74.124 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.239      ; 9.130      ;
; 74.124 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.239      ; 9.130      ;
; 74.694 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.235      ; 8.556      ;
; 74.694 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.235      ; 8.556      ;
; 74.755 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.235      ; 8.495      ;
; 74.800 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.235      ; 8.450      ;
; 74.983 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.239      ; 8.271      ;
; 74.983 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.239      ; 8.271      ;
; 74.983 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.239      ; 8.271      ;
; 74.983 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.239      ; 8.271      ;
; 74.993 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.239      ; 8.261      ;
; 74.993 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.239      ; 8.261      ;
; 75.011 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.239      ; 8.243      ;
; 75.014 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.239      ; 8.240      ;
; 75.016 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.239      ; 8.238      ;
; 75.025 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.235      ; 8.225      ;
; 75.037 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 8.219      ;
; 75.047 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.239      ; 8.207      ;
; 75.054 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.239      ; 8.200      ;
; 75.204 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 8.052      ;
; 75.277 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.239      ; 7.977      ;
; 75.278 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.239      ; 7.976      ;
; 77.305 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 5.959      ;
; 77.312 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 5.952      ;
; 77.528 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 5.736      ;
; 77.665 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.243      ; 5.593      ;
; 77.678 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.243      ; 5.580      ;
; 77.741 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 5.523      ;
; 77.812 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.246      ; 5.449      ;
; 77.823 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.246      ; 5.438      ;
; 78.033 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 5.231      ;
; 78.038 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 5.226      ;
; 78.137 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 5.127      ;
; 78.204 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.237      ; 5.048      ;
; 78.272 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.253      ; 4.996      ;
; 78.272 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.253      ; 4.996      ;
; 78.289 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.253      ; 4.979      ;
; 78.460 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 4.807      ;
; 78.472 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.242      ; 4.785      ;
; 78.484 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 4.772      ;
; 78.693 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 4.563      ;
; 78.753 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.239      ; 4.501      ;
; 95.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.920      ;
; 95.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.869      ;
; 95.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.869      ;
; 95.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.865      ;
; 95.140 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.821      ;
; 95.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.614      ;
; 95.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.482      ;
; 95.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.482      ;
; 95.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.482      ;
; 95.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.482      ;
; 95.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.482      ;
; 95.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.482      ;
; 95.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.482      ;
; 95.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.482      ;
; 95.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.482      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.293 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[12]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.862      ;
; 0.294 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.865      ;
; 0.301 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.865      ;
; 0.302 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[15]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.871      ;
; 0.305 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[2]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.873      ;
; 0.305 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[31]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.874      ;
; 0.306 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_tag[3]                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.875      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.883      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[17]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.881      ;
; 0.314 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.878      ;
; 0.314 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[20]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.882      ;
; 0.315 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.886      ;
; 0.316 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.887      ;
; 0.317 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[5]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.886      ;
; 0.320 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.891      ;
; 0.320 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[19]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.888      ;
; 0.323 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_tag[2]                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.891      ;
; 0.324 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_tag[1]                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.892      ;
; 0.325 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[3]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.893      ;
; 0.326 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.897      ;
; 0.328 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.899      ;
; 0.329 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.893      ;
; 0.337 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.901      ;
; 0.338 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.909      ;
; 0.340 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.904      ;
; 0.343 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|writedata[12]                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.912      ;
; 0.352 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.916      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.921      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                               ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                               ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_tx:the_Quad_Dec_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                           ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_tx:the_Quad_Dec_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_tx:the_Quad_Dec_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                           ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_tx:the_Quad_Dec_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                         ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.589      ;
; 0.372 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.596      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.603      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.604      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.605      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.606      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.606      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.608      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                               ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.617      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.625      ;
; 0.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.632      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.697      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.698      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.699      ;
; 0.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.487 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.706      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.713      ;
; 0.499 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.499 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.500 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.500 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[14]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.719      ;
; 0.500 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.719      ;
; 0.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.725      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.727      ;
; 0.515 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.734      ;
; 0.517 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.735      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.737      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.393 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 3.773      ;
; 16.393 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 3.773      ;
; 16.393 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 3.773      ;
; 16.393 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 3.773      ;
; 16.393 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 3.773      ;
; 16.393 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 3.773      ;
; 16.393 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 3.773      ;
; 16.393 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 3.773      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_break                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_alu_subtract                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[28]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.411      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_flush_pipe_always                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_br_cond                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[21]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_wr_dst_reg_from_D                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[23]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.411      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[26]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[24]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[25]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[30]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[27]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.411      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[31]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.411      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_src2_choose_imm                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.411      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.411      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.411      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_wr_dst_reg                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.411      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.411      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.411      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_dst_reg                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.411      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_shift_rot                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_shift_rot                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.409      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_shift_rot_right                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.414      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.409      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[4]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_hazard_M                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.408      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_logic                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_rdctl_inst                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_retaddr                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.414      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_cmp                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_jmp_indirect                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.414      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_break                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.414      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_exception                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.414      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.409      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_alu_signed_comparison                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[31]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.408      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_st                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.409      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.409      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.408      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_wrctl_inst                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.408      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[2]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[2]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.408      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[2]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.408      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_ld_signed                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_ld_signed                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[13]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[9]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[10]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.408      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.409      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[8]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.409      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[25]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.408      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[25]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.408      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[24]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.408      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[27]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.408      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[28]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.408      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[26]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.408      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[26]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[14]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[31]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[3]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_ld                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.412      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[12]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_rot_right                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_rot_right                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_shift_logical                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_shift_logical                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_shift_rot_stall                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.409      ;
; 16.526 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[11]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.413      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 3.035      ;
; 47.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 2.526      ;
; 48.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 1.631      ;
; 96.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.035      ;
; 96.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.035      ;
; 96.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.035      ;
; 96.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.035      ;
; 96.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.035      ;
; 96.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.035      ;
; 96.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.035      ;
; 97.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.741      ;
; 97.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.741      ;
; 97.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.741      ;
; 97.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.741      ;
; 97.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.741      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.710      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.710      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.710      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.710      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.710      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.710      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.710      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.710      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.710      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.710      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.710      ;
; 97.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.710      ;
; 97.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.661      ;
; 97.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.661      ;
; 97.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.661      ;
; 97.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.661      ;
; 97.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.661      ;
; 97.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.526      ;
; 97.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.526      ;
; 97.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.526      ;
; 97.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.526      ;
; 97.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.526      ;
; 97.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.526      ;
; 97.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.526      ;
; 97.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.526      ;
; 97.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.060      ;
; 97.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.060      ;
; 97.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.060      ;
; 97.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.060      ;
; 97.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.053      ;
; 97.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.053      ;
; 97.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.053      ;
; 97.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.053      ;
; 97.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.053      ;
; 97.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.053      ;
; 97.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.053      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.902      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.902      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.902      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.902      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.902      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.902      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.902      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.902      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.902      ;
; 98.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.902      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.731      ;
; 98.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.638      ;
; 98.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.638      ;
; 98.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.638      ;
; 98.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.638      ;
; 98.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.638      ;
; 98.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.638      ;
; 98.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.638      ;
; 98.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.638      ;
; 98.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.638      ;
; 98.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.638      ;
; 98.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.627      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.248  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.467      ;
; 1.285  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.507      ;
; 1.285  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.507      ;
; 1.285  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.507      ;
; 1.285  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.507      ;
; 1.285  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.507      ;
; 1.285  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.507      ;
; 1.285  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.507      ;
; 1.285  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.507      ;
; 1.285  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.507      ;
; 1.285  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.507      ;
; 1.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.331  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.553      ;
; 1.536  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.759      ;
; 1.536  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.759      ;
; 1.536  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.759      ;
; 1.536  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.759      ;
; 1.536  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.759      ;
; 1.536  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.759      ;
; 1.536  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.759      ;
; 1.536  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.759      ;
; 1.536  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.759      ;
; 1.536  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.759      ;
; 1.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.908      ;
; 1.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.908      ;
; 1.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.908      ;
; 1.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.908      ;
; 1.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.908      ;
; 1.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.908      ;
; 1.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.908      ;
; 1.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.916      ;
; 1.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.916      ;
; 1.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.916      ;
; 1.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.916      ;
; 2.095  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.320      ;
; 2.095  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.320      ;
; 2.095  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.320      ;
; 2.095  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.320      ;
; 2.095  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.320      ;
; 2.095  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.320      ;
; 2.095  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.320      ;
; 2.095  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.320      ;
; 2.248  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.477      ;
; 2.248  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.477      ;
; 2.248  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.477      ;
; 2.248  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.477      ;
; 2.248  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.477      ;
; 2.278  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.506      ;
; 2.278  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.506      ;
; 2.278  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.506      ;
; 2.278  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.506      ;
; 2.278  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.506      ;
; 2.278  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.506      ;
; 2.278  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.506      ;
; 2.278  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.506      ;
; 2.278  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.506      ;
; 2.278  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.506      ;
; 2.278  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.506      ;
; 2.278  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.506      ;
; 2.308  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.536      ;
; 2.308  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.536      ;
; 2.308  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.536      ;
; 2.308  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.536      ;
; 2.308  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.536      ;
; 2.601  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.830      ;
; 2.601  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.830      ;
; 2.601  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.830      ;
; 2.601  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.830      ;
; 2.601  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.830      ;
; 2.601  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.830      ;
; 2.601  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.830      ;
; 51.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.227      ; 1.497      ;
; 51.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.237      ; 2.320      ;
; 52.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.240      ; 2.830      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.995 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[11]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 3.252      ;
; 2.995 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[12]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 3.252      ;
; 2.995 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[14]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 3.252      ;
; 2.996 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[17]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 3.250      ;
; 2.996 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[16]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 3.250      ;
; 2.996 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.254      ;
; 2.996 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.254      ;
; 2.997 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.248      ;
; 2.997 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|delayed_unxsync_rxdxx1                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.248      ;
; 2.997 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|do_start_rx                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.248      ;
; 2.997 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_rate_counter[0]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.248      ;
; 2.997 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_rate_counter[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.248      ;
; 2.997 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_rate_counter[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.248      ;
; 2.997 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_rate_counter[3]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.248      ;
; 2.997 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_rate_counter[4]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.248      ;
; 2.997 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_rate_counter[5]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.248      ;
; 2.997 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_rate_counter[6]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.248      ;
; 2.997 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_rate_counter[7]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.248      ;
; 2.997 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_rate_counter[8]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.248      ;
; 2.997 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_clk_en                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.248      ;
; 2.997 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.248      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[8]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.242      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[9]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.242      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[15]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.242      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.243      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.237      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.237      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.237      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.237      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.237      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.237      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.237      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.237      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.237      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.237      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.237      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.237      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.237      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.237      ;
; 2.998 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.237      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[12]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.238      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[13]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.235      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[16]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.235      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[2]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.235      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.238      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[11]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.231      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_mem_byte_en[3]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.238      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.230      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[0]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.235      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[1]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.235      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[5]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.235      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_valid_from_D                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.234      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[21]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.235      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[22]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.235      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[19]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.235      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[20]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.235      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[29]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.235      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.230      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[0]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.230      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[4]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.231      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[6]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.237      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[6]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.237      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[6]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.237      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.234      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.234      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[7]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.233      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_mem_byte_en[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.238      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[14]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.237      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[14]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.237      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[13]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.231      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[13]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.234      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[8]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.230      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[8]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.234      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[8]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.230      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[10]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.231      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[12]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.231      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[7]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.233      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[25]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.239      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[25]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.231      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_mem_byte_en[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.238      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[0]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.230      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[6]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.237      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_mem_byte_en[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.238      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[13]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.234      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[10]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.234      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[10]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.234      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[15]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.235      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[28]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.234      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[28]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.239      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[29]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.234      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[19]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.242      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[20]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.242      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[21]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.231      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[21]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.234      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[21]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.234      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[21]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.234      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[22]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.242      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[23]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.235      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[18]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.231      ;
; 2.999 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[18]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.242      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                         ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                                                          ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                                          ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                               ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                               ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                       ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                        ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                             ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                         ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                                          ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                                          ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                        ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                        ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                        ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                        ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                           ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.628 ; 49.844       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ;
; 49.628 ; 49.844       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ;
; 49.628 ; 49.844       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                             ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                    ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                    ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                    ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                    ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                       ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                           ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                    ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                    ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                    ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                    ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                    ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                   ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                  ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27] ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28] ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29] ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30] ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32] ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33] ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34] ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                              ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                         ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                         ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                         ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                         ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                        ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.695 ; 2.688 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.531 ; 7.642 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.553  ; 0.461  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.704 ; -1.808 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; uart_tx             ; CLOCK_50            ; 6.365  ; 6.382  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.476 ; 12.151 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; uart_tx             ; CLOCK_50            ; 6.147 ; 6.166 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.232 ; 9.907 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.445 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; uart_rx                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; uart_rx                                                                                                                                   ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 37.445                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  uart_rx                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.264       ;
;  Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 18.181       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                           ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 38.516                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.264       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.252       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                 ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                     ; 38.518                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.264       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.254       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                 ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                     ; 38.520                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.265       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.255       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                               ; 197.505                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.264       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.241       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                               ; 197.674                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.267       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.407       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 16.06 MHz ; 16.06 MHz       ; altera_reserved_tck ;      ;
; 90.74 MHz ; 90.74 MHz       ; CLOCK_50            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 6.005  ; 0.000         ;
; altera_reserved_tck ; 18.873 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.285 ; 0.000         ;
; altera_reserved_tck ; 0.311 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 16.759 ; 0.000         ;
; altera_reserved_tck ; 47.452 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.137 ; 0.000         ;
; CLOCK_50            ; 2.692 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.590  ; 0.000             ;
; altera_reserved_tck ; 49.606 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.005 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 3.818      ;
; 6.023 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 3.800      ;
; 6.105 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 3.718      ;
; 6.123 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 3.700      ;
; 6.205 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 3.618      ;
; 6.223 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 3.600      ;
; 6.305 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 3.518      ;
; 6.323 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 3.500      ;
; 6.405 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 3.418      ;
; 6.423 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 3.400      ;
; 6.505 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 3.318      ;
; 6.523 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 3.300      ;
; 6.597 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.199     ; 3.219      ;
; 6.605 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 3.218      ;
; 6.615 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.199     ; 3.201      ;
; 6.623 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 3.200      ;
; 6.697 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.199     ; 3.119      ;
; 6.705 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 3.118      ;
; 6.715 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.199     ; 3.101      ;
; 6.723 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 3.100      ;
; 6.797 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.199     ; 3.019      ;
; 6.815 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.199     ; 3.001      ;
; 6.816 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 3.018      ;
; 6.834 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 3.000      ;
; 6.897 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.199     ; 2.919      ;
; 6.915 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.199     ; 2.901      ;
; 6.916 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.918      ;
; 6.934 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.900      ;
; 6.997 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.199     ; 2.819      ;
; 7.015 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.199     ; 2.801      ;
; 7.016 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.818      ;
; 7.034 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.800      ;
; 7.097 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.199     ; 2.719      ;
; 7.115 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.199     ; 2.701      ;
; 7.116 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.718      ;
; 7.123 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.711      ;
; 7.123 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.711      ;
; 7.123 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.711      ;
; 7.123 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.711      ;
; 7.123 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.711      ;
; 7.123 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.711      ;
; 7.123 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.711      ;
; 7.123 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.711      ;
; 7.123 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.711      ;
; 7.181 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 2.642      ;
; 7.181 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 2.642      ;
; 7.181 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 2.642      ;
; 7.181 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 2.642      ;
; 7.181 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 2.642      ;
; 7.181 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 2.642      ;
; 7.181 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 2.642      ;
; 7.181 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 2.642      ;
; 7.181 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 2.642      ;
; 7.181 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 2.642      ;
; 7.181 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 2.642      ;
; 7.181 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 2.642      ;
; 7.181 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 2.642      ;
; 7.181 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 2.642      ;
; 7.181 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 2.642      ;
; 7.181 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.192     ; 2.642      ;
; 7.197 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.199     ; 2.619      ;
; 7.215 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.199     ; 2.601      ;
; 7.297 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.199     ; 2.519      ;
; 7.315 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.199     ; 2.501      ;
; 7.401 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 2.419      ;
; 7.419 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 2.401      ;
; 7.426 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.408      ;
; 7.426 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.408      ;
; 7.426 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.408      ;
; 7.426 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.408      ;
; 7.426 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.408      ;
; 7.426 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.408      ;
; 7.426 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.408      ;
; 7.426 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.408      ;
; 7.426 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.408      ;
; 7.426 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.408      ;
; 7.426 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.408      ;
; 7.426 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.408      ;
; 7.426 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.408      ;
; 7.426 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.408      ;
; 7.426 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.408      ;
; 7.426 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.181     ; 2.408      ;
; 7.501 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 2.319      ;
; 7.519 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 2.301      ;
; 7.601 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 2.219      ;
; 7.619 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 2.201      ;
; 7.701 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 2.119      ;
; 7.719 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 2.101      ;
; 7.801 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 2.019      ;
; 7.819 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 2.001      ;
; 7.901 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 1.919      ;
; 7.919 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 1.901      ;
; 8.001 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 1.819      ;
; 8.019 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 1.801      ;
; 8.113 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 1.707      ;
; 8.113 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 1.707      ;
; 8.200 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 1.620      ;
; 8.200 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 1.620      ;
; 8.200 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 1.620      ;
; 8.200 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.195     ; 1.620      ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 18.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                  ; altera_reserved_tdo                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -3.226     ; 7.901      ;
; 46.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 3.252      ;
; 46.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 3.249      ;
; 47.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 3.120      ;
; 47.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 2.972      ;
; 47.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 2.953      ;
; 47.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.778      ;
; 47.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 2.548      ;
; 47.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 2.421      ;
; 47.795 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.121      ; 2.341      ;
; 47.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 2.294      ;
; 47.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 2.262      ;
; 47.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 2.245      ;
; 47.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 2.180      ;
; 48.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.142      ;
; 48.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 2.119      ;
; 48.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 2.031      ;
; 48.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 1.440      ;
; 49.024 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 1.124      ;
; 72.519 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.923      ; 10.419     ;
; 72.519 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.923      ; 10.419     ;
; 72.519 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.923      ; 10.419     ;
; 72.519 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.923      ; 10.419     ;
; 72.519 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.923      ; 10.419     ;
; 72.583 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 10.356     ;
; 72.583 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 10.356     ;
; 72.583 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 10.356     ;
; 72.583 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 10.356     ;
; 72.583 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 10.356     ;
; 72.721 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 10.218     ;
; 72.721 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 10.218     ;
; 72.721 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 10.218     ;
; 72.721 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 10.218     ;
; 72.721 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 10.218     ;
; 72.991 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.923      ; 9.947      ;
; 72.991 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.923      ; 9.947      ;
; 72.991 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.923      ; 9.947      ;
; 72.991 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.923      ; 9.947      ;
; 72.991 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.923      ; 9.947      ;
; 73.244 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.922      ; 9.693      ;
; 73.244 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.922      ; 9.693      ;
; 73.251 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.922      ; 9.686      ;
; 74.025 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.922      ; 8.912      ;
; 74.095 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 8.839      ;
; 74.095 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 8.839      ;
; 74.588 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.916      ; 8.343      ;
; 74.588 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.916      ; 8.343      ;
; 74.657 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.916      ; 8.274      ;
; 74.699 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.916      ; 8.232      ;
; 74.856 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 8.079      ;
; 74.856 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 8.079      ;
; 74.856 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 8.079      ;
; 74.856 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 8.079      ;
; 74.885 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 8.050      ;
; 74.885 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 8.050      ;
; 74.900 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 8.035      ;
; 74.902 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 8.033      ;
; 74.904 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.916      ; 8.027      ;
; 74.904 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 8.031      ;
; 74.905 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.922      ; 8.032      ;
; 74.933 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 8.002      ;
; 74.935 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 8.000      ;
; 75.069 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.922      ; 7.868      ;
; 75.136 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 7.799      ;
; 75.138 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 7.797      ;
; 77.284 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 5.660      ;
; 77.288 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 5.656      ;
; 77.475 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 5.469      ;
; 77.580 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 5.359      ;
; 77.623 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 5.316      ;
; 77.699 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 5.245      ;
; 77.717 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.927      ; 5.225      ;
; 77.733 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 5.208      ;
; 77.938 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 5.006      ;
; 77.941 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 5.003      ;
; 78.034 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 4.910      ;
; 78.090 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.917      ; 4.842      ;
; 78.158 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 4.789      ;
; 78.158 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 4.789      ;
; 78.174 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.932      ; 4.773      ;
; 78.312 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.931      ; 4.634      ;
; 78.339 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.922      ; 4.598      ;
; 78.348 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.922      ; 4.589      ;
; 78.531 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.922      ; 4.406      ;
; 78.580 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 4.354      ;
; 95.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.423      ;
; 95.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.375      ;
; 95.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.375      ;
; 95.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.371      ;
; 95.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.325      ;
; 95.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.165      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.032      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.032      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.032      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.032      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.032      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.032      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.032      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.032      ;
; 95.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.032      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.285 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.798      ;
; 0.294 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[12]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.804      ;
; 0.299 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.805      ;
; 0.301 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.814      ;
; 0.302 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[15]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.812      ;
; 0.302 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_tag[3]                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.812      ;
; 0.302 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[2]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a1~porta_datain_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.813      ;
; 0.304 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[31]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.814      ;
; 0.307 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[17]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.817      ;
; 0.308 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.821      ;
; 0.309 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.822      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.817      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_read                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_read                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                            ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.825      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|rx_char_ready                                                                                                            ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|rx_char_ready                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                               ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                               ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                         ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|rx_overrun                                                                                                               ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|rx_overrun                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|framing_error                                                                                                            ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|framing_error                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|break_detect                                                                                                             ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|break_detect                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_tx:the_Quad_Dec_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                           ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_tx:the_Quad_Dec_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                         ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_go                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_go                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[20]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.823      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.529      ;
; 0.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.531      ;
; 0.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.532      ;
; 0.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.542      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.550      ;
; 0.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.551      ;
; 0.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.551      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.552      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.553      ;
; 0.356 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                               ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.558      ;
; 0.358 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.558      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.559      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.574      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.624      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.630      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.631      ;
; 0.438 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.638      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.643      ;
; 0.449 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.649      ;
; 0.449 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.649      ;
; 0.450 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[14]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.650      ;
; 0.450 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.650      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.654      ;
; 0.464 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.663      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.667      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.759 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 3.386      ;
; 16.759 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 3.386      ;
; 16.759 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 3.386      ;
; 16.759 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 3.386      ;
; 16.759 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 3.386      ;
; 16.759 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 3.386      ;
; 16.759 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 3.386      ;
; 16.759 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 3.386      ;
; 16.904 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.039      ;
; 16.904 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[5]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.039      ;
; 16.904 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[29]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.039      ;
; 16.904 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[29]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.039      ;
; 16.904 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[5]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.039      ;
; 16.904 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[29]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.039      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_break                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[28]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.042      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_pipe_flush                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_flush_pipe_always                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_br_cond                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_iw[21]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_wr_dst_reg_from_D                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.044      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[23]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.042      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[26]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[24]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[25]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[30]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[27]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.042      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.044      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[31]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.042      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_src2_choose_imm                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.044      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.042      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.042      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.042      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_wr_dst_reg                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.042      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.042      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.042      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_dst_reg                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.042      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[31]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.038      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_shift_rot                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.044      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_iw[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.039      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_shift_rot_right                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.044      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.039      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[4]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_retaddr                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.044      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_cmp                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.044      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_jmp_indirect                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.044      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_break                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.044      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_exception                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.044      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_jmp_direct                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.038      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.039      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[30]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.035      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[31]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.039      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_st                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.039      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[6]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.039      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.039      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.034      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[1]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.034      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[2]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_ctrl_ld_signed                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_ld_signed                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[13]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.034      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[9]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[9]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.034      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[8]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.039      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[8]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.043      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[7]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.039      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[25]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.039      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[25]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.039      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[24]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.039      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[24]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.035      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[1]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.034      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.038      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[27]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.039      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[27]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.035      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[28]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.035      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[28]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.039      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[28]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.035      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[29]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.035      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[26]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.035      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[26]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.039      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[20]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.038      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[22]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.038      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[23]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.038      ;
; 16.905 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[17]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.038      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.708      ;
; 47.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.247      ;
; 48.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 1.460      ;
; 97.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.708      ;
; 97.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.708      ;
; 97.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.708      ;
; 97.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.708      ;
; 97.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.708      ;
; 97.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.708      ;
; 97.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.708      ;
; 97.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.446      ;
; 97.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.446      ;
; 97.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.446      ;
; 97.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.446      ;
; 97.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.446      ;
; 97.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.416      ;
; 97.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.416      ;
; 97.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.416      ;
; 97.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.416      ;
; 97.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.416      ;
; 97.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.416      ;
; 97.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.416      ;
; 97.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.416      ;
; 97.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.416      ;
; 97.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.416      ;
; 97.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.416      ;
; 97.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.416      ;
; 97.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.376      ;
; 97.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.376      ;
; 97.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.376      ;
; 97.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.376      ;
; 97.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.376      ;
; 97.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.247      ;
; 97.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.247      ;
; 97.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.247      ;
; 97.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.247      ;
; 97.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.247      ;
; 97.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.247      ;
; 97.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.247      ;
; 97.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.247      ;
; 98.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.840      ;
; 98.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.840      ;
; 98.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.840      ;
; 98.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.840      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.837      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.837      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.837      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.837      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.837      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.837      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.837      ;
; 98.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.697      ;
; 98.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.697      ;
; 98.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.697      ;
; 98.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.697      ;
; 98.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.697      ;
; 98.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.697      ;
; 98.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.697      ;
; 98.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.697      ;
; 98.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.697      ;
; 98.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.697      ;
; 98.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.537      ;
; 98.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.537      ;
; 98.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.537      ;
; 98.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.537      ;
; 98.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.537      ;
; 98.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.537      ;
; 98.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.537      ;
; 98.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.537      ;
; 98.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.537      ;
; 98.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.537      ;
; 98.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.537      ;
; 98.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.537      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.468      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.468      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.468      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.468      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.468      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.468      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.468      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.468      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.468      ;
; 98.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.468      ;
; 98.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.445      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.137  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.337      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.362      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.362      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.362      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.362      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.362      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.362      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.362      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.362      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.362      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.362      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.415      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.415      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.415      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.415      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.415      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.415      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.415      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.415      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.415      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.415      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.415      ;
; 1.213  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.415      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.602      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.602      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.602      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.602      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.602      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.602      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.602      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.602      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.602      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.602      ;
; 1.535  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.736      ;
; 1.535  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.736      ;
; 1.535  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.736      ;
; 1.535  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.736      ;
; 1.535  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.736      ;
; 1.535  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.736      ;
; 1.535  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.736      ;
; 1.545  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.746      ;
; 1.545  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.746      ;
; 1.545  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.746      ;
; 1.545  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.746      ;
; 1.894  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.099      ;
; 1.894  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.099      ;
; 1.894  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.099      ;
; 1.894  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.099      ;
; 1.894  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.099      ;
; 1.894  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.099      ;
; 1.894  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.099      ;
; 1.894  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.099      ;
; 2.054  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.263      ;
; 2.054  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.263      ;
; 2.054  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.263      ;
; 2.054  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.263      ;
; 2.054  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.263      ;
; 2.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.287      ;
; 2.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.287      ;
; 2.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.287      ;
; 2.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.287      ;
; 2.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.287      ;
; 2.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.287      ;
; 2.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.287      ;
; 2.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.287      ;
; 2.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.287      ;
; 2.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.287      ;
; 2.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.287      ;
; 2.079  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.287      ;
; 2.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.313      ;
; 2.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.313      ;
; 2.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.313      ;
; 2.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.313      ;
; 2.105  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.313      ;
; 2.370  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.579      ;
; 2.370  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.579      ;
; 2.370  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.579      ;
; 2.370  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.579      ;
; 2.370  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.579      ;
; 2.370  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.579      ;
; 2.370  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.579      ;
; 50.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.244      ; 1.361      ;
; 51.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.253      ; 2.099      ;
; 52.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.256      ; 2.579      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[13]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.907      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[16]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.907      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[2]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.907      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[11]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.903      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.902      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.907      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.907      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[5]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.907      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[21]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.907      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[22]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.907      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[19]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.907      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[20]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.907      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[29]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.907      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.902      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.902      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[4]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.903      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[13]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.903      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[8]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.902      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[8]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.902      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[10]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.903      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[12]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.903      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[25]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.903      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.902      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[15]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.907      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[21]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.903      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[21]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.906      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[21]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.906      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[21]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.906      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[23]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.907      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[18]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.903      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[5]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.903      ;
; 2.692 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[10]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.907      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[12]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.911      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.911      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_mem_byte_en[3]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.911      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_valid_from_D                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.907      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.906      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[4]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.919      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.919      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[6]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.906      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.907      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.907      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_mem_byte_en[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.911      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[13]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.906      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[13]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.907      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[8]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.907      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.907      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[9]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.906      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[12]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.919      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[24]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.906      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[24]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.907      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_mem_byte_en[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.911      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.919      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.922      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[3]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.922      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.922      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_mem_byte_en[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.911      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[11]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.922      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[11]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.922      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[13]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.907      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[10]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.907      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[10]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.907      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[28]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.907      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[12]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.919      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[29]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.907      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[21]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.906      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[29]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.907      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[5]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.907      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[14]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.907      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[16]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.907      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[30]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.916      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[26]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.907      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_tag[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.911      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[21]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.923      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[29]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.923      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[28]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.916      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[27]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.916      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[10]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.923      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[25]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.916      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[29]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.923      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[28]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.916      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[27]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.916      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[25]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.916      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[15]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.906      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[10]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.923      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_readdata_d1[14]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.923      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_controller_0_slave_translator|wait_latency_counter[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.923      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_controller_0_slave_translator|wait_latency_counter[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.923      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.923      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.923      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_controller_0_slave_translator|read_latency_shift_reg[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.923      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|NIOS_Interface:motor_controller_0|mem[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.916      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|NIOS_Interface:motor_controller_0|mem[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.916      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|NIOS_Interface:motor_controller_0|mem[9]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.916      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|NIOS_Interface:motor_controller_0|mem[8]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.916      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.923      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[15]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.906      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[25]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.916      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[27]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.916      ;
; 2.693 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[28]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.916      ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.590 ; 9.820        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                         ;
; 9.590 ; 9.820        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                               ;
; 9.592 ; 9.822        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.592 ; 9.822        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.592 ; 9.822        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.592 ; 9.822        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.592 ; 9.822        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                                                          ;
; 9.592 ; 9.822        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                                          ;
; 9.593 ; 9.823        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.593 ; 9.823        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                       ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                             ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                       ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                             ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                          ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                          ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                                ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                        ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                        ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                        ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.606 ; 49.822       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ;
; 49.606 ; 49.822       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                ;
; 49.606 ; 49.822       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                               ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                            ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                             ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                             ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                             ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                             ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                          ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                          ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                               ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                               ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                               ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                 ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                 ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                 ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                 ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                 ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                            ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                            ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                          ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                         ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                         ;
; 49.648 ; 49.832       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.671 ; 2.716 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.432 ; 7.481 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.358  ; 0.252  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.886 ; -1.987 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; uart_tx             ; CLOCK_50            ; 5.673  ; 5.791  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.656 ; 11.127 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; uart_tx             ; CLOCK_50            ; 5.468 ; 5.585 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.426 ; 8.901 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.729 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; uart_rx                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; uart_rx                                                                                                                                   ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 37.729                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  uart_rx                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.348       ;
;  Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 18.381       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                           ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 38.681                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.349       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.332       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                 ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                     ; 38.689                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.349       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.340       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                 ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                     ; 38.691                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.350       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.341       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                               ; 197.770                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.348       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.422       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                               ; 197.933                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.351       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.582       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 7.063  ; 0.000         ;
; altera_reserved_tck ; 22.913 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.138 ; 0.000         ;
; altera_reserved_tck ; 0.186 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 17.871 ; 0.000         ;
; altera_reserved_tck ; 48.456 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.672 ; 0.000         ;
; CLOCK_50            ; 1.717 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.378  ; 0.000             ;
; altera_reserved_tck ; 49.485 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.063 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 2.521      ;
; 7.067 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 2.517      ;
; 7.131 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 2.453      ;
; 7.135 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 2.449      ;
; 7.199 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 2.385      ;
; 7.203 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 2.381      ;
; 7.267 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 2.317      ;
; 7.271 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 2.313      ;
; 7.335 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 2.249      ;
; 7.339 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 2.245      ;
; 7.403 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 2.181      ;
; 7.407 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 2.177      ;
; 7.453 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 2.123      ;
; 7.457 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 2.119      ;
; 7.471 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 2.113      ;
; 7.475 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 2.109      ;
; 7.521 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 2.055      ;
; 7.525 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 2.051      ;
; 7.539 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 2.045      ;
; 7.543 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 2.041      ;
; 7.589 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 1.987      ;
; 7.593 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 1.983      ;
; 7.614 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.977      ;
; 7.618 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.973      ;
; 7.657 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 1.919      ;
; 7.661 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 1.915      ;
; 7.682 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.909      ;
; 7.686 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.905      ;
; 7.725 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 1.851      ;
; 7.729 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 1.847      ;
; 7.750 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.841      ;
; 7.754 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.837      ;
; 7.793 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 1.783      ;
; 7.797 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 1.779      ;
; 7.818 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.773      ;
; 7.822 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.769      ;
; 7.861 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 1.715      ;
; 7.865 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 1.711      ;
; 7.886 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.705      ;
; 7.889 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.702      ;
; 7.889 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.702      ;
; 7.889 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.702      ;
; 7.889 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.702      ;
; 7.889 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.702      ;
; 7.889 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.702      ;
; 7.889 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.702      ;
; 7.895 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.689      ;
; 7.895 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.689      ;
; 7.895 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.689      ;
; 7.895 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.689      ;
; 7.895 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.689      ;
; 7.895 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.689      ;
; 7.895 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.689      ;
; 7.895 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.689      ;
; 7.895 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.689      ;
; 7.895 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.689      ;
; 7.895 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.689      ;
; 7.895 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.689      ;
; 7.895 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.689      ;
; 7.895 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.689      ;
; 7.895 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.689      ;
; 7.895 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.689      ;
; 7.929 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 1.647      ;
; 7.933 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 1.643      ;
; 7.999 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.429     ; 1.579      ;
; 8.003 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.429     ; 1.575      ;
; 8.060 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.531      ;
; 8.060 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.531      ;
; 8.060 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.531      ;
; 8.060 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.531      ;
; 8.060 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.531      ;
; 8.060 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.531      ;
; 8.060 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.531      ;
; 8.060 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.531      ;
; 8.060 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.531      ;
; 8.060 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.531      ;
; 8.060 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.531      ;
; 8.060 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.531      ;
; 8.060 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.531      ;
; 8.060 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.531      ;
; 8.060 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.531      ;
; 8.060 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.531      ;
; 8.067 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.429     ; 1.511      ;
; 8.071 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.429     ; 1.507      ;
; 8.135 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.429     ; 1.443      ;
; 8.139 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.429     ; 1.439      ;
; 8.203 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.429     ; 1.375      ;
; 8.207 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.429     ; 1.371      ;
; 8.271 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.429     ; 1.307      ;
; 8.275 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.429     ; 1.303      ;
; 8.339 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.429     ; 1.239      ;
; 8.343 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.429     ; 1.235      ;
; 8.407 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.429     ; 1.171      ;
; 8.411 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.429     ; 1.167      ;
; 8.533 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.429     ; 1.045      ;
; 8.533 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.429     ; 1.045      ;
; 8.560 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 1.016      ;
; 8.560 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 1.016      ;
; 8.560 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 1.016      ;
; 8.560 ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.431     ; 1.016      ;
+-------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 22.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                  ; altera_reserved_tdo                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -2.276     ; 4.811      ;
; 48.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.161      ;
; 48.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 2.121      ;
; 48.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.099      ;
; 48.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.944      ;
; 48.326 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.945      ;
; 48.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.798      ;
; 48.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 1.644      ;
; 48.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.561      ;
; 48.719 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.541      ;
; 48.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 1.450      ;
; 48.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.449      ;
; 48.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.445      ;
; 48.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.445      ;
; 48.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.359      ;
; 48.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.347      ;
; 48.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.276      ;
; 49.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 0.884      ;
; 49.565 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 0.705      ;
; 76.404 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 5.501      ;
; 76.404 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 5.501      ;
; 76.404 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 5.501      ;
; 76.404 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 5.501      ;
; 76.404 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 5.501      ;
; 76.435 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 5.471      ;
; 76.435 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 5.471      ;
; 76.435 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 5.471      ;
; 76.435 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 5.471      ;
; 76.435 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 5.471      ;
; 76.548 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 5.358      ;
; 76.548 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 5.358      ;
; 76.548 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 5.358      ;
; 76.548 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 5.358      ;
; 76.548 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 5.358      ;
; 76.710 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 5.195      ;
; 76.710 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 5.195      ;
; 76.710 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 5.195      ;
; 76.710 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 5.195      ;
; 76.710 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 5.195      ;
; 76.842 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.897      ; 5.062      ;
; 76.930 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.897      ; 4.974      ;
; 76.930 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.897      ; 4.974      ;
; 77.347 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.897      ; 4.557      ;
; 77.430 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 4.472      ;
; 77.430 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 4.472      ;
; 77.771 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.891      ; 4.127      ;
; 77.771 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.891      ; 4.127      ;
; 77.778 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.891      ; 4.120      ;
; 77.805 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.891      ; 4.093      ;
; 77.914 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 3.988      ;
; 77.914 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 3.988      ;
; 77.925 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 3.977      ;
; 77.925 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 3.977      ;
; 77.926 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 3.976      ;
; 77.929 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.891      ; 3.969      ;
; 77.931 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 3.971      ;
; 77.931 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 3.971      ;
; 77.931 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 3.971      ;
; 77.931 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 3.971      ;
; 77.945 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 3.957      ;
; 77.945 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 3.957      ;
; 77.962 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.897      ; 3.942      ;
; 78.036 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.897      ; 3.868      ;
; 78.070 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 3.832      ;
; 78.070 ; altera_reserved_tms                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 3.832      ;
; 78.718 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.193      ;
; 78.719 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.192      ;
; 78.832 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.079      ;
; 78.902 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 3.003      ;
; 78.927 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.898      ; 2.978      ;
; 78.973 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 2.938      ;
; 79.008 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.901      ; 2.900      ;
; 79.010 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.901      ; 2.898      ;
; 79.116 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 2.795      ;
; 79.121 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 2.790      ;
; 79.185 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 2.726      ;
; 79.230 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.893      ; 2.670      ;
; 79.261 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.906      ; 2.652      ;
; 79.262 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.906      ; 2.651      ;
; 79.271 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.906      ; 2.642      ;
; 79.358 ; altera_reserved_tdi                                                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.906      ; 2.555      ;
; 79.387 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.897      ; 2.517      ;
; 79.390 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.897      ; 2.514      ;
; 79.505 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.897      ; 2.399      ;
; 79.531 ; altera_reserved_tdi                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 2.371      ;
; 97.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.871      ;
; 97.138 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.840      ;
; 97.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.839      ;
; 97.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.836      ;
; 97.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.812      ;
; 97.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.782      ;
; 97.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.615      ;
; 97.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.615      ;
; 97.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.615      ;
; 97.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.615      ;
; 97.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.615      ;
; 97.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.615      ;
; 97.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.615      ;
; 97.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.615      ;
; 97.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.615      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.138 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[12]                                                                                                                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.463      ;
; 0.138 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.466      ;
; 0.142 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[15]                                                                                                                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.467      ;
; 0.142 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[31]                                                                                                                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.468      ;
; 0.143 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[2]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.468      ;
; 0.146 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_tag[3]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.471      ;
; 0.148 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.476      ;
; 0.148 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[20]                                                                                                                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.473      ;
; 0.149 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.477      ;
; 0.149 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[17]                                                                                                                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[5]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.478      ;
; 0.151 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.474      ;
; 0.151 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[19]                                                                                                                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.476      ;
; 0.152 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.480      ;
; 0.153 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_readdata_d1[3]                                                                                                                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.478      ;
; 0.155 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.483      ;
; 0.157 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_tag[1]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_tag[2]                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.485      ;
; 0.157 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|writedata[12]                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.483      ;
; 0.159 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.482      ;
; 0.159 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.487      ;
; 0.163 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.486      ;
; 0.166 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.489      ;
; 0.171 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                     ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.494      ;
; 0.173 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.496      ;
; 0.178 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.501      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_read                                                                                                                                                                  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|d_read                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                   ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                   ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                   ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                           ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                   ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                            ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                             ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                             ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                        ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_tx:the_Quad_Dec_uart_0_tx|tx_ready                                                                                                                ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_tx:the_Quad_Dec_uart_0_tx|tx_ready                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                        ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                     ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                               ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                               ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                   ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                      ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                             ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                          ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                           ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                           ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                           ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|rx_char_ready                                                                                                           ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|rx_char_ready                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                       ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.204 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                               ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.334      ;
; 0.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.338      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.375      ;
; 0.258 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.379      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.380      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.381      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.382      ;
; 0.264 ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[14]                                                       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]                                                        ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.871 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.220      ;
; 17.871 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.220      ;
; 17.871 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.220      ;
; 17.871 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.220      ;
; 17.871 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.220      ;
; 17.871 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.220      ;
; 17.871 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.220      ;
; 17.871 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 2.220      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[28]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.022      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[23]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.022      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[26]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[24]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[25]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[30]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[27]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.022      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_dst_regnum[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[31]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.022      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.022      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.022      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.022      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_dst_regnum[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.022      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.022      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.022      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_dst_reg                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.022      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_dst_regnum[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[31]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.012      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[30]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.021      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[4]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[30]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.013      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[30]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.021      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[30]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[30]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.015      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_ctrl_alu_signed_comparison                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.022      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[5]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[2]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[13]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[9]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[8]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[25]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.013      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[25]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[24]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.015      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[24]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.012      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[15]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.012      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[27]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[27]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[27]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[27]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.015      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[27]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[28]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.015      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[28]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.015      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[28]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[29]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[29]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.015      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[26]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.015      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[26]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.013      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[26]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[19]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[20]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[21]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[22]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[23]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.016      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[23]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.016      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[18]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.016      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[18]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.016      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[18]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.016      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[18]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[17]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.021      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[17]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.021      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[17]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.021      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[17]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.021      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[19]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[19]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[19]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[24]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.015      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[14]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[16]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[31]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[31]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.012      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.012      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[3]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[12]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[11]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[7]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[23]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[12]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[14]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[13]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[8]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[9]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[10]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[11]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
; 17.937 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[15]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.017      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.826      ;
; 48.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.499      ;
; 49.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 0.940      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.826      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.826      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.826      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.826      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.826      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.826      ;
; 98.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.826      ;
; 98.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.643      ;
; 98.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.643      ;
; 98.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.643      ;
; 98.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.643      ;
; 98.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.643      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.623      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.623      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.623      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.623      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.623      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.623      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.623      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.623      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.623      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.623      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.623      ;
; 98.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.623      ;
; 98.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.597      ;
; 98.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.597      ;
; 98.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.597      ;
; 98.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.597      ;
; 98.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.597      ;
; 98.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.499      ;
; 98.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.499      ;
; 98.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.499      ;
; 98.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.499      ;
; 98.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.499      ;
; 98.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.499      ;
; 98.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.499      ;
; 98.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.499      ;
; 98.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.197      ;
; 98.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.197      ;
; 98.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.197      ;
; 98.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.197      ;
; 98.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.189      ;
; 98.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.189      ;
; 98.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.189      ;
; 98.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.189      ;
; 98.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.189      ;
; 98.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.189      ;
; 98.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.189      ;
; 98.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.104      ;
; 98.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.104      ;
; 98.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.104      ;
; 98.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.104      ;
; 98.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.104      ;
; 98.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.104      ;
; 98.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.104      ;
; 98.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.104      ;
; 98.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.104      ;
; 98.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.104      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.006      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.006      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.006      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.006      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.006      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.006      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.006      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.006      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.006      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.006      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.006      ;
; 98.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.006      ;
; 99.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.946      ;
; 99.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.946      ;
; 99.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.946      ;
; 99.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.946      ;
; 99.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.946      ;
; 99.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.946      ;
; 99.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.946      ;
; 99.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.946      ;
; 99.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.946      ;
; 99.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.946      ;
; 99.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.927      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.672  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.792      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.827      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.827      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.827      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.827      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.827      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.827      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.827      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.827      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.827      ;
; 0.704  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.827      ;
; 0.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.851      ;
; 0.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.851      ;
; 0.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.851      ;
; 0.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.851      ;
; 0.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.851      ;
; 0.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.851      ;
; 0.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.851      ;
; 0.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.851      ;
; 0.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.851      ;
; 0.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.851      ;
; 0.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.851      ;
; 0.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.851      ;
; 0.839  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.962      ;
; 0.839  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.962      ;
; 0.839  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.962      ;
; 0.839  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.962      ;
; 0.839  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.962      ;
; 0.839  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.962      ;
; 0.839  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.962      ;
; 0.839  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.962      ;
; 0.839  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.962      ;
; 0.839  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.962      ;
; 0.921  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.043      ;
; 0.921  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.043      ;
; 0.921  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.043      ;
; 0.921  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.043      ;
; 0.921  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.043      ;
; 0.921  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.043      ;
; 0.921  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.043      ;
; 0.928  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.049      ;
; 0.928  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.049      ;
; 0.928  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.049      ;
; 0.928  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.049      ;
; 1.166  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.292      ;
; 1.166  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.292      ;
; 1.166  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.292      ;
; 1.166  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.292      ;
; 1.166  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.292      ;
; 1.166  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.292      ;
; 1.166  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.292      ;
; 1.166  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.292      ;
; 1.264  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.393      ;
; 1.264  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.393      ;
; 1.264  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.393      ;
; 1.264  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.393      ;
; 1.264  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.393      ;
; 1.275  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.404      ;
; 1.275  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.404      ;
; 1.275  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.404      ;
; 1.275  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.404      ;
; 1.275  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.404      ;
; 1.275  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.404      ;
; 1.275  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.404      ;
; 1.275  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.404      ;
; 1.275  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.404      ;
; 1.275  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.404      ;
; 1.275  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.404      ;
; 1.275  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.404      ;
; 1.289  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.418      ;
; 1.289  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.418      ;
; 1.289  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.418      ;
; 1.289  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.418      ;
; 1.289  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.418      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.576      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.576      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.576      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.576      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.576      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.576      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.576      ;
; 50.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.340      ; 0.826      ;
; 50.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.348      ; 1.292      ;
; 51.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.351      ; 1.576      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[11]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.862      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[12]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.862      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[14]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.862      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[17]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.859      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[16]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.859      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.863      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.863      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[23]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|wait_latency_counter[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.855      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|wait_latency_counter[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.855      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.855      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.855      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|read_latency_shift_reg[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.855      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.855      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.855      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|delayed_unxsync_rxdxx1                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|do_start_rx                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_rate_counter[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_rate_counter[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_rate_counter[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_rate_counter[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_rate_counter[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_rate_counter[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_rate_counter[6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_rate_counter[7]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_rate_counter[8]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|baud_clk_en                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.717 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[23]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.858      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[12]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.851      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[13]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.848      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[16]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.848      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[2]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.848      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[11]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.851      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_mem_byte_en[3]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.851      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[0]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.848      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[1]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.848      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[5]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.848      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[21]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.848      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[22]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.848      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[19]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.848      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[20]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.848      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|D_iw[29]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.848      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[0]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[0]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.847      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[0]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[4]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.855      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[4]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.855      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.850      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.847      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[6]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.850      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[6]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.850      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[7]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.846      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_mem_byte_en[2]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.851      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.850      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[14]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.850      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.847      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[13]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.848      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src1_prelim[8]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[8]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.855      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[8]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_extra_pc[7]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.848      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[9]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.847      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[12]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.855      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[7]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.846      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[25]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.851      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[24]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.847      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[24]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.848      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_mem_byte_en[0]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.851      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[0]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.843      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[6]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.850      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[4]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.855      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[3]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.858      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[3]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.858      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[3]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.858      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_mem_byte_en[1]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.851      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[11]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.858      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[11]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.858      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[13]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.848      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[9]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.855      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[10]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.848      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[15]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.855      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[15]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.848      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[28]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.851      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.855      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[19]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.855      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[20]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.855      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_alu_result[21]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.847      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_prelim[21]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.847      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|W_wr_data[21]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.847      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[21]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.847      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[22]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.855      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|E_src2_imm[23]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.848      ;
; 1.718 ; Quad_Dec:inst|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst|Quad_Dec_cpu:cpu|M_st_data[18]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.855      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.378 ; 9.608        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                         ;
; 9.378 ; 9.608        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                               ;
; 9.379 ; 9.609        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.379 ; 9.609        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.379 ; 9.609        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.379 ; 9.609        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                             ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                             ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                             ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                                                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                                ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                          ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_bytena_reg0                                                                                                                                                          ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                          ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                         ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.485 ; 49.701       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ;
; 49.485 ; 49.701       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                ;
; 49.485 ; 49.701       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                             ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                               ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                               ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                 ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                 ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                 ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                 ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                 ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                 ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                        ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                        ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                        ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                        ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                        ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                          ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                         ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                        ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                        ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                        ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                               ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                            ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                             ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                             ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                             ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                             ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                             ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                     ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                          ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                          ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                          ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                          ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.102 ; 1.282 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.256 ; 3.596 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.604  ; 0.350  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.418 ; -0.664 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; uart_tx             ; CLOCK_50            ; 3.849 ; 3.798 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.567 ; 7.087 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; uart_tx             ; CLOCK_50            ; 3.717 ; 3.670 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.378 ; 5.896 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.581 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                  ; Synchronization Node                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; uart_rx                                                                                                                                                      ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                              ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                               ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; uart_rx                                                                                                                                   ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 38.581                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
;  uart_rx                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.594       ;
;  Quad_Dec:inst|Quad_Dec_uart_0:uart_0|Quad_Dec_uart_0_rx:the_Quad_Dec_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 18.987       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                           ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 39.185                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.596       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.589       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                 ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                     ; 39.185                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.596       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.589       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                 ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                     ; 39.187                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.597       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.590       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                               ; 198.635                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.596       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.039       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                               ; 198.725                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.599       ;
;  Quad_Dec:inst|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.126       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 5.491  ; 0.138 ; 16.393   ; 0.672   ; 9.378               ;
;  CLOCK_50            ; 5.491  ; 0.138 ; 16.393   ; 1.717   ; 9.378               ;
;  altera_reserved_tck ; 17.849 ; 0.186 ; 47.095   ; 0.672   ; 49.485              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.695 ; 2.716 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.531 ; 7.642 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.604  ; 0.461  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.418 ; -0.664 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; uart_tx             ; CLOCK_50            ; 6.365  ; 6.382  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.476 ; 12.151 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; uart_tx             ; CLOCK_50            ; 3.717 ; 3.670 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.378 ; 5.896 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; C_out               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INA_out             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INB_out             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_tx             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_push              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Quad_input1[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Quad_input1[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Quad_input0[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Quad_input0[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; uart_rx                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; C_out               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; INA_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; INB_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; uart_tx             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-08 V                   ; 2.33 V              ; -0.00528 V          ; 0.066 V                              ; 0.115 V                              ; 8.41e-10 s                  ; 1.83e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-08 V                  ; 2.33 V             ; -0.00528 V         ; 0.066 V                             ; 0.115 V                             ; 8.41e-10 s                 ; 1.83e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; C_out               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; INA_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; INB_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; uart_tx             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.33 V              ; 4.86e-06 V          ; 0.037 V                              ; 0.055 V                              ; 1.03e-09 s                  ; 2.37e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.33 V             ; 4.86e-06 V         ; 0.037 V                             ; 0.055 V                             ; 1.03e-09 s                 ; 2.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; C_out               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; INA_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; INB_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; uart_tx             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1828       ; 1          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 143818     ; 1124       ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1828       ; 1          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 143818     ; 1124       ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1262     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1262     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Jun 15 13:54:37 2018
Info: Command: quartus_sta esl_demonstrator -c esl_demonstrator
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Quad_Dec.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'Quad_Dec/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.491               0.000 CLOCK_50 
    Info (332119):    17.849               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.293               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.393               0.000 CLOCK_50 
    Info (332119):    47.095               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.248
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.248               0.000 altera_reserved_tck 
    Info (332119):     2.995               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.574               0.000 CLOCK_50 
    Info (332119):    49.628               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.445 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 6.005
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.005               0.000 CLOCK_50 
    Info (332119):    18.873               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.285               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.759
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.759               0.000 CLOCK_50 
    Info (332119):    47.452               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.137               0.000 altera_reserved_tck 
    Info (332119):     2.692               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.590
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.590               0.000 CLOCK_50 
    Info (332119):    49.606               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.729 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 7.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.063               0.000 CLOCK_50 
    Info (332119):    22.913               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.138               0.000 CLOCK_50 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 17.871
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.871               0.000 CLOCK_50 
    Info (332119):    48.456               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.672
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.672               0.000 altera_reserved_tck 
    Info (332119):     1.717               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.378               0.000 CLOCK_50 
    Info (332119):    49.485               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.581 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 503 megabytes
    Info: Processing ended: Fri Jun 15 13:54:42 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:07


