<profile>

<section name = "Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_8u_config6_s'" level="0">
<item name = "Date">Fri May 23 22:25:56 2025
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.321 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 9, 10.000 ns, 45.000 ns, 2, 9, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_fu_285">dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0, 5, 5, 25.000 ns, 25.000 ns, 5, 5, none</column>
<column name="call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_8u_config6_s_fu_361">shift_line_buffer_array_ap_fixed_4_2_5_3_0_8u_config6_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 342, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 1809, 4020, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 150, -</column>
<column name="Register">-, -, 875, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 2, 8, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_fu_285">dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0, 0, 0, 784, 3252, 0</column>
<column name="call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_8u_config6_s_fu_361">shift_line_buffer_array_ap_fixed_4_2_5_3_0_8u_config6_s, 0, 0, 1025, 768, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln311_fu_1432_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln313_fu_1443_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln316_fu_1392_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln318_fu_1403_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln284_3_fu_1343_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_4_fu_1349_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_1337_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_328">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_337">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op215">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln284_4_fu_1291_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln284_5_fu_1311_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_6_fu_1331_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_fu_1281_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln303_fu_1387_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="icmp_ln307_fu_1427_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="select_ln313_fu_1448_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln318_fu_1408_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_phi_mux_storemerge_phi_fu_278_p4">9, 2, 32, 64</column>
<column name="pX_1">9, 2, 32, 64</column>
<column name="pY_1">9, 2, 32, 64</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="sX_1">9, 2, 32, 64</column>
<column name="storemerge_reg_274">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln284_4_reg_1864">1, 0, 1, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_fu_285_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln284_4_reg_1847">1, 0, 1, 0</column>
<column name="icmp_ln284_reg_1837">1, 0, 1, 0</column>
<column name="icmp_ln303_reg_1908">1, 0, 1, 0</column>
<column name="icmp_ln307_reg_1917">1, 0, 1, 0</column>
<column name="kernel_data_V_5_0_ret_reg_1587">4, 0, 4, 0</column>
<column name="kernel_data_V_5_10">4, 0, 4, 0</column>
<column name="kernel_data_V_5_10_ret_reg_1602">4, 0, 4, 0</column>
<column name="kernel_data_V_5_11">4, 0, 4, 0</column>
<column name="kernel_data_V_5_11_ret_reg_1607">4, 0, 4, 0</column>
<column name="kernel_data_V_5_12">4, 0, 4, 0</column>
<column name="kernel_data_V_5_12_ret_reg_1612">4, 0, 4, 0</column>
<column name="kernel_data_V_5_13">4, 0, 4, 0</column>
<column name="kernel_data_V_5_13_ret_reg_1617">4, 0, 4, 0</column>
<column name="kernel_data_V_5_14">4, 0, 4, 0</column>
<column name="kernel_data_V_5_14_ret_reg_1622">4, 0, 4, 0</column>
<column name="kernel_data_V_5_15">4, 0, 4, 0</column>
<column name="kernel_data_V_5_15_ret_reg_1627">4, 0, 4, 0</column>
<column name="kernel_data_V_5_16">4, 0, 4, 0</column>
<column name="kernel_data_V_5_16_ret_reg_1632">4, 0, 4, 0</column>
<column name="kernel_data_V_5_17">4, 0, 4, 0</column>
<column name="kernel_data_V_5_17_ret_reg_1637">4, 0, 4, 0</column>
<column name="kernel_data_V_5_18">4, 0, 4, 0</column>
<column name="kernel_data_V_5_18_ret_reg_1642">4, 0, 4, 0</column>
<column name="kernel_data_V_5_19">4, 0, 4, 0</column>
<column name="kernel_data_V_5_19_ret_reg_1647">4, 0, 4, 0</column>
<column name="kernel_data_V_5_1_ret_reg_1582">4, 0, 4, 0</column>
<column name="kernel_data_V_5_20">4, 0, 4, 0</column>
<column name="kernel_data_V_5_20_ret_reg_1652">4, 0, 4, 0</column>
<column name="kernel_data_V_5_21">4, 0, 4, 0</column>
<column name="kernel_data_V_5_21_ret_reg_1657">4, 0, 4, 0</column>
<column name="kernel_data_V_5_22">4, 0, 4, 0</column>
<column name="kernel_data_V_5_22_ret_reg_1662">4, 0, 4, 0</column>
<column name="kernel_data_V_5_23">4, 0, 4, 0</column>
<column name="kernel_data_V_5_23_ret_reg_1667">4, 0, 4, 0</column>
<column name="kernel_data_V_5_24_ret_reg_1547">4, 0, 4, 0</column>
<column name="kernel_data_V_5_25_ret_reg_1542">4, 0, 4, 0</column>
<column name="kernel_data_V_5_26_ret_reg_1537">4, 0, 4, 0</column>
<column name="kernel_data_V_5_27_ret_reg_1532">4, 0, 4, 0</column>
<column name="kernel_data_V_5_28_ret_reg_1527">4, 0, 4, 0</column>
<column name="kernel_data_V_5_29_ret_reg_1522">4, 0, 4, 0</column>
<column name="kernel_data_V_5_2_ret_reg_1577">4, 0, 4, 0</column>
<column name="kernel_data_V_5_30_ret_reg_1517">4, 0, 4, 0</column>
<column name="kernel_data_V_5_31_ret_reg_1512">4, 0, 4, 0</column>
<column name="kernel_data_V_5_32">4, 0, 4, 0</column>
<column name="kernel_data_V_5_32_ret_reg_1672">4, 0, 4, 0</column>
<column name="kernel_data_V_5_33">4, 0, 4, 0</column>
<column name="kernel_data_V_5_33_ret_reg_1677">4, 0, 4, 0</column>
<column name="kernel_data_V_5_34">4, 0, 4, 0</column>
<column name="kernel_data_V_5_34_ret_reg_1682">4, 0, 4, 0</column>
<column name="kernel_data_V_5_35">4, 0, 4, 0</column>
<column name="kernel_data_V_5_35_ret_reg_1687">4, 0, 4, 0</column>
<column name="kernel_data_V_5_36">4, 0, 4, 0</column>
<column name="kernel_data_V_5_36_ret_reg_1692">4, 0, 4, 0</column>
<column name="kernel_data_V_5_37">4, 0, 4, 0</column>
<column name="kernel_data_V_5_37_ret_reg_1697">4, 0, 4, 0</column>
<column name="kernel_data_V_5_38">4, 0, 4, 0</column>
<column name="kernel_data_V_5_38_ret_reg_1702">4, 0, 4, 0</column>
<column name="kernel_data_V_5_39">4, 0, 4, 0</column>
<column name="kernel_data_V_5_39_ret_reg_1707">4, 0, 4, 0</column>
<column name="kernel_data_V_5_3_ret_reg_1572">4, 0, 4, 0</column>
<column name="kernel_data_V_5_40">4, 0, 4, 0</column>
<column name="kernel_data_V_5_40_ret_reg_1712">4, 0, 4, 0</column>
<column name="kernel_data_V_5_41">4, 0, 4, 0</column>
<column name="kernel_data_V_5_41_ret_reg_1717">4, 0, 4, 0</column>
<column name="kernel_data_V_5_42">4, 0, 4, 0</column>
<column name="kernel_data_V_5_42_ret_reg_1722">4, 0, 4, 0</column>
<column name="kernel_data_V_5_43">4, 0, 4, 0</column>
<column name="kernel_data_V_5_43_ret_reg_1727">4, 0, 4, 0</column>
<column name="kernel_data_V_5_44">4, 0, 4, 0</column>
<column name="kernel_data_V_5_44_ret_reg_1732">4, 0, 4, 0</column>
<column name="kernel_data_V_5_45">4, 0, 4, 0</column>
<column name="kernel_data_V_5_45_ret_reg_1737">4, 0, 4, 0</column>
<column name="kernel_data_V_5_46">4, 0, 4, 0</column>
<column name="kernel_data_V_5_46_ret_reg_1742">4, 0, 4, 0</column>
<column name="kernel_data_V_5_47">4, 0, 4, 0</column>
<column name="kernel_data_V_5_47_ret_reg_1747">4, 0, 4, 0</column>
<column name="kernel_data_V_5_48_ret_reg_1507">4, 0, 4, 0</column>
<column name="kernel_data_V_5_49_ret_reg_1502">4, 0, 4, 0</column>
<column name="kernel_data_V_5_4_ret_reg_1567">4, 0, 4, 0</column>
<column name="kernel_data_V_5_50_ret_reg_1497">4, 0, 4, 0</column>
<column name="kernel_data_V_5_51_ret_reg_1492">4, 0, 4, 0</column>
<column name="kernel_data_V_5_52_ret_reg_1487">4, 0, 4, 0</column>
<column name="kernel_data_V_5_53_ret_reg_1482">4, 0, 4, 0</column>
<column name="kernel_data_V_5_54_ret_reg_1477">4, 0, 4, 0</column>
<column name="kernel_data_V_5_55_ret_reg_1472">4, 0, 4, 0</column>
<column name="kernel_data_V_5_56">4, 0, 4, 0</column>
<column name="kernel_data_V_5_56_ret_reg_1752">4, 0, 4, 0</column>
<column name="kernel_data_V_5_57">4, 0, 4, 0</column>
<column name="kernel_data_V_5_57_ret_reg_1757">4, 0, 4, 0</column>
<column name="kernel_data_V_5_58">4, 0, 4, 0</column>
<column name="kernel_data_V_5_58_ret_reg_1762">4, 0, 4, 0</column>
<column name="kernel_data_V_5_59">4, 0, 4, 0</column>
<column name="kernel_data_V_5_59_ret_reg_1767">4, 0, 4, 0</column>
<column name="kernel_data_V_5_5_ret_reg_1562">4, 0, 4, 0</column>
<column name="kernel_data_V_5_60">4, 0, 4, 0</column>
<column name="kernel_data_V_5_60_ret_reg_1772">4, 0, 4, 0</column>
<column name="kernel_data_V_5_61">4, 0, 4, 0</column>
<column name="kernel_data_V_5_61_ret_reg_1777">4, 0, 4, 0</column>
<column name="kernel_data_V_5_62">4, 0, 4, 0</column>
<column name="kernel_data_V_5_62_ret_reg_1782">4, 0, 4, 0</column>
<column name="kernel_data_V_5_63">4, 0, 4, 0</column>
<column name="kernel_data_V_5_63_ret_reg_1787">4, 0, 4, 0</column>
<column name="kernel_data_V_5_64">4, 0, 4, 0</column>
<column name="kernel_data_V_5_64_ret_reg_1792">4, 0, 4, 0</column>
<column name="kernel_data_V_5_65">4, 0, 4, 0</column>
<column name="kernel_data_V_5_65_ret_reg_1797">4, 0, 4, 0</column>
<column name="kernel_data_V_5_66">4, 0, 4, 0</column>
<column name="kernel_data_V_5_66_ret_reg_1802">4, 0, 4, 0</column>
<column name="kernel_data_V_5_67">4, 0, 4, 0</column>
<column name="kernel_data_V_5_67_ret_reg_1807">4, 0, 4, 0</column>
<column name="kernel_data_V_5_68">4, 0, 4, 0</column>
<column name="kernel_data_V_5_68_ret_reg_1812">4, 0, 4, 0</column>
<column name="kernel_data_V_5_69">4, 0, 4, 0</column>
<column name="kernel_data_V_5_69_ret_reg_1817">4, 0, 4, 0</column>
<column name="kernel_data_V_5_6_ret_reg_1557">4, 0, 4, 0</column>
<column name="kernel_data_V_5_70">4, 0, 4, 0</column>
<column name="kernel_data_V_5_70_ret_reg_1822">4, 0, 4, 0</column>
<column name="kernel_data_V_5_71">4, 0, 4, 0</column>
<column name="kernel_data_V_5_71_ret_reg_1827">4, 0, 4, 0</column>
<column name="kernel_data_V_5_7_ret_reg_1552">4, 0, 4, 0</column>
<column name="kernel_data_V_5_8">4, 0, 4, 0</column>
<column name="kernel_data_V_5_8_ret_reg_1592">4, 0, 4, 0</column>
<column name="kernel_data_V_5_9">4, 0, 4, 0</column>
<column name="kernel_data_V_5_9_ret_reg_1597">4, 0, 4, 0</column>
<column name="pX_1">32, 0, 32, 0</column>
<column name="pX_1_load_reg_1858">32, 0, 32, 0</column>
<column name="pY_1">32, 0, 32, 0</column>
<column name="pY_1_load_reg_1852">32, 0, 32, 0</column>
<column name="sX_1">32, 0, 32, 0</column>
<column name="sX_1_load_reg_1832">32, 0, 32, 0</column>
<column name="sY_1">32, 0, 32, 0</column>
<column name="sY_1_load_reg_1842">32, 0, 32, 0</column>
<column name="select_ln313_reg_1921">32, 0, 32, 0</column>
<column name="select_ln318_reg_1912">32, 0, 32, 0</column>
<column name="storemerge_reg_274">32, 0, 32, 0</column>
<column name="tmp_data_0_V_reg_1868">4, 0, 4, 0</column>
<column name="tmp_data_1_V_reg_1873">4, 0, 4, 0</column>
<column name="tmp_data_2_V_reg_1878">4, 0, 4, 0</column>
<column name="tmp_data_3_V_reg_1883">4, 0, 4, 0</column>
<column name="tmp_data_4_V_reg_1888">4, 0, 4, 0</column>
<column name="tmp_data_5_V_reg_1893">4, 0, 4, 0</column>
<column name="tmp_data_6_V_reg_1898">4, 0, 4, 0</column>
<column name="tmp_data_7_V_reg_1903">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,8u&gt;,config6&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,8u&gt;,config6&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,8u&gt;,config6&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,8u&gt;,config6&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,8u&gt;,config6&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,8u&gt;,config6&gt;, return value</column>
<column name="in_elem_data_0_V_read">in, 4, ap_none, in_elem_data_0_V_read, scalar</column>
<column name="in_elem_data_1_V_read">in, 4, ap_none, in_elem_data_1_V_read, scalar</column>
<column name="in_elem_data_2_V_read">in, 4, ap_none, in_elem_data_2_V_read, scalar</column>
<column name="in_elem_data_3_V_read">in, 4, ap_none, in_elem_data_3_V_read, scalar</column>
<column name="in_elem_data_4_V_read">in, 4, ap_none, in_elem_data_4_V_read, scalar</column>
<column name="in_elem_data_5_V_read">in, 4, ap_none, in_elem_data_5_V_read, scalar</column>
<column name="in_elem_data_6_V_read">in, 4, ap_none, in_elem_data_6_V_read, scalar</column>
<column name="in_elem_data_7_V_read">in, 4, ap_none, in_elem_data_7_V_read, scalar</column>
<column name="res_stream_V_data_0_V_din">out, 4, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 4, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 4, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 4, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_4_V_din">out, 4, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_full_n">in, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_write">out, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_5_V_din">out, 4, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_full_n">in, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_write">out, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_6_V_din">out, 4, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_full_n">in, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_write">out, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_7_V_din">out, 4, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_full_n">in, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_write">out, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
</table>
</item>
</section>
</profile>
