Classic Timing Analyzer report for test3
Fri Mar 13 17:27:51 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]'
  6. Clock Hold: 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Board Trace Model Assignments
 12. Input Transition Times
 13. Slow Corner Signal Integrity Metrics
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+--------------------------------------------+---------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+
; Type                                                                                                     ; Slack     ; Required Time                     ; Actual Time                                    ; From                                       ; To                                          ; From Clock                                                                                ; To Clock                                                                                  ; Failed Paths ;
+----------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+--------------------------------------------+---------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                                           ; N/A       ; None                              ; 4.847 ns                                       ; usb_d[4]                                   ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; --                                                                                        ; clk_25mhz                                                                                 ; 0            ;
; Worst-case tco                                                                                           ; N/A       ; None                              ; 7.072 ns                                       ; inst15                                     ; usb_wr                                      ; clk_25mhz                                                                                 ; --                                                                                        ; 0            ;
; Worst-case tpd                                                                                           ; N/A       ; None                              ; 7.554 ns                                       ; mode_usb_n                                 ; usb_d[4]                                    ; --                                                                                        ; --                                                                                        ; 0            ;
; Worst-case th                                                                                            ; N/A       ; None                              ; -4.171 ns                                      ; usb_d[3]                                   ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; --                                                                                        ; clk_25mhz                                                                                 ; 0            ;
; Clock Setup: 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]' ; 97.727 ns ; 10.00 MHz ( period = 100.000 ns ) ; Restricted to 350.14 MHz ( period = 2.856 ns ) ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0            ;
; Clock Hold: 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]'  ; 0.707 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A                                            ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1] ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0            ;
; Total number of failed paths                                                                             ;           ;                                   ;                                                ;                                            ;                                             ;                                                                                           ;                                                                                           ; 0            ;
+----------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+--------------------------------------------+---------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP3C5E144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Nominal Core Supply Voltage                                         ; 1.2V               ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; On                 ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
; Enables Advanced I/O Timing                                         ; On                 ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                                           ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+-------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+
; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ;                    ; PLL output ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; clk_25mhz ; 2                     ; 5                   ; -3.344 ns ;              ;
; clk_25mhz                                                                                 ;                    ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
+-------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                         ;
+-----------+-----------------------------------------------+--------------------------------------------+---------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                       ; To                                          ; From Clock                                                                                ; To Clock                                                                                  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+--------------------------------------------+---------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 97.727 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.758 ns                 ; 2.031 ns                ;
; 97.818 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[5] ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[5]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.762 ns                 ; 1.944 ns                ;
; 98.043 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[0] ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.763 ns                 ; 1.720 ns                ;
; 98.256 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[6] ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[6]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.757 ns                 ; 1.501 ns                ;
; 98.258 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3] ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[3]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.763 ns                 ; 1.505 ns                ;
; 98.565 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; inst4                                      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 1.195 ns                ;
; 98.565 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; inst4                                      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 1.195 ns                ;
; 98.565 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; inst4                                      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 1.195 ns                ;
; 98.565 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; inst4                                      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 1.195 ns                ;
; 98.565 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; inst4                                      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 1.195 ns                ;
; 98.565 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; inst4                                      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 1.195 ns                ;
; 98.565 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; inst4                                      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 1.195 ns                ;
; 98.565 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; inst4                                      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 1.195 ns                ;
; 98.576 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[1] ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[1]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.758 ns                 ; 1.182 ns                ;
; 98.667 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[2] ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[2]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.759 ns                 ; 1.092 ns                ;
; 98.783 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; inst                                       ; inst4                                       ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.977 ns                ;
; 98.905 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[7] ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.855 ns                ;
; 98.921 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; inst14                                     ; inst15                                      ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.839 ns                ;
; 99.063 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; inst4                                      ; inst12                                      ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.697 ns                ;
; 99.075 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[7] ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[7]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.685 ns                ;
; 99.085 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; inst                                       ; inst1                                       ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.675 ns                ;
; 99.099 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[0] ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.661 ns                ;
; 99.099 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[3] ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[3] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.661 ns                ;
; 99.099 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[5] ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[5] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.661 ns                ;
; 99.100 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[4] ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[4] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.660 ns                ;
; 99.100 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[7] ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[7] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.660 ns                ;
; 99.100 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; inst1                                      ; inst4                                       ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.660 ns                ;
; 99.100 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; inst12                                     ; inst13                                      ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.660 ns                ;
; 99.101 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[0] ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.659 ns                ;
; 99.101 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[1] ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.659 ns                ;
; 99.101 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[2] ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.659 ns                ;
; 99.101 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[3] ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.659 ns                ;
; 99.101 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4] ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.659 ns                ;
; 99.101 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[5] ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.659 ns                ;
; 99.101 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[6] ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.659 ns                ;
; 99.101 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; inst13                                     ; inst14                                      ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.659 ns                ;
; 99.102 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1] ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.658 ns                ;
; 99.102 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[2] ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[2] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.658 ns                ;
; 99.102 ns ; Restricted to 350.14 MHz ( period = 2.86 ns ) ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[6] ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[6] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 100.000 ns                  ; 99.760 ns                 ; 0.658 ns                ;
+-----------+-----------------------------------------------+--------------------------------------------+---------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                               ;
+---------------+--------------------------------------------+---------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                       ; To                                          ; From Clock                                                                                ; To Clock                                                                                  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+--------------------------------------------+---------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.707 ns      ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1] ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns      ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[2] ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[2] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns      ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[6] ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[6] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns      ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[0] ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns      ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[1] ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns      ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[2] ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns      ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[3] ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns      ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4] ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns      ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[5] ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns      ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[6] ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[6]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns      ; inst13                                     ; inst14                                      ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns      ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[4] ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[4] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns      ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[7] ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[7] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns      ; inst1                                      ; inst4                                       ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns      ; inst12                                     ; inst13                                      ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns      ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[0] ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns      ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[3] ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[3] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns      ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[5] ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[5] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.724 ns      ; inst                                       ; inst1                                       ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.675 ns                 ;
; 0.734 ns      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[7] ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[7]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.746 ns      ; inst4                                      ; inst12                                      ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.888 ns      ; inst14                                     ; inst15                                      ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.904 ns      ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[7] ; rg_8:inst9|lpm_ff:lpm_ff_component|dffs[7]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 1.026 ns      ; inst                                       ; inst4                                       ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.977 ns                 ;
; 1.142 ns      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[2] ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[2]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.050 ns                  ; 1.092 ns                 ;
; 1.233 ns      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[1] ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[1]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.051 ns                  ; 1.182 ns                 ;
; 1.244 ns      ; inst4                                      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.195 ns                 ;
; 1.244 ns      ; inst4                                      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.195 ns                 ;
; 1.244 ns      ; inst4                                      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.195 ns                 ;
; 1.244 ns      ; inst4                                      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.195 ns                 ;
; 1.244 ns      ; inst4                                      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.195 ns                 ;
; 1.244 ns      ; inst4                                      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.195 ns                 ;
; 1.244 ns      ; inst4                                      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.195 ns                 ;
; 1.244 ns      ; inst4                                      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 1.195 ns                 ;
; 1.551 ns      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3] ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[3]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.505 ns                 ;
; 1.553 ns      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[6] ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[6]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.052 ns                  ; 1.501 ns                 ;
; 1.766 ns      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[0] ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.720 ns                 ;
; 1.991 ns      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[5] ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[5]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.047 ns                  ; 1.944 ns                 ;
; 2.082 ns      ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] ; rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4]  ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.051 ns                  ; 2.031 ns                 ;
+---------------+--------------------------------------------+---------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------+
; tsu                                                                                                   ;
+-------+--------------+------------+----------+--------------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                         ; To Clock  ;
+-------+--------------+------------+----------+--------------------------------------------+-----------+
; N/A   ; None         ; 4.847 ns   ; usb_d[4] ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] ; clk_25mhz ;
; N/A   ; None         ; 4.705 ns   ; usb_d[6] ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[6] ; clk_25mhz ;
; N/A   ; None         ; 4.606 ns   ; usb_d[5] ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[5] ; clk_25mhz ;
; N/A   ; None         ; 4.553 ns   ; usb_rxfn ; inst                                       ; clk_25mhz ;
; N/A   ; None         ; 4.396 ns   ; usb_d[2] ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[2] ; clk_25mhz ;
; N/A   ; None         ; 4.385 ns   ; usb_d[7] ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[7] ; clk_25mhz ;
; N/A   ; None         ; 4.375 ns   ; usb_d[1] ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[1] ; clk_25mhz ;
; N/A   ; None         ; 4.363 ns   ; usb_d[0] ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[0] ; clk_25mhz ;
; N/A   ; None         ; 4.362 ns   ; usb_d[3] ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3] ; clk_25mhz ;
+-------+--------------+------------+----------+--------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------+
; tco                                                                                                     ;
+-------+--------------+------------+---------------------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                                        ; To       ; From Clock ;
+-------+--------------+------------+---------------------------------------------+----------+------------+
; N/A   ; None         ; 7.072 ns   ; inst15                                      ; usb_wr   ; clk_25mhz  ;
; N/A   ; None         ; 6.524 ns   ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[7] ; usb_d[7] ; clk_25mhz  ;
; N/A   ; None         ; 5.742 ns   ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; led[0]   ; clk_25mhz  ;
; N/A   ; None         ; 5.678 ns   ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; led[5]   ; clk_25mhz  ;
; N/A   ; None         ; 5.647 ns   ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; led[3]   ; clk_25mhz  ;
; N/A   ; None         ; 5.601 ns   ; inst15                                      ; usb_d[4] ; clk_25mhz  ;
; N/A   ; None         ; 5.591 ns   ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; led[4]   ; clk_25mhz  ;
; N/A   ; None         ; 5.456 ns   ; inst15                                      ; usb_d[7] ; clk_25mhz  ;
; N/A   ; None         ; 5.450 ns   ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; led[2]   ; clk_25mhz  ;
; N/A   ; None         ; 5.419 ns   ; inst15                                      ; usb_d[6] ; clk_25mhz  ;
; N/A   ; None         ; 5.351 ns   ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; led[1]   ; clk_25mhz  ;
; N/A   ; None         ; 5.157 ns   ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[5] ; usb_d[5] ; clk_25mhz  ;
; N/A   ; None         ; 5.115 ns   ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[7]  ; led[7]   ; clk_25mhz  ;
; N/A   ; None         ; 5.097 ns   ; inst15                                      ; usb_d[0] ; clk_25mhz  ;
; N/A   ; None         ; 5.076 ns   ; inst15                                      ; usb_d[5] ; clk_25mhz  ;
; N/A   ; None         ; 5.058 ns   ; inst15                                      ; usb_d[1] ; clk_25mhz  ;
; N/A   ; None         ; 5.058 ns   ; inst15                                      ; usb_d[2] ; clk_25mhz  ;
; N/A   ; None         ; 5.050 ns   ; inst15                                      ; usb_d[3] ; clk_25mhz  ;
; N/A   ; None         ; 4.830 ns   ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[6]  ; led[6]   ; clk_25mhz  ;
; N/A   ; None         ; 4.792 ns   ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[6] ; usb_d[6] ; clk_25mhz  ;
; N/A   ; None         ; 4.546 ns   ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[2] ; usb_d[2] ; clk_25mhz  ;
; N/A   ; None         ; 4.523 ns   ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[0] ; usb_d[0] ; clk_25mhz  ;
; N/A   ; None         ; 4.124 ns   ; inst4                                       ; usb_rdn  ; clk_25mhz  ;
; N/A   ; None         ; 4.003 ns   ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1] ; usb_d[1] ; clk_25mhz  ;
; N/A   ; None         ; 3.922 ns   ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[4] ; usb_d[4] ; clk_25mhz  ;
; N/A   ; None         ; 3.915 ns   ; rg_8:inst10|lpm_ff:lpm_ff_component|dffs[3] ; usb_d[3] ; clk_25mhz  ;
+-------+--------------+------------+---------------------------------------------+----------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+------------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To       ;
+-------+-------------------+-----------------+------------+----------+
; N/A   ; None              ; 7.554 ns        ; mode_usb_n ; usb_d[4] ;
; N/A   ; None              ; 7.409 ns        ; mode_usb_n ; usb_d[7] ;
; N/A   ; None              ; 7.372 ns        ; mode_usb_n ; usb_d[6] ;
; N/A   ; None              ; 7.050 ns        ; mode_usb_n ; usb_d[0] ;
; N/A   ; None              ; 7.029 ns        ; mode_usb_n ; usb_d[5] ;
; N/A   ; None              ; 7.011 ns        ; mode_usb_n ; usb_d[1] ;
; N/A   ; None              ; 7.011 ns        ; mode_usb_n ; usb_d[2] ;
; N/A   ; None              ; 7.003 ns        ; mode_usb_n ; usb_d[3] ;
; N/A   ; None              ; 5.463 ns        ; mode_usb_n ; usb_wr   ;
; N/A   ; None              ; 5.238 ns        ; mode_usb_n ; usb_rdn  ;
+-------+-------------------+-----------------+------------+----------+


+-------------------------------------------------------------------------------------------------------------+
; th                                                                                                          ;
+---------------+-------------+-----------+----------+--------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                         ; To Clock  ;
+---------------+-------------+-----------+----------+--------------------------------------------+-----------+
; N/A           ; None        ; -4.171 ns ; usb_d[3] ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3] ; clk_25mhz ;
; N/A           ; None        ; -4.172 ns ; usb_d[0] ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[0] ; clk_25mhz ;
; N/A           ; None        ; -4.184 ns ; usb_d[1] ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[1] ; clk_25mhz ;
; N/A           ; None        ; -4.194 ns ; usb_d[7] ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[7] ; clk_25mhz ;
; N/A           ; None        ; -4.205 ns ; usb_d[2] ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[2] ; clk_25mhz ;
; N/A           ; None        ; -4.362 ns ; usb_rxfn ; inst                                       ; clk_25mhz ;
; N/A           ; None        ; -4.415 ns ; usb_d[5] ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[5] ; clk_25mhz ;
; N/A           ; None        ; -4.514 ns ; usb_d[6] ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[6] ; clk_25mhz ;
; N/A           ; None        ; -4.656 ns ; usb_d[4] ; rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4] ; clk_25mhz ;
+---------------+-------------+-----------+----------+--------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; usb_wr        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_rdn       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; mode_usb_n              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_25mhz               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_rxfn                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; usb_d[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-007 V                  ; 3.11 V              ; -0.0489 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-009 s                 ; 8.59e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 5.02e-007 V                 ; 3.11 V             ; -0.0489 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-009 s                ; 8.59e-010 s                ; No                        ; No                        ;
; usb_rdn       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0545 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0545 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0545 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0545 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0545 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0545 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0545 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0545 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0545 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0545 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0545 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0545 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0545 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0545 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0545 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0545 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0545 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0545 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; usb_d[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-007 V                  ; 3.08 V              ; -0.00512 V          ; 0.234 V                              ; 0.291 V                              ; 5.77e-009 s                 ; 4.44e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-007 V                 ; 3.08 V             ; -0.00512 V         ; 0.234 V                             ; 0.291 V                             ; 5.77e-009 s                ; 4.44e-009 s                ; Yes                       ; Yes                       ;
; usb_d[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-007 V                  ; 3.11 V              ; -0.0489 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-009 s                 ; 8.59e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 5.02e-007 V                 ; 3.11 V             ; -0.0489 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-009 s                ; 8.59e-010 s                ; No                        ; No                        ;
; usb_d[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-007 V                  ; 3.11 V              ; -0.0489 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-009 s                 ; 8.59e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 5.02e-007 V                 ; 3.11 V             ; -0.0489 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-009 s                ; 8.59e-010 s                ; No                        ; No                        ;
; usb_d[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0545 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0545 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; usb_d[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0545 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0545 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; usb_d[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-007 V                  ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-010 s                 ; 6.31e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.02e-007 V                 ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-010 s                ; 6.31e-010 s                ; Yes                       ; No                        ;
; usb_d[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-007 V                  ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-010 s                 ; 6.31e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.02e-007 V                 ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-010 s                ; 6.31e-010 s                ; Yes                       ; No                        ;
; usb_d[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-007 V                  ; 3.11 V              ; -0.0545 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-010 s                 ; 6.42e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-007 V                 ; 3.11 V             ; -0.0545 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-010 s                ; 6.42e-010 s                ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-007 V                  ; 3.13 V              ; -0.0981 V           ; 0.164 V                              ; 0.131 V                              ; 3.14e-010 s                 ; 3.99e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-007 V                 ; 3.13 V             ; -0.0981 V          ; 0.164 V                             ; 0.131 V                             ; 3.14e-010 s                ; 3.99e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-007 V                  ; 3.11 V              ; -0.0489 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-009 s                 ; 8.59e-010 s                 ; No                         ; No                         ; 3.08 V                      ; 5.02e-007 V                 ; 3.11 V             ; -0.0489 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-009 s                ; 8.59e-010 s                ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Fri Mar 13 17:27:50 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test3 -c test3 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 97.727 ns for clock "pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]" between source register "rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4]" and destination register "rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4]"
    Info: Fmax is restricted to 350.14 MHz due to tcl and tch limits
    Info: + Largest register to register requirement is 99.758 ns
        Info: + Setup relationship between source and destination is 100.000 ns
            Info: + Latch edge is 96.656 ns
                Info: Clock period of Destination clock "pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]" is 100.000 ns with  offset of -3.344 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -3.344 ns
                Info: Clock period of Source clock "pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]" is 100.000 ns with  offset of -3.344 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.002 ns
            Info: + Shortest clock path from clock "pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 4.000 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.980 ns) + CELL(0.680 ns) = 4.000 ns; Loc. = FF_X14_Y1_N13; Fanout = 1; REG Node = 'rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4]'
                Info: Total cell delay = 0.680 ns ( 17.00 % )
                Info: Total interconnect delay = 3.320 ns ( 83.00 % )
            Info: - Longest clock path from clock "pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.002 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.982 ns) + CELL(0.680 ns) = 4.002 ns; Loc. = FF_X4_Y4_N25; Fanout = 2; REG Node = 'rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4]'
                Info: Total cell delay = 0.680 ns ( 16.99 % )
                Info: Total interconnect delay = 3.322 ns ( 83.01 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 2.031 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X4_Y4_N25; Fanout = 2; REG Node = 'rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4]'
        Info: 2: + IC(1.739 ns) + CELL(0.177 ns) = 1.916 ns; Loc. = LCCOMB_X14_Y1_N12; Fanout = 1; COMB Node = 'rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 2.031 ns; Loc. = FF_X14_Y1_N13; Fanout = 1; REG Node = 'rg_8:inst8|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 0.292 ns ( 14.38 % )
        Info: Total interconnect delay = 1.739 ns ( 85.62 % )
Info: No valid register-to-register data paths exist for clock "clk_25mhz"
Info: Minimum slack time is 707 ps for clock "pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]" between source register "rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1]" and destination register "rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1]"
    Info: + Shortest register to register delay is 0.658 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X4_Y5_N3; Fanout = 1; REG Node = 'rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1]'
        Info: 2: + IC(0.366 ns) + CELL(0.177 ns) = 0.543 ns; Loc. = LCCOMB_X4_Y5_N0; Fanout = 1; COMB Node = 'rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.658 ns; Loc. = FF_X4_Y5_N1; Fanout = 1; REG Node = 'rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 0.292 ns ( 44.38 % )
        Info: Total interconnect delay = 0.366 ns ( 55.62 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -3.344 ns
                Info: Clock period of Destination clock "pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]" is 100.000 ns with  offset of -3.344 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -3.344 ns
                Info: Clock period of Source clock "pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]" is 100.000 ns with  offset of -3.344 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 4.000 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.980 ns) + CELL(0.680 ns) = 4.000 ns; Loc. = FF_X4_Y5_N1; Fanout = 1; REG Node = 'rg_8:inst10|lpm_ff:lpm_ff_component|dffs[1]'
                Info: Total cell delay = 0.680 ns ( 17.00 % )
                Info: Total interconnect delay = 3.320 ns ( 83.00 % )
            Info: - Shortest clock path from clock "pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.000 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.980 ns) + CELL(0.680 ns) = 4.000 ns; Loc. = FF_X4_Y5_N3; Fanout = 1; REG Node = 'rg_8:inst9|lpm_ff:lpm_ff_component|dffs[1]'
                Info: Total cell delay = 0.680 ns ( 17.00 % )
                Info: Total interconnect delay = 3.320 ns ( 83.00 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: tsu for register "rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4]" (data pin = "usb_d[4]", clock pin = "clk_25mhz") is 4.847 ns
    Info: + Longest pin to register delay is 5.526 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_50; Fanout = 1; PIN Node = 'usb_d[4]'
        Info: 2: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = IOIBUF_X13_Y0_N1; Fanout = 1; COMB Node = 'usb_d[4]~input'
        Info: 3: + IC(4.077 ns) + CELL(0.465 ns) = 5.526 ns; Loc. = FF_X4_Y4_N25; Fanout = 2; REG Node = 'rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 1.449 ns ( 26.22 % )
        Info: Total interconnect delay = 4.077 ns ( 73.78 % )
    Info: + Micro setup delay of destination is -0.021 ns
    Info: - Offset between input clock "clk_25mhz" and output clock "pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]" is -3.344 ns
    Info: - Shortest clock path from clock "pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 4.002 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]'
        Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
        Info: 3: + IC(0.982 ns) + CELL(0.680 ns) = 4.002 ns; Loc. = FF_X4_Y4_N25; Fanout = 2; REG Node = 'rg_8:inst7|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 0.680 ns ( 16.99 % )
        Info: Total interconnect delay = 3.322 ns ( 83.01 % )
Info: tco from clock "clk_25mhz" to destination pin "usb_wr" through register "inst15" is 7.072 ns
    Info: + Offset between input clock "clk_25mhz" and output clock "pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]" is -3.344 ns
    Info: + Longest clock path from clock "pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.002 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]'
        Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
        Info: 3: + IC(0.982 ns) + CELL(0.680 ns) = 4.002 ns; Loc. = FF_X4_Y4_N7; Fanout = 2; REG Node = 'inst15'
        Info: Total cell delay = 0.680 ns ( 16.99 % )
        Info: Total interconnect delay = 3.322 ns ( 83.01 % )
    Info: + Micro clock to output delay of source is 0.261 ns
    Info: + Longest register to pin delay is 6.153 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X4_Y4_N7; Fanout = 2; REG Node = 'inst15'
        Info: 2: + IC(3.737 ns) + CELL(2.416 ns) = 6.153 ns; Loc. = IOOBUF_X34_Y17_N23; Fanout = 1; COMB Node = 'usb_wr~output'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 6.153 ns; Loc. = PIN_98; Fanout = 0; PIN Node = 'usb_wr'
        Info: Total cell delay = 2.416 ns ( 39.27 % )
        Info: Total interconnect delay = 3.737 ns ( 60.73 % )
Info: Longest tpd from source pin "mode_usb_n" to destination pin "usb_d[4]" is 7.554 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_23; Fanout = 1; PIN Node = 'mode_usb_n'
    Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X0_Y11_N8; Fanout = 3; COMB Node = 'mode_usb_n~input'
    Info: 3: + IC(1.893 ns) + CELL(0.487 ns) = 3.354 ns; Loc. = LCCOMB_X4_Y4_N6; Fanout = 8; COMB Node = 'inst27'
    Info: 4: + IC(1.669 ns) + CELL(2.531 ns) = 7.554 ns; Loc. = IOOBUF_X13_Y0_N2; Fanout = 1; COMB Node = 'usb_d[4]~output'
    Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 7.554 ns; Loc. = PIN_50; Fanout = 0; PIN Node = 'usb_d[4]'
    Info: Total cell delay = 3.992 ns ( 52.85 % )
    Info: Total interconnect delay = 3.562 ns ( 47.15 % )
Info: th for register "rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3]" (data pin = "usb_d[3]", clock pin = "clk_25mhz") is -4.171 ns
    Info: + Offset between input clock "clk_25mhz" and output clock "pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]" is -3.344 ns
    Info: + Longest clock path from clock "pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 4.002 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]'
        Info: 2: + IC(2.340 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'pll_10mhz:inst25|altpll:altpll_component|pll_10mhz_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
        Info: 3: + IC(0.982 ns) + CELL(0.680 ns) = 4.002 ns; Loc. = FF_X4_Y4_N5; Fanout = 2; REG Node = 'rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 0.680 ns ( 16.99 % )
        Info: Total interconnect delay = 3.322 ns ( 83.01 % )
    Info: + Micro hold delay of destination is 0.212 ns
    Info: - Shortest pin to register delay is 5.041 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_44; Fanout = 1; PIN Node = 'usb_d[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOIBUF_X5_Y0_N15; Fanout = 1; COMB Node = 'usb_d[3]~input'
        Info: 3: + IC(3.582 ns) + CELL(0.465 ns) = 5.041 ns; Loc. = FF_X4_Y4_N5; Fanout = 2; REG Node = 'rg_8:inst7|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 1.459 ns ( 28.94 % )
        Info: Total interconnect delay = 3.582 ns ( 71.06 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 128 megabytes
    Info: Processing ended: Fri Mar 13 17:27:51 2009
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


