#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Apr 14 23:00:25 2021
# Process ID: 31055
# Current directory: /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1
# Command line: vivado -log top_fmc228_pcie.vdi -applog -messageDb vivado.pb -mode batch -source top_fmc228_pcie.tcl -notrace
# Log file: /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/top_fmc228_pcie.vdi
# Journal file: /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_fmc228_pcie.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/fifo_generator_0/fifo_generator_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/sumarea_fifo/sumarea_fifo.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/peakhigh_fifo/peakhigh_fifo.dcp]
INFO: [Project 1-454] Reading design checkpoint '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0.dcp' for cell 'mcs_imp'
INFO: [Project 1-454] Reading design checkpoint '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.dcp' for cell 'pcs_pma'
INFO: [Project 1-454] Reading design checkpoint '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/fifo_generator_0/fifo_generator_0.dcp' for cell 'fmc228_card0_imp/fifo_0_imp'
INFO: [Project 1-454] Reading design checkpoint '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/jesd204_phy_1.dcp' for cell 'fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp'
INFO: [Project 1-454] Reading design checkpoint '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/peakhigh_fifo/peakhigh_fifo.dcp' for cell 'fmc228_card0_imp/pf_0_imp/peakhighfifo_imp'
INFO: [Project 1-454] Reading design checkpoint '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/sumarea_fifo/sumarea_fifo.dcp' for cell 'fmc228_card0_imp/pf_0_imp/sumareafifo_imp'
INFO: [Project 1-454] Reading design checkpoint '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_3/bd_fc5c_dlmb_0.dcp' for cell 'mcs_imp/U0/dlmb'
INFO: [Project 1-454] Reading design checkpoint '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_4/bd_fc5c_dlmb_cntlr_0.dcp' for cell 'mcs_imp/U0/dlmb_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_2/bd_fc5c_ilmb_0.dcp' for cell 'mcs_imp/U0/ilmb'
INFO: [Project 1-454] Reading design checkpoint '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_5/bd_fc5c_ilmb_cntlr_0.dcp' for cell 'mcs_imp/U0/ilmb_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_iomodule_0_0.dcp' for cell 'mcs_imp/U0/iomodule_0'
INFO: [Project 1-454] Reading design checkpoint '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_6/bd_fc5c_lmb_bram_I_0.dcp' for cell 'mcs_imp/U0/lmb_bram_I'
INFO: [Project 1-454] Reading design checkpoint '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_0/bd_fc5c_microblaze_I_0.dcp' for cell 'mcs_imp/U0/microblaze_I'
INFO: [Project 1-454] Reading design checkpoint '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/bd_fc5c_rst_0_0.dcp' for cell 'mcs_imp/U0/rst_0'
INFO: [Netlist 29-17] Analyzing 2886 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7k420tffg1156-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'pcs_pma/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'pcs_pma/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'pcs_pma/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'pcs_pma/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xaui_0'. The XDC file /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/xaui_0/synth/xaui_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fei4_pixel_fifo'. The XDC file /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fei4_pixel_fifo/fei4_pixel_fifo/fei4_pixel_fifo.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fei4_spy_fifo'. The XDC file /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fei4_spy_fifo/fei4_spy_fifo/fei4_spy_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_0/bd_fc5c_microblaze_I_0.xdc] for cell 'mcs_imp/U0/microblaze_I/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_0/bd_fc5c_microblaze_I_0.xdc] for cell 'mcs_imp/U0/microblaze_I/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/bd_fc5c_rst_0_0_board.xdc] for cell 'mcs_imp/U0/rst_0/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/bd_fc5c_rst_0_0_board.xdc] for cell 'mcs_imp/U0/rst_0/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/bd_fc5c_rst_0_0.xdc] for cell 'mcs_imp/U0/rst_0/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/bd_fc5c_rst_0_0.xdc] for cell 'mcs_imp/U0/rst_0/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_2/bd_fc5c_ilmb_0.xdc] for cell 'mcs_imp/U0/ilmb/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_2/bd_fc5c_ilmb_0.xdc] for cell 'mcs_imp/U0/ilmb/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_3/bd_fc5c_dlmb_0.xdc] for cell 'mcs_imp/U0/dlmb/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_3/bd_fc5c_dlmb_0.xdc] for cell 'mcs_imp/U0/dlmb/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_iomodule_0_0_board.xdc] for cell 'mcs_imp/U0/iomodule_0/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_iomodule_0_0_board.xdc] for cell 'mcs_imp/U0/iomodule_0/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0_board.xdc] for cell 'mcs_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0_board.xdc] for cell 'mcs_imp/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'gtwizard_0'. The XDC file /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc will not be read for any cell of this module.
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/ip_0/jesd204_phy_1_gt.xdc] for cell 'fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/ip_0/jesd204_phy_1_gt.xdc] for cell 'fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/ip_0/jesd204_phy_1_gt.xdc] for cell 'fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/ip_0/jesd204_phy_1_gt.xdc] for cell 'fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/ip_0/jesd204_phy_1_gt.xdc] for cell 'fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/ip_0/jesd204_phy_1_gt.xdc] for cell 'fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/ip_0/jesd204_phy_1_gt.xdc] for cell 'fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/ip_0/jesd204_phy_1_gt.xdc] for cell 'fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_block_i/jesd204_phy_1_gt/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1.xdc] for cell 'fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1.xdc] for cell 'fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1.xdc] for cell 'fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1.xdc] for cell 'fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1.xdc] for cell 'fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1.xdc] for cell 'fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1.xdc] for cell 'fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1.xdc] for cell 'fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'fmc228_card0_imp/fifo_0_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'fmc228_card0_imp/fifo_0_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'fmc228_card1_imp/fifo_0_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'fmc228_card1_imp/fifo_0_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'fmc228_card0_imp/fifo_1_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'fmc228_card0_imp/fifo_1_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'fmc228_card1_imp/fifo_1_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'fmc228_card1_imp/fifo_1_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'fmc228_card0_imp/fifo_2_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'fmc228_card0_imp/fifo_2_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'fmc228_card1_imp/fifo_2_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'fmc228_card1_imp/fifo_2_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'fmc228_card0_imp/fifo_3_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'fmc228_card0_imp/fifo_3_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'fmc228_card1_imp/fifo_3_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'fmc228_card1_imp/fifo_3_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo.xdc] for cell 'fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo.xdc] for cell 'fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo.xdc] for cell 'fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo.xdc] for cell 'fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo.xdc] for cell 'fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo.xdc] for cell 'fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo.xdc] for cell 'fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo.xdc] for cell 'fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo.xdc] for cell 'fmc228_card1_imp/pf_3_imp/sumareafifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo.xdc] for cell 'fmc228_card1_imp/pf_3_imp/sumareafifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo.xdc] for cell 'fmc228_card1_imp/pf_0_imp/sumareafifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo.xdc] for cell 'fmc228_card1_imp/pf_0_imp/sumareafifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo.xdc] for cell 'fmc228_card1_imp/pf_1_imp/sumareafifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo.xdc] for cell 'fmc228_card1_imp/pf_1_imp/sumareafifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo.xdc] for cell 'fmc228_card1_imp/pf_2_imp/sumareafifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo.xdc] for cell 'fmc228_card1_imp/pf_2_imp/sumareafifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo.xdc] for cell 'fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo.xdc] for cell 'fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo.xdc] for cell 'fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo.xdc] for cell 'fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo.xdc] for cell 'fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo.xdc] for cell 'fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo.xdc] for cell 'fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo.xdc] for cell 'fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo.xdc] for cell 'fmc228_card1_imp/pf_3_imp/peakhighfifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo.xdc] for cell 'fmc228_card1_imp/pf_3_imp/peakhighfifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo.xdc] for cell 'fmc228_card1_imp/pf_0_imp/peakhighfifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo.xdc] for cell 'fmc228_card1_imp/pf_0_imp/peakhighfifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo.xdc] for cell 'fmc228_card1_imp/pf_1_imp/peakhighfifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo.xdc] for cell 'fmc228_card1_imp/pf_1_imp/peakhighfifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo.xdc] for cell 'fmc228_card1_imp/pf_2_imp/peakhighfifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo.xdc] for cell 'fmc228_card1_imp/pf_2_imp/peakhighfifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc]
WARNING: [Vivado 12-584] No ports matched 'amc_tx3_p'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'amc_tx3_n'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'amc_rx3_p'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'amc_rx3_n'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'amc_tx2_n'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'amc_tx2_p'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'amc_rx2_p'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'amc_rx2_n'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk125mhz1_n'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk125mhz1_p'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_amc502.xdc]
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc]
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_27' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_26' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_25' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_24' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_23' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_22' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_21' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_20' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_2' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_19' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_18' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_17' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_16' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_15' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_14' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_13' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_12' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_11' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_10' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_1' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_9' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_8' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_55' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_54' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_53' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_52' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_51' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_50' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_49' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_48' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_47' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_46' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_45' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_44' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_43' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_42' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_41' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_40' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_39' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_38' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_37' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_36' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_35' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_34' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_33' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_32' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_31' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_30' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_3' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_29' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_28' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_27' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_26' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_25' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_24' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_23' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_22' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_21' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_20' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_2' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_19' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_18' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_17' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_16' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_15' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_14' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_13' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_12' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_11' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_10' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_1' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_9' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_8' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_55' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_54' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_53' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_52' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_51' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_50' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_49' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_48' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_47' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_46' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_45' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_44' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_43' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_42' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_41' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_40' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_39' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_38' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_37' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_36' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_35' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_34' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_33' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_32' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_31' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_30' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_3' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:103]
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/master_pll_imp/CLKOUT0 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:27] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:103]
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/master_pll_imp/CLKOUT1 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:26] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:103]
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/slave_pll_imp/CLKOUT0 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:29] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:103]
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/slave_pll_imp/CLKOUT1 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:28] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:103]
INFO: [Timing 38-2] Deriving generated clocks [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:103]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2137.543 ; gain = 564.492 ; free physical = 3794 ; free virtual = 11076
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc]
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_fmc228_fmc0.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '--set_property' is not supported in the xdc constraint file. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_fmc228_fmc0.xdc:4]
CRITICAL WARNING: [Designutils 20-1307] Command '--set_property' is not supported in the xdc constraint file. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_fmc228_fmc0.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command '--set_property' is not supported in the xdc constraint file. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_fmc228_fmc0.xdc:6]
CRITICAL WARNING: [Designutils 20-1307] Command '--set_property' is not supported in the xdc constraint file. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_fmc228_fmc0.xdc:7]
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_fmc228_fmc0.xdc]
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_fmc228_fmc1.xdc]
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/pins_fmc228_fmc1.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_0/bd_fc5c_microblaze_I_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_1/bd_fc5c_rst_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_2/bd_fc5c_ilmb_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_3/bd_fc5c_dlmb_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_4/bd_fc5c_dlmb_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_5/bd_fc5c_ilmb_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_6/bd_fc5c_lmb_bram_I_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_iomodule_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/jesd204_phy_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/jesd204_phy_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/jesd204_phy_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/jesd204_phy_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/sumarea_fifo/sumarea_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/sumarea_fifo/sumarea_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/sumarea_fifo/sumarea_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/sumarea_fifo/sumarea_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/sumarea_fifo/sumarea_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/sumarea_fifo/sumarea_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/sumarea_fifo/sumarea_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/sumarea_fifo/sumarea_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/peakhigh_fifo/peakhigh_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/peakhigh_fifo/peakhigh_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/peakhigh_fifo/peakhigh_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/peakhigh_fifo/peakhigh_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/peakhigh_fifo/peakhigh_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/peakhigh_fifo/peakhigh_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/peakhigh_fifo/peakhigh_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/peakhigh_fifo/peakhigh_fifo.dcp'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fei4_pixel_fifo'. The XDC file /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fei4_pixel_fifo/fei4_pixel_fifo/fei4_pixel_fifo_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fei4_spy_fifo'. The XDC file /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fei4_spy_fifo/fei4_spy_fifo/fei4_spy_fifo_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1_clocks.xdc] for cell 'fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1_clocks.xdc] for cell 'fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1_clocks.xdc] for cell 'fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1_clocks.xdc] for cell 'fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1_clocks.xdc] for cell 'fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1_clocks.xdc] for cell 'fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1_clocks.xdc] for cell 'fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1_clocks.xdc] for cell 'fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fmc228_card0_imp/fifo_0_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fmc228_card0_imp/fifo_0_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fmc228_card1_imp/fifo_0_imp/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance wr_clk]'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc:53]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fmc228_card1_imp/fifo_0_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fmc228_card0_imp/fifo_1_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fmc228_card0_imp/fifo_1_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fmc228_card1_imp/fifo_1_imp/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance wr_clk]'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc:53]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fmc228_card1_imp/fifo_1_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fmc228_card0_imp/fifo_2_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fmc228_card0_imp/fifo_2_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fmc228_card1_imp/fifo_2_imp/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance wr_clk]'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc:53]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fmc228_card1_imp/fifo_2_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fmc228_card0_imp/fifo_3_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fmc228_card0_imp/fifo_3_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fmc228_card1_imp/fifo_3_imp/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance wr_clk]'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc:53]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fmc228_card1_imp/fifo_3_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc] for cell 'fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc] for cell 'fmc228_card0_imp/pf_2_imp/sumareafifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc] for cell 'fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc] for cell 'fmc228_card0_imp/pf_3_imp/sumareafifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc] for cell 'fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc] for cell 'fmc228_card0_imp/pf_1_imp/sumareafifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc] for cell 'fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc] for cell 'fmc228_card0_imp/pf_0_imp/sumareafifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc] for cell 'fmc228_card1_imp/pf_3_imp/sumareafifo_imp/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance wr_clk]'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc:53]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc] for cell 'fmc228_card1_imp/pf_3_imp/sumareafifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc] for cell 'fmc228_card1_imp/pf_0_imp/sumareafifo_imp/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance wr_clk]'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc:53]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc] for cell 'fmc228_card1_imp/pf_0_imp/sumareafifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc] for cell 'fmc228_card1_imp/pf_1_imp/sumareafifo_imp/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance wr_clk]'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc:53]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc] for cell 'fmc228_card1_imp/pf_1_imp/sumareafifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc] for cell 'fmc228_card1_imp/pf_2_imp/sumareafifo_imp/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance wr_clk]'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc:53]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/sumarea_fifo/sumarea_fifo/sumarea_fifo_clocks.xdc] for cell 'fmc228_card1_imp/pf_2_imp/sumareafifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc] for cell 'fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc] for cell 'fmc228_card0_imp/pf_2_imp/peakhighfifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc] for cell 'fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc] for cell 'fmc228_card0_imp/pf_3_imp/peakhighfifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc] for cell 'fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc] for cell 'fmc228_card0_imp/pf_1_imp/peakhighfifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc] for cell 'fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0'
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc] for cell 'fmc228_card0_imp/pf_0_imp/peakhighfifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc] for cell 'fmc228_card1_imp/pf_3_imp/peakhighfifo_imp/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance wr_clk]'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc:53]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc] for cell 'fmc228_card1_imp/pf_3_imp/peakhighfifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc] for cell 'fmc228_card1_imp/pf_0_imp/peakhighfifo_imp/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance wr_clk]'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc:53]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc] for cell 'fmc228_card1_imp/pf_0_imp/peakhighfifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc] for cell 'fmc228_card1_imp/pf_1_imp/peakhighfifo_imp/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance wr_clk]'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc:53]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc] for cell 'fmc228_card1_imp/pf_1_imp/peakhighfifo_imp/U0'
Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc] for cell 'fmc228_card1_imp/pf_2_imp/peakhighfifo_imp/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance wr_clk]'. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc:53]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/peakhigh_fifo/peakhigh_fifo/peakhigh_fifo_clocks.xdc] for cell 'fmc228_card1_imp/pf_2_imp/peakhighfifo_imp/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top_fmc228_pcie'...
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/fifo_generator_0/fifo_generator_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/peakhigh_fifo/peakhigh_fifo.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/.Xil/Vivado-31055-mu2etest.fnal.gov/sumarea_fifo/sumarea_fifo.dcp]
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.sdk/monitor_amc502/Debug/monitor_amc502_fmc228.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 702 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 10 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  OBUFDS => OBUFDS: 2 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 384 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 112 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 48 instances

link_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:52 . Memory (MB): peak = 2137.551 ; gain = 1087.660 ; free physical = 3856 ; free virtual = 11071
Sourcing Tcl File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/gtwizard_0/tcl/v7ht.tcl]

****************************************************************************************
*  WARNING: This script only supports the xc7vh290t, xc7vh580t and xc7vh870t devices.  *
*           Your current part is xc7k420t.                                            *
****************************************************************************************

Finished Sourcing Tcl File [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/sources_1/ip/gtwizard_0/tcl/v7ht.tcl]
read_xdc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2137.551 ; gain = 0.000 ; free physical = 3853 ; free virtual = 11069
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k420t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k420t'
INFO: [Common 17-1223] The version limit for your license is '2021.04' and will expire in 16 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2161.555 ; gain = 16.008 ; free physical = 3853 ; free virtual = 11069
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_27' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_26' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_25' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_24' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_23' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_22' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_21' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_20' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_2' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_19' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_18' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_17' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_16' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_15' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_14' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_13' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_12' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_11' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_10' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_1' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_9' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_8' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_55' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_54' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_53' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_52' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_51' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_50' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_49' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_48' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_47' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_46' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_45' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_44' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_43' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_42' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_41' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_40' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_39' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_38' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_37' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_36' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_35' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_34' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_33' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_32' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_31' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_30' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_3' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_29' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_28' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_27' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_26' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_25' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_24' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_23' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_22' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_21' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_20' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_2' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_19' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_18' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_17' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_16' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_15' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_14' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_13' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_12' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_11' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_10' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_1' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_9' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_8' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_55' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_54' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_53' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_52' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_51' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_50' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_49' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_48' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_47' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_46' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_45' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_44' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_43' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_42' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_41' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_40' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_39' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_38' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_37' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_36' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_35' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_34' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_33' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_32' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_31' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_30' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_3' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/master_pll_imp/CLKOUT0 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:27] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/master_pll_imp/CLKOUT1 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:26] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/slave_pll_imp/CLKOUT0 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:29] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/slave_pll_imp/CLKOUT1 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:28] and will prevent any subsequent automatic derivation of generated clocks on that pin.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1585fea4d

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 67 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f85e586e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2161.555 ; gain = 0.000 ; free physical = 3849 ; free virtual = 11065

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1367 cells.
Phase 2 Constant Propagation | Checksum: 164571e03

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2161.555 ; gain = 0.000 ; free physical = 3847 ; free virtual = 11064

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 20747 unconnected nets.
INFO: [Opt 31-11] Eliminated 16587 unconnected cells.
Phase 3 Sweep | Checksum: 17d859ede

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2161.555 ; gain = 0.000 ; free physical = 3847 ; free virtual = 11064

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2161.555 ; gain = 0.000 ; free physical = 3847 ; free virtual = 11064
Ending Logic Optimization Task | Checksum: 17d859ede

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2161.555 ; gain = 0.000 ; free physical = 3847 ; free virtual = 11064

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/master_pll_imp/CLKOUT0 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:27] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/master_pll_imp/CLKOUT1 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:26] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/slave_pll_imp/CLKOUT0 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:29] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/slave_pll_imp/CLKOUT1 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:28] and will prevent any subsequent automatic derivation of generated clocks on that pin.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 102 BRAM(s) out of a total of 210 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 157 newly gated: 88 Total Ports: 420
Number of Flops added for Enable Generation: 32

Ending PowerOpt Patch Enables Task | Checksum: 1b3beb73b

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3377 ; free virtual = 10593
Ending Power Optimization Task | Checksum: 1b3beb73b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2692.312 ; gain = 530.758 ; free physical = 3377 ; free virtual = 10593
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 240 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:16 . Memory (MB): peak = 2692.312 ; gain = 554.762 ; free physical = 3377 ; free virtual = 10593
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3373 ; free virtual = 10593
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3367 ; free virtual = 10592
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/top_fmc228_pcie_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3359 ; free virtual = 10588
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k420t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k420t'
INFO: [Common 17-1223] The version limit for your license is '2021.04' and will expire in 16 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CKLD-2) Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads - Clock net fmc_dclkout10 is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): dclkout10_ibufds_imp/O
WARNING: [DRC 23-20] Rule violation (CKLD-2) Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads - Clock net fmc_dclkout12 is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): dclkout12_ibufds_imp/O
WARNING: [DRC 23-20] Rule violation (CKLD-2) Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads - Clock net fmc_sysref11 is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): sysref11_ibufds_imp/O
WARNING: [DRC 23-20] Rule violation (CKLD-2) Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads - Clock net fmc_sysref13 is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): sysref13_ibufds_imp/O
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][5]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][6]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][7]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][8]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][9]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][0]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][1]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][2]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][3]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][4]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][6]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][7]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][8]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][9]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][10]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][0]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][1]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][2]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][3]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][4]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][5]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][5]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][6]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][7]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][8]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][9]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][0]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][1]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][2]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][3]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][4]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][6]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][7]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][8]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][9]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][10]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][0]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][1]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][2]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][3]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][4]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][5]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]) which is driven by a register (fmc228_card0_imp/fifo_0_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][5]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][6]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][7]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][8]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][9]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][0]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][1]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][2]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][3]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][4]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][6]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][7]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][8]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][9]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][10]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][0]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][1]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][2]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][3]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][4]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][5]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][5]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][6]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][7]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][8]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][9]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][0]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][1]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][2]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][3]) which is driven by a register (fmc228_card0_imp/fifo_1_imp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3196 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3356 ; free virtual = 10586
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_27' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_26' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_25' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_24' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_23' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_22' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_21' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_20' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_2' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_19' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_18' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_17' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_16' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_15' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_14' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_13' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_12' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_11' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_10' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[2]_i_1' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_9' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_8' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_55' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_54' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_53' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_52' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_51' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_50' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_49' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_48' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_47' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_46' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_45' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_44' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_43' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_42' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_41' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_40' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_39' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_38' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_37' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_36' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_35' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_34' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_33' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_32' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_31' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_30' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_3' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_29' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_28' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_27' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_26' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_25' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_24' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_23' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_22' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_21' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_20' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_2' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_19' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_18' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_17' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_16' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_15' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_14' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_13' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_12' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_11' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_10' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[1]_i_1' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_9' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_8' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_55' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_54' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_53' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_52' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_51' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_50' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_49' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_48' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_47' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_46' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_45' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_44' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_43' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_42' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_41' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_40' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_39' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_38' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_37' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_36' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_35' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_34' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_33' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_32' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_31' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_30' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'amc502_imp/i2c_din_reg[0]_i_3' is not a valid endpoint. [/disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:59]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/master_pll_imp/CLKOUT0 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:27] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/master_pll_imp/CLKOUT1 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:26] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/slave_pll_imp/CLKOUT0 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:29] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/slave_pll_imp/CLKOUT1 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:28] and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3355 ; free virtual = 10585

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 3e458956

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3355 ; free virtual = 10585

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 3e458956

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3356 ; free virtual = 10585
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/master_pll_imp/CLKOUT0 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:27] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/master_pll_imp/CLKOUT1 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:26] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/slave_pll_imp/CLKOUT0 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:29] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/slave_pll_imp/CLKOUT1 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:28] and will prevent any subsequent automatic derivation of generated clocks on that pin.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 3e458956

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3354 ; free virtual = 10584
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 3e458956

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3354 ; free virtual = 10584

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 3e458956

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3354 ; free virtual = 10584

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 018ea091

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3354 ; free virtual = 10584
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 018ea091

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3354 ; free virtual = 10584
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8783de74

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3354 ; free virtual = 10584

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1887056b6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3354 ; free virtual = 10584

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1887056b6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3354 ; free virtual = 10583
Phase 1.2.1 Place Init Design | Checksum: e546cc70

Time (s): cpu = 00:01:02 ; elapsed = 00:00:56 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3341 ; free virtual = 10571
Phase 1.2 Build Placer Netlist Model | Checksum: e546cc70

Time (s): cpu = 00:01:02 ; elapsed = 00:00:56 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3341 ; free virtual = 10571

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: e546cc70

Time (s): cpu = 00:01:02 ; elapsed = 00:00:56 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3341 ; free virtual = 10571
Phase 1 Placer Initialization | Checksum: e546cc70

Time (s): cpu = 00:01:02 ; elapsed = 00:00:56 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3341 ; free virtual = 10571

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1452a2c68

Time (s): cpu = 00:02:57 ; elapsed = 00:02:18 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3357 ; free virtual = 10587

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1452a2c68

Time (s): cpu = 00:02:58 ; elapsed = 00:02:19 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3357 ; free virtual = 10587

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fecfd92f

Time (s): cpu = 00:03:21 ; elapsed = 00:02:35 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3357 ; free virtual = 10586

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e99c02f7

Time (s): cpu = 00:03:22 ; elapsed = 00:02:35 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3357 ; free virtual = 10586

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1e99c02f7

Time (s): cpu = 00:03:22 ; elapsed = 00:02:36 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3357 ; free virtual = 10586

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 10e48d08c

Time (s): cpu = 00:03:29 ; elapsed = 00:02:40 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3357 ; free virtual = 10586

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1ca508165

Time (s): cpu = 00:03:32 ; elapsed = 00:02:43 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3357 ; free virtual = 10586

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 22ef6c30f

Time (s): cpu = 00:03:53 ; elapsed = 00:03:03 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3355 ; free virtual = 10585

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2014a32f0

Time (s): cpu = 00:03:56 ; elapsed = 00:03:06 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3355 ; free virtual = 10585

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 190c0ed70

Time (s): cpu = 00:03:56 ; elapsed = 00:03:06 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3355 ; free virtual = 10585

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 15e2a8ab0

Time (s): cpu = 00:04:13 ; elapsed = 00:03:19 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3355 ; free virtual = 10585
Phase 3 Detail Placement | Checksum: 15e2a8ab0

Time (s): cpu = 00:04:14 ; elapsed = 00:03:19 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3355 ; free virtual = 10585

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/master_pll_imp/CLKOUT0 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:27] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/master_pll_imp/CLKOUT1 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:26] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/slave_pll_imp/CLKOUT0 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:29] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin amc502_imp/slave_pll_imp/CLKOUT1 [See /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.srcs/constrs_fmc228_pcie/imports/constrs_1/timing_fmc228_pcie.xdc:28] and will prevent any subsequent automatic derivation of generated clocks on that pin.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1ec4367d1

Time (s): cpu = 00:04:39 ; elapsed = 00:03:37 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3349 ; free virtual = 10579

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.024. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: f8bee151

Time (s): cpu = 00:05:07 ; elapsed = 00:04:06 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3344 ; free virtual = 10574
Phase 4.1 Post Commit Optimization | Checksum: f8bee151

Time (s): cpu = 00:05:08 ; elapsed = 00:04:07 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3344 ; free virtual = 10574

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: f8bee151

Time (s): cpu = 00:05:08 ; elapsed = 00:04:07 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3344 ; free virtual = 10574

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: f8bee151

Time (s): cpu = 00:05:08 ; elapsed = 00:04:07 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3344 ; free virtual = 10574

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: f8bee151

Time (s): cpu = 00:05:09 ; elapsed = 00:04:08 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3344 ; free virtual = 10574

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: f8bee151

Time (s): cpu = 00:05:10 ; elapsed = 00:04:08 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3344 ; free virtual = 10574

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: c787f527

Time (s): cpu = 00:05:10 ; elapsed = 00:04:09 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3344 ; free virtual = 10574
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c787f527

Time (s): cpu = 00:05:10 ; elapsed = 00:04:09 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3344 ; free virtual = 10574
Ending Placer Task | Checksum: c6ad5b83

Time (s): cpu = 00:05:10 ; elapsed = 00:04:09 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3344 ; free virtual = 10574
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 452 Warnings, 32 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:18 ; elapsed = 00:04:17 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3344 ; free virtual = 10574
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3293 ; free virtual = 10575
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3332 ; free virtual = 10574
report_io: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3331 ; free virtual = 10574
report_utilization: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3331 ; free virtual = 10574
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2692.312 ; gain = 0.000 ; free physical = 3331 ; free virtual = 10574
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k420t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k420t'
INFO: [Common 17-1223] The version limit for your license is '2021.04' and will expire in 16 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 35d445c4 ConstDB: 0 ShapeSum: 90d915bf RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9d505b2e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:47 . Memory (MB): peak = 2786.070 ; gain = 93.758 ; free physical = 3219 ; free virtual = 10463

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9d505b2e

Time (s): cpu = 00:01:21 ; elapsed = 00:00:48 . Memory (MB): peak = 2786.074 ; gain = 93.762 ; free physical = 3219 ; free virtual = 10463

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9d505b2e

Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2786.074 ; gain = 93.762 ; free physical = 3218 ; free virtual = 10461

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9d505b2e

Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2786.074 ; gain = 93.762 ; free physical = 3218 ; free virtual = 10461
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 195f4afc2

Time (s): cpu = 00:02:09 ; elapsed = 00:01:25 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3135 ; free virtual = 10378
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.036 | TNS=-0.036 | WHS=-0.423 | THS=-3090.470|

Phase 2 Router Initialization | Checksum: 200230889

Time (s): cpu = 00:02:24 ; elapsed = 00:01:33 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3135 ; free virtual = 10378

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13548e7a8

Time (s): cpu = 00:03:02 ; elapsed = 00:01:54 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3134 ; free virtual = 10378

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6043
 Number of Nodes with overlaps = 1007
 Number of Nodes with overlaps = 225
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1b7c419bc

Time (s): cpu = 00:04:11 ; elapsed = 00:02:38 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3159 ; free virtual = 10402
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.426 | TNS=-43.552| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 164f23852

Time (s): cpu = 00:04:13 ; elapsed = 00:02:40 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3159 ; free virtual = 10402

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 240c8b084

Time (s): cpu = 00:04:16 ; elapsed = 00:02:43 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3158 ; free virtual = 10401
Phase 4.1.2 GlobIterForTiming | Checksum: 14a2640bf

Time (s): cpu = 00:04:17 ; elapsed = 00:02:44 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3158 ; free virtual = 10401
Phase 4.1 Global Iteration 0 | Checksum: 14a2640bf

Time (s): cpu = 00:04:17 ; elapsed = 00:02:44 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3158 ; free virtual = 10401

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1399
 Number of Nodes with overlaps = 323
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1fdf1884e

Time (s): cpu = 00:04:38 ; elapsed = 00:02:59 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3162 ; free virtual = 10405
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.262 | TNS=-29.914| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 1292ece89

Time (s): cpu = 00:04:40 ; elapsed = 00:03:00 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3162 ; free virtual = 10405

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 1b1565152

Time (s): cpu = 00:04:43 ; elapsed = 00:03:03 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3161 ; free virtual = 10404
Phase 4.2.2 GlobIterForTiming | Checksum: 1a4d1c995

Time (s): cpu = 00:04:44 ; elapsed = 00:03:05 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3161 ; free virtual = 10404
Phase 4.2 Global Iteration 1 | Checksum: 1a4d1c995

Time (s): cpu = 00:04:44 ; elapsed = 00:03:05 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3161 ; free virtual = 10404

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1392
 Number of Nodes with overlaps = 393
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1166ad4b9

Time (s): cpu = 00:05:05 ; elapsed = 00:03:20 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3177 ; free virtual = 10420
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.355 | TNS=-31.692| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: e755238f

Time (s): cpu = 00:05:06 ; elapsed = 00:03:20 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3177 ; free virtual = 10420
Phase 4 Rip-up And Reroute | Checksum: e755238f

Time (s): cpu = 00:05:06 ; elapsed = 00:03:20 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3177 ; free virtual = 10420

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14820006d

Time (s): cpu = 00:05:10 ; elapsed = 00:03:23 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3177 ; free virtual = 10420
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.153 | TNS=-2.743 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f3fccfe7

Time (s): cpu = 00:05:12 ; elapsed = 00:03:24 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3174 ; free virtual = 10417

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f3fccfe7

Time (s): cpu = 00:05:12 ; elapsed = 00:03:24 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3174 ; free virtual = 10417
Phase 5 Delay and Skew Optimization | Checksum: 1f3fccfe7

Time (s): cpu = 00:05:12 ; elapsed = 00:03:25 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3174 ; free virtual = 10417

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2674996c2

Time (s): cpu = 00:05:18 ; elapsed = 00:03:28 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3174 ; free virtual = 10417
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.128 | TNS=-2.240 | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 194b0c14a

Time (s): cpu = 00:05:18 ; elapsed = 00:03:29 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3174 ; free virtual = 10417
Phase 6 Post Hold Fix | Checksum: 194b0c14a

Time (s): cpu = 00:05:18 ; elapsed = 00:03:29 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3174 ; free virtual = 10417

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.67013 %
  Global Horizontal Routing Utilization  = 2.7141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
Phase 7 Route finalize | Checksum: 18dcfaf25

Time (s): cpu = 00:05:19 ; elapsed = 00:03:29 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3174 ; free virtual = 10417

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18dcfaf25

Time (s): cpu = 00:05:19 ; elapsed = 00:03:29 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3174 ; free virtual = 10417

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_gt_common_i/jesd204_0_common/gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X0Y0/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_gt_common_i/jesd204_0_common/gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X0Y7/GTNORTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin pcs_pma/U0/core_gt_common_i/gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X0Y5/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y20/GTREFCLK1
Phase 9 Depositing Routes | Checksum: 1314a254d

Time (s): cpu = 00:05:23 ; elapsed = 00:03:33 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3170 ; free virtual = 10413

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.128 | TNS=-2.240 | WHS=0.041  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1314a254d

Time (s): cpu = 00:05:24 ; elapsed = 00:03:34 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3170 ; free virtual = 10413
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:24 ; elapsed = 00:03:34 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3170 ; free virtual = 10413

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 453 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:32 ; elapsed = 00:03:40 . Memory (MB): peak = 2867.891 ; gain = 175.578 ; free physical = 3170 ; free virtual = 10413
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2867.891 ; gain = 0.000 ; free physical = 3101 ; free virtual = 10411
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2867.895 ; gain = 0.004 ; free physical = 3151 ; free virtual = 10411
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /disk2/data/tmnguyen/mu2e_monitor_firmware_original/firmware_New_v2/mu2e_1.runs/impl_1/top_fmc228_pcie_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2867.895 ; gain = 0.000 ; free physical = 3131 ; free virtual = 10395
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2867.895 ; gain = 0.000 ; free physical = 3126 ; free virtual = 10395
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2875.895 ; gain = 8.000 ; free physical = 3110 ; free virtual = 10389
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2875.895 ; gain = 0.000 ; free physical = 3109 ; free virtual = 10388
INFO: [Common 17-206] Exiting Vivado at Wed Apr 14 23:12:28 2021...
