<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/core_cm7.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/core_cm7.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__cm7_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************************************/</span>
<a name="l00010"></a>00010 <span class="comment">/* Copyright (c) 2009 - 2015 ARM LIMITED</span>
<a name="l00011"></a>00011 <span class="comment"></span>
<a name="l00012"></a>00012 <span class="comment">   All rights reserved.</span>
<a name="l00013"></a>00013 <span class="comment">   Redistribution and use in source and binary forms, with or without</span>
<a name="l00014"></a>00014 <span class="comment">   modification, are permitted provided that the following conditions are met:</span>
<a name="l00015"></a>00015 <span class="comment">   - Redistributions of source code must retain the above copyright</span>
<a name="l00016"></a>00016 <span class="comment">     notice, this list of conditions and the following disclaimer.</span>
<a name="l00017"></a>00017 <span class="comment">   - Redistributions in binary form must reproduce the above copyright</span>
<a name="l00018"></a>00018 <span class="comment">     notice, this list of conditions and the following disclaimer in the</span>
<a name="l00019"></a>00019 <span class="comment">     documentation and/or other materials provided with the distribution.</span>
<a name="l00020"></a>00020 <span class="comment">   - Neither the name of ARM nor the names of its contributors may be used</span>
<a name="l00021"></a>00021 <span class="comment">     to endorse or promote products derived from this software without</span>
<a name="l00022"></a>00022 <span class="comment">     specific prior written permission.</span>
<a name="l00023"></a>00023 <span class="comment">   *</span>
<a name="l00024"></a>00024 <span class="comment">   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span>
<a name="l00025"></a>00025 <span class="comment">   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span>
<a name="l00026"></a>00026 <span class="comment">   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<a name="l00027"></a>00027 <span class="comment">   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE</span>
<a name="l00028"></a>00028 <span class="comment">   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<a name="l00029"></a>00029 <span class="comment">   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<a name="l00030"></a>00030 <span class="comment">   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span>
<a name="l00031"></a>00031 <span class="comment">   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span>
<a name="l00032"></a>00032 <span class="comment">   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span>
<a name="l00033"></a>00033 <span class="comment">   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span>
<a name="l00034"></a>00034 <span class="comment">   POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00035"></a>00035 <span class="comment">   ---------------------------------------------------------------------------*/</span>
<a name="l00036"></a>00036 
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="preprocessor">#if defined ( __ICCARM__ )</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span>
<a name="l00040"></a>00040 <span class="preprocessor">#endif</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="preprocessor">#ifndef __CORE_CM7_H_GENERIC</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM7_H_GENERIC</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>
<a name="l00045"></a>00045 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00047"></a>00047 <span class="preprocessor">#endif</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00063"></a>00063 <span class="comment">/*******************************************************************************</span>
<a name="l00064"></a>00064 <span class="comment"> *                 CMSIS definitions</span>
<a name="l00065"></a>00065 <span class="comment"> ******************************************************************************/</span>
<a name="l00070"></a>00070 <span class="comment">/*  CMSIS CM7 definitions */</span>
<a name="l00071"></a><a class="code" href="core__cm7_8h.html#a2d071afe48f81677ceacf30467456e3f">00071</a> <span class="preprocessor">#define __CM7_CMSIS_VERSION_MAIN  (0x04)                                   </span>
<a name="l00072"></a><a class="code" href="core__cm7_8h.html#aeff13b17591f5ace9534759f9dd2fed3">00072</a> <span class="preprocessor">#define __CM7_CMSIS_VERSION_SUB   (0x00)                                   </span>
<a name="l00073"></a><a class="code" href="core__cm7_8h.html#a01193e5d87d92fd273f2e3197d6e2c39">00073</a> <span class="preprocessor">#define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN &lt;&lt; 16) | \</span>
<a name="l00074"></a>00074 <span class="preprocessor">                                    __CM7_CMSIS_VERSION_SUB          )     </span>
<a name="l00076"></a><a class="code" href="core__cm7_8h.html#a63ea62503c88acab19fcf3d5743009e3">00076</a> <span class="preprocessor">#define __CORTEX_M                (0x07)                                   </span>
<a name="l00079"></a>00079 <span class="preprocessor">#if   defined ( __CC_ARM )</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00081"></a>00081 <span class="preprocessor">  #define __INLINE         __inline                                   </span>
<a name="l00082"></a>00082 <span class="preprocessor">  #define __STATIC_INLINE  static __inline</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>
<a name="l00084"></a>00084 <span class="preprocessor">#elif defined ( __GNUC__ )</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00086"></a>00086 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00087"></a>00087 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00091"></a>00091 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00092"></a>00092 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span>
<a name="l00094"></a>00094 <span class="preprocessor">#elif defined ( __TMS470__ )</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00096"></a>00096 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span>
<a name="l00098"></a>00098 <span class="preprocessor">#elif defined ( __TASKING__ )</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00100"></a>00100 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00101"></a>00101 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 <span class="preprocessor">#elif defined ( __CSMC__ )</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">  #define __packed</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            _asm                                      </span>
<a name="l00106"></a>00106 <span class="preprocessor">  #define __INLINE         inline                                    </span><span class="comment">/*use -pc99 on compile line !&lt; inline keyword for COSMIC Compiler   */</span>
<a name="l00107"></a>00107 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00109"></a>00109 <span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00114"></a>00114 <span class="preprocessor">#if defined ( __CC_ARM )</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">  #if defined __TARGET_FPU_VFP</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       1</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       0</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">  #else</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_USED         0</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>
<a name="l00126"></a>00126 <span class="preprocessor">#elif defined ( __GNUC__ )</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       1</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       0</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">  #else</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_USED         0</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span>
<a name="l00138"></a>00138 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">  #if defined __ARMVFP__</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       1</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       0</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">  #else</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_USED         0</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>
<a name="l00150"></a>00150 <span class="preprocessor">#elif defined ( __TMS470__ )</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       1</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       0</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">  #else</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_USED         0</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span>
<a name="l00162"></a>00162 <span class="preprocessor">#elif defined ( __TASKING__ )</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">  #if defined __FPU_VFP__</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       1</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       0</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">  #else</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_USED         0</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span>
<a name="l00174"></a>00174 <span class="preprocessor">#elif defined ( __CSMC__ )              </span><span class="comment">/* Cosmic */</span>
<a name="l00175"></a>00175 <span class="preprocessor">  #if ( __CSMC__ &amp; 0x400)               // FPU present for parser</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       1</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       0</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">  #else</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_USED         0</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span>
<a name="l00187"></a>00187 <span class="preprocessor">#include &lt;stdint.h&gt;</span>                      <span class="comment">/* standard types definitions                      */</span>
<a name="l00188"></a>00188 <span class="preprocessor">#include &lt;<a class="code" href="core__cm_instr_8h.html" title="CMSIS Cortex-M Core Instruction Access Header File.">core_cmInstr.h</a>&gt;</span>                <span class="comment">/* Core Instruction Access                         */</span>
<a name="l00189"></a>00189 <span class="preprocessor">#include &lt;<a class="code" href="core__cm_func_8h.html" title="CMSIS Cortex-M Core Function Access Header File.">core_cmFunc.h</a>&gt;</span>                 <span class="comment">/* Core Function Access                            */</span>
<a name="l00190"></a>00190 <span class="preprocessor">#include &lt;<a class="code" href="core__cm_simd_8h.html" title="CMSIS Cortex-M SIMD Header File.">core_cmSimd.h</a>&gt;</span>                 <span class="comment">/* Compiler specific SIMD Intrinsics               */</span>
<a name="l00191"></a>00191 
<a name="l00192"></a>00192 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span>}
<a name="l00194"></a>00194 <span class="preprocessor">#endif</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span>
<a name="l00196"></a>00196 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM7_H_GENERIC */</span>
<a name="l00197"></a>00197 
<a name="l00198"></a>00198 <span class="preprocessor">#ifndef __CMSIS_GENERIC</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span>
<a name="l00200"></a>00200 <span class="preprocessor">#ifndef __CORE_CM7_H_DEPENDANT</span>
<a name="l00201"></a><a class="code" href="core__cm7_8h.html#a76e250b42b4822b2f4567c644c743764">00201</a> <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM7_H_DEPENDANT</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span>
<a name="l00203"></a>00203 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00205"></a>00205 <span class="preprocessor">#endif</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span>
<a name="l00207"></a>00207 <span class="comment">/* check device defines and use defaults */</span>
<a name="l00208"></a>00208 <span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">  #ifndef __CM7_REV</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">    #define __CM7_REV               0x0000</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__CM7_REV not defined in device header file; using default!&quot;</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span>
<a name="l00214"></a>00214 <span class="preprocessor">  #ifndef __FPU_PRESENT</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_PRESENT             0</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span>
<a name="l00219"></a>00219 <span class="preprocessor">  #ifndef __MPU_PRESENT</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">    #define __MPU_PRESENT             0</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span>
<a name="l00224"></a>00224 <span class="preprocessor">  #ifndef __ICACHE_PRESENT</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">    #define __ICACHE_PRESENT          0</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__ICACHE_PRESENT not defined in device header file; using default!&quot;</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span>
<a name="l00229"></a>00229 <span class="preprocessor">  #ifndef __DCACHE_PRESENT</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">    #define __DCACHE_PRESENT          0</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__DCACHE_PRESENT not defined in device header file; using default!&quot;</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span>
<a name="l00234"></a>00234 <span class="preprocessor">  #ifndef __DTCM_PRESENT</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">    #define __DTCM_PRESENT            0</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__DTCM_PRESENT        not defined in device header file; using default!&quot;</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span>
<a name="l00239"></a>00239 <span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="preprocessor">    #define __NVIC_PRIO_BITS          3</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span>
<a name="l00244"></a>00244 <span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">    #define __Vendor_SysTickConfig    0</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span>
<a name="l00250"></a>00250 <span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span>
<a name="l00258"></a>00258 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">  #define   __I     volatile             </span>
<a name="l00260"></a>00260 <span class="preprocessor">#else</span>
<a name="l00261"></a><a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">00261</a> <span class="preprocessor"></span><span class="preprocessor">  #define   __I     volatile const       </span>
<a name="l00262"></a>00262 <span class="preprocessor">#endif</span>
<a name="l00263"></a><a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define     __O     volatile             </span>
<a name="l00264"></a><a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">00264</a> <span class="preprocessor">#define     __IO    volatile             </span>
<a name="l00266"></a>00266 <span class="preprocessor"></span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="comment">/*******************************************************************************</span>
<a name="l00271"></a>00271 <span class="comment"> *                 Register Abstraction</span>
<a name="l00272"></a>00272 <span class="comment">  Core Register contain:</span>
<a name="l00273"></a>00273 <span class="comment">  - Core Register</span>
<a name="l00274"></a>00274 <span class="comment">  - Core NVIC Register</span>
<a name="l00275"></a>00275 <span class="comment">  - Core SCB Register</span>
<a name="l00276"></a>00276 <span class="comment">  - Core SysTick Register</span>
<a name="l00277"></a>00277 <span class="comment">  - Core Debug Register</span>
<a name="l00278"></a>00278 <span class="comment">  - Core MPU Register</span>
<a name="l00279"></a>00279 <span class="comment">  - Core FPU Register</span>
<a name="l00280"></a>00280 <span class="comment"> ******************************************************************************/</span>
<a name="l00281"></a>00281 
<a name="l00293"></a>00293 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00294"></a>00294 {
<a name="l00295"></a>00295   <span class="keyword">struct</span>
<a name="l00296"></a>00296   {
<a name="l00297"></a>00297     uint32_t _reserved0:16;              
<a name="l00298"></a>00298     uint32_t GE:4;                       
<a name="l00299"></a>00299     uint32_t _reserved1:7;               
<a name="l00300"></a>00300     uint32_t Q:1;                        
<a name="l00301"></a>00301     uint32_t V:1;                        
<a name="l00302"></a>00302     uint32_t C:1;                        
<a name="l00303"></a>00303     uint32_t Z:1;                        
<a name="l00304"></a>00304     uint32_t N:1;                        
<a name="l00305"></a>00305   } b;                                   
<a name="l00306"></a>00306   uint32_t w;                            
<a name="l00307"></a>00307 } <a class="code" href="union_a_p_s_r___type.html" title="Union type to access the Application Program Status Register (APSR).">APSR_Type</a>;
<a name="l00308"></a>00308 
<a name="l00309"></a>00309 <span class="comment">/* APSR Register Definitions */</span>
<a name="l00310"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766">00310</a> <span class="preprocessor">#define APSR_N_Pos                         31                                             </span>
<a name="l00311"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1">00311</a> <span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span>
<a name="l00313"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a">00313</a> <span class="preprocessor">#define APSR_Z_Pos                         30                                             </span>
<a name="l00314"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711">00314</a> <span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span>
<a name="l00316"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">00316</a> <span class="preprocessor">#define APSR_C_Pos                         29                                             </span>
<a name="l00317"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d">00317</a> <span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span>
<a name="l00319"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7">00319</a> <span class="preprocessor">#define APSR_V_Pos                         28                                             </span>
<a name="l00320"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489">00320</a> <span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span>
<a name="l00322"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411">00322</a> <span class="preprocessor">#define APSR_Q_Pos                         27                                             </span>
<a name="l00323"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002">00323</a> <span class="preprocessor">#define APSR_Q_Msk                         (1UL &lt;&lt; APSR_Q_Pos)                            </span>
<a name="l00325"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc">00325</a> <span class="preprocessor">#define APSR_GE_Pos                        16                                             </span>
<a name="l00326"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1">00326</a> <span class="preprocessor">#define APSR_GE_Msk                        (0xFUL &lt;&lt; APSR_GE_Pos)                         </span>
<a name="l00331"></a>00331 <span class="preprocessor">typedef union</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span>{
<a name="l00333"></a>00333   <span class="keyword">struct</span>
<a name="l00334"></a>00334   {
<a name="l00335"></a>00335     uint32_t <a class="code" href="group__interrupt__group.html#ga0da0a19156773eca7070722f26ff66a6" title="Define service routine.">ISR</a>:9;                      
<a name="l00336"></a>00336     uint32_t _reserved0:23;              
<a name="l00337"></a>00337   } b;                                   
<a name="l00338"></a>00338   uint32_t w;                            
<a name="l00339"></a>00339 } <a class="code" href="union_i_p_s_r___type.html" title="Union type to access the Interrupt Program Status Register (IPSR).">IPSR_Type</a>;
<a name="l00340"></a>00340 
<a name="l00341"></a>00341 <span class="comment">/* IPSR Register Definitions */</span>
<a name="l00342"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf">00342</a> <span class="preprocessor">#define IPSR_ISR_Pos                        0                                             </span>
<a name="l00343"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56">00343</a> <span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span>)                  
<a name="l00348"></a>00348 typedef union
<a name="l00349"></a>00349 {
<a name="l00350"></a>00350   <span class="keyword">struct</span>
<a name="l00351"></a>00351   {
<a name="l00352"></a>00352     uint32_t <a class="code" href="group__interrupt__group.html#ga0da0a19156773eca7070722f26ff66a6" title="Define service routine.">ISR</a>:9;                      
<a name="l00353"></a>00353     uint32_t _reserved0:7;               
<a name="l00354"></a>00354     uint32_t GE:4;                       
<a name="l00355"></a>00355     uint32_t _reserved1:4;               
<a name="l00356"></a>00356     uint32_t T:1;                        
<a name="l00357"></a>00357     uint32_t IT:2;                       
<a name="l00358"></a>00358     uint32_t Q:1;                        
<a name="l00359"></a>00359     uint32_t V:1;                        
<a name="l00360"></a>00360     uint32_t C:1;                        
<a name="l00361"></a>00361     uint32_t Z:1;                        
<a name="l00362"></a>00362     uint32_t N:1;                        
<a name="l00363"></a>00363   } b;                                   
<a name="l00364"></a>00364   uint32_t w;                            
<a name="l00365"></a>00365 } <a class="code" href="unionx_p_s_r___type.html" title="Union type to access the Special-Purpose Program Status Registers (xPSR).">xPSR_Type</a>;
<a name="l00366"></a>00366 
<a name="l00367"></a>00367 <span class="comment">/* xPSR Register Definitions */</span>
<a name="l00368"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">00368</a> <span class="preprocessor">#define xPSR_N_Pos                         31                                             </span>
<a name="l00369"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">00369</a> <span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span>
<a name="l00371"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">00371</a> <span class="preprocessor">#define xPSR_Z_Pos                         30                                             </span>
<a name="l00372"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">00372</a> <span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span>
<a name="l00374"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">00374</a> <span class="preprocessor">#define xPSR_C_Pos                         29                                             </span>
<a name="l00375"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">00375</a> <span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span>
<a name="l00377"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">00377</a> <span class="preprocessor">#define xPSR_V_Pos                         28                                             </span>
<a name="l00378"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">00378</a> <span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span>
<a name="l00380"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">00380</a> <span class="preprocessor">#define xPSR_Q_Pos                         27                                             </span>
<a name="l00381"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">00381</a> <span class="preprocessor">#define xPSR_Q_Msk                         (1UL &lt;&lt; xPSR_Q_Pos)                            </span>
<a name="l00383"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gac5be1db1343f776ecd00f0a4ebe70a46">00383</a> <span class="preprocessor">#define xPSR_IT_Pos                        25                                             </span>
<a name="l00384"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga6dc177aab488851bb3b98cf4b420141a">00384</a> <span class="preprocessor">#define xPSR_IT_Msk                        (3UL &lt;&lt; xPSR_IT_Pos)                           </span>
<a name="l00386"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">00386</a> <span class="preprocessor">#define xPSR_T_Pos                         24                                             </span>
<a name="l00387"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">00387</a> <span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span>
<a name="l00389"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gae2b0f3def0f378e9f1d10a4c727a064b">00389</a> <span class="preprocessor">#define xPSR_GE_Pos                        16                                             </span>
<a name="l00390"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga967634e605d013e9b07002eca31f7903">00390</a> <span class="preprocessor">#define xPSR_GE_Msk                        (0xFUL &lt;&lt; xPSR_GE_Pos)                         </span>
<a name="l00392"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">00392</a> <span class="preprocessor">#define xPSR_ISR_Pos                        0                                             </span>
<a name="l00393"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">00393</a> <span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span>)                  
<a name="l00398"></a>00398 typedef union
<a name="l00399"></a>00399 {
<a name="l00400"></a>00400   <span class="keyword">struct</span>
<a name="l00401"></a>00401   {
<a name="l00402"></a>00402     uint32_t nPRIV:1;                    
<a name="l00403"></a>00403     uint32_t SPSEL:1;                    
<a name="l00404"></a>00404     uint32_t FPCA:1;                     
<a name="l00405"></a>00405     uint32_t _reserved0:29;              
<a name="l00406"></a>00406   } b;                                   
<a name="l00407"></a>00407   uint32_t w;                            
<a name="l00408"></a>00408 } <a class="code" href="union_c_o_n_t_r_o_l___type.html" title="Union type to access the Control Registers (CONTROL).">CONTROL_Type</a>;
<a name="l00409"></a>00409 
<a name="l00410"></a>00410 <span class="comment">/* CONTROL Register Definitions */</span>
<a name="l00411"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gac7018b59b07134c5363b33eb94918a58">00411</a> <span class="preprocessor">#define CONTROL_FPCA_Pos                    2                                             </span>
<a name="l00412"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gad20bb0212b2e1864f24af38d93587c79">00412</a> <span class="preprocessor">#define CONTROL_FPCA_Msk                   (1UL &lt;&lt; CONTROL_FPCA_Pos)                      </span>
<a name="l00414"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga07eafc53e609895342c6a530e9d01310">00414</a> <span class="preprocessor">#define CONTROL_SPSEL_Pos                   1                                             </span>
<a name="l00415"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga70b29840969b06909da21369b0b05b53">00415</a> <span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span>
<a name="l00417"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga51b95bc03ec0d815b459bde0b14a5908">00417</a> <span class="preprocessor">#define CONTROL_nPRIV_Pos                   0                                             </span>
<a name="l00418"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gaef3b20d77acb213338f89ce5e7bc36b0">00418</a> <span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span>)                 
<a name="l00420"></a>00420 
<a name="l00431"></a>00431 typedef struct
<a name="l00432"></a>00432 {
<a name="l00433"></a>00433   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[8];                 
<a name="l00434"></a>00434        uint32_t RESERVED0[24];
<a name="l00435"></a>00435   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[8];                 
<a name="l00436"></a>00436        uint32_t RSERVED1[24];
<a name="l00437"></a>00437   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[8];                 
<a name="l00438"></a>00438        uint32_t RESERVED2[24];
<a name="l00439"></a>00439   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[8];                 
<a name="l00440"></a>00440        uint32_t RESERVED3[24];
<a name="l00441"></a>00441   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IABR[8];                 
<a name="l00442"></a>00442        uint32_t RESERVED4[56];
<a name="l00443"></a>00443   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IP[240];                 
<a name="l00444"></a>00444        uint32_t RESERVED5[644];
<a name="l00445"></a>00445   <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t STIR;                    
<a name="l00446"></a>00446 }  <a class="code" href="struct_n_v_i_c___type.html" title="Structure type to access the Nested Vectored Interrupt Controller (NVIC).">NVIC_Type</a>;
<a name="l00447"></a>00447 
<a name="l00448"></a>00448 <span class="comment">/* Software Triggered Interrupt Register Definitions */</span>
<a name="l00449"></a><a class="code" href="group___c_m_s_i_s___n_v_i_c.html#ga9eebe495e2e48d302211108837a2b3e8">00449</a> <span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0                                          </span>
<a name="l00450"></a><a class="code" href="group___c_m_s_i_s___n_v_i_c.html#gae4060c4dfcebb08871ca4244176ce752">00450</a> <span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL </span><span class="comment">/*&lt;&lt; NVIC_STIR_INTID_Pos*/</span>)        
<a name="l00452"></a>00452 
<a name="l00463"></a>00463 typedef struct
<a name="l00464"></a>00464 {
<a name="l00465"></a>00465   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CPUID;                   
<a name="l00466"></a>00466   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICSR;                    
<a name="l00467"></a>00467   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VTOR;                    
<a name="l00468"></a>00468   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AIRCR;                   
<a name="l00469"></a>00469   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR;                     
<a name="l00470"></a>00470   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;                     
<a name="l00471"></a><a class="code" href="struct_s_c_b___type.html#a22b183a9b52ba369209bdb98569b174b">00471</a>   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SHPR[12];                
<a name="l00472"></a>00472   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHCSR;                   
<a name="l00473"></a>00473   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFSR;                    
<a name="l00474"></a>00474   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HFSR;                    
<a name="l00475"></a>00475   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFSR;                    
<a name="l00476"></a>00476   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMFAR;                   
<a name="l00477"></a>00477   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BFAR;                    
<a name="l00478"></a>00478   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFSR;                    
<a name="l00479"></a><a class="code" href="struct_s_c_b___type.html#a59c48b5f72df57f333d5827e61d39dd2">00479</a>   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ID_PFR[2];               
<a name="l00480"></a><a class="code" href="struct_s_c_b___type.html#a5a8f354519f1ff34593533f095a33679">00480</a>   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a5a8f354519f1ff34593533f095a33679">ID_DFR</a>;                  
<a name="l00481"></a><a class="code" href="struct_s_c_b___type.html#acb57cbc70338c6acc607ec6b241a848c">00481</a>   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#acb57cbc70338c6acc607ec6b241a848c">ID_AFR</a>;                  
<a name="l00482"></a><a class="code" href="struct_s_c_b___type.html#a1c4c8bc9818ea264c9ceb9b8596c1d05">00482</a>   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ID_MFR[4];               
<a name="l00483"></a><a class="code" href="struct_s_c_b___type.html#a468ab7d4458f055dfe2ef420ee6d09d6">00483</a>   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ID_ISAR[5];              
<a name="l00484"></a>00484        uint32_t RESERVED0[1];
<a name="l00485"></a><a class="code" href="struct_s_c_b___type.html#a82963b2e0c2350e66778c4a8cfb9a2ef">00485</a>   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a82963b2e0c2350e66778c4a8cfb9a2ef">CLIDR</a>;                   
<a name="l00486"></a><a class="code" href="struct_s_c_b___type.html#ab207e64e1e857ea1b68895172264bd8d">00486</a>   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#ab207e64e1e857ea1b68895172264bd8d">CTR</a>;                     
<a name="l00487"></a><a class="code" href="struct_s_c_b___type.html#a5b8ace34dde093049c26c56c9e3819cc">00487</a>   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a5b8ace34dde093049c26c56c9e3819cc">CCSIDR</a>;                  
<a name="l00488"></a><a class="code" href="struct_s_c_b___type.html#afdc87bd02624a24c3bef7f56511c5444">00488</a>   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#afdc87bd02624a24c3bef7f56511c5444">CSSELR</a>;                  
<a name="l00489"></a>00489   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPACR;                   
<a name="l00490"></a>00490        uint32_t RESERVED3[93];
<a name="l00491"></a><a class="code" href="struct_s_c_b___type.html#afd8149e3b084e2170607dbe64e27b766">00491</a>   <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#afd8149e3b084e2170607dbe64e27b766">STIR</a>;                    
<a name="l00492"></a>00492        uint32_t RESERVED4[15];
<a name="l00493"></a><a class="code" href="struct_s_c_b___type.html#a658958c3e7cf9a0bb35c71853b2b6ea8">00493</a>   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a658958c3e7cf9a0bb35c71853b2b6ea8">MVFR0</a>;                   
<a name="l00494"></a><a class="code" href="struct_s_c_b___type.html#a116ed13b1c1aba036b9307ed0ea55b47">00494</a>   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a116ed13b1c1aba036b9307ed0ea55b47">MVFR1</a>;                   
<a name="l00495"></a><a class="code" href="struct_s_c_b___type.html#aed4b6e7df7dbef7bc468e6c857ef4204">00495</a>   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#aed4b6e7df7dbef7bc468e6c857ef4204">MVFR2</a>;                   
<a name="l00496"></a>00496        uint32_t RESERVED5[1];
<a name="l00497"></a><a class="code" href="struct_s_c_b___type.html#ad323c3f1f75c8f6971214146a566dc8c">00497</a>   <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#ad323c3f1f75c8f6971214146a566dc8c">ICIALLU</a>;                 
<a name="l00498"></a>00498        uint32_t RESERVED6[1];
<a name="l00499"></a><a class="code" href="struct_s_c_b___type.html#a86c0feeceb540651e6ca01af397e7c9c">00499</a>   <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a86c0feeceb540651e6ca01af397e7c9c">ICIMVAU</a>;                 
<a name="l00500"></a><a class="code" href="struct_s_c_b___type.html#a2498dd236ec61bc0983f851ec2d1dadc">00500</a>   <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a2498dd236ec61bc0983f851ec2d1dadc">DCIMVAC</a>;                 
<a name="l00501"></a><a class="code" href="struct_s_c_b___type.html#a50230b7ffe2728d6fb9e317a15978ab3">00501</a>   <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a50230b7ffe2728d6fb9e317a15978ab3">DCISW</a>;                   
<a name="l00502"></a><a class="code" href="struct_s_c_b___type.html#a37356bd9475a8be5a1e9f1489297e5dd">00502</a>   <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a37356bd9475a8be5a1e9f1489297e5dd">DCCMVAU</a>;                 
<a name="l00503"></a><a class="code" href="struct_s_c_b___type.html#a6887612a34a60a320a299dfe3d50cbf7">00503</a>   <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a6887612a34a60a320a299dfe3d50cbf7">DCCMVAC</a>;                 
<a name="l00504"></a><a class="code" href="struct_s_c_b___type.html#a49dfb8c504b1aced86af1c5eff699755">00504</a>   <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a49dfb8c504b1aced86af1c5eff699755">DCCSW</a>;                   
<a name="l00505"></a><a class="code" href="struct_s_c_b___type.html#a29db2ff9cf75c787ea350468fc224408">00505</a>   <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a29db2ff9cf75c787ea350468fc224408">DCCIMVAC</a>;                
<a name="l00506"></a><a class="code" href="struct_s_c_b___type.html#a16e05cc18ec7ab501620bf7263f226e7">00506</a>   <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a16e05cc18ec7ab501620bf7263f226e7">DCCISW</a>;                  
<a name="l00507"></a>00507        uint32_t RESERVED7[6];
<a name="l00508"></a><a class="code" href="struct_s_c_b___type.html#a6f52bb11b40cad59e836366a43686d63">00508</a>   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a6f52bb11b40cad59e836366a43686d63">ITCMCR</a>;                  
<a name="l00509"></a><a class="code" href="struct_s_c_b___type.html#a1728cb36883856a3543286d9acfb8a0d">00509</a>   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a1728cb36883856a3543286d9acfb8a0d">DTCMCR</a>;                  
<a name="l00510"></a><a class="code" href="struct_s_c_b___type.html#aa7154549803e08073983216c159f74e3">00510</a>   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#aa7154549803e08073983216c159f74e3">AHBPCR</a>;                  
<a name="l00511"></a><a class="code" href="struct_s_c_b___type.html#acc2c89b1b03bed0224952b05582ce397">00511</a>   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#acc2c89b1b03bed0224952b05582ce397">CACR</a>;                    
<a name="l00512"></a><a class="code" href="struct_s_c_b___type.html#ae1aa2246b75741ae5a7a965a66fa8d64">00512</a>   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#ae1aa2246b75741ae5a7a965a66fa8d64">AHBSCR</a>;                  
<a name="l00513"></a>00513        uint32_t RESERVED8[1];
<a name="l00514"></a><a class="code" href="struct_s_c_b___type.html#acb77619057d99c6d671915df3aa9b454">00514</a>   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#acb77619057d99c6d671915df3aa9b454">ABFSR</a>;                   
<a name="l00515"></a>00515 } <a class="code" href="struct_s_c_b___type.html" title="Structure type to access the System Control Block (SCB).">SCB_Type</a>;
<a name="l00516"></a>00516 
<a name="l00517"></a>00517 <span class="comment">/* SCB CPUID Register Definitions */</span>
<a name="l00518"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga58686b88f94f789d4e6f429fe1ff58cf">00518</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span>
<a name="l00519"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga0932b31faafd47656a03ced75a31d99b">00519</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span>
<a name="l00521"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga104462bd0815391b4044a70bd15d3a71">00521</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span>
<a name="l00522"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad358dfbd04300afc1824329d128b99e8">00522</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span>
<a name="l00524"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf8b3236b08fb8e840efb682645fb0e98">00524</a> <span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16                                             </span>
<a name="l00525"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafae4a1f27a927338ae9dc51a0e146213">00525</a> <span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span>
<a name="l00527"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga705f68eaa9afb042ca2407dc4e4629ac">00527</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span>
<a name="l00528"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga98e581423ca016680c238c469aba546d">00528</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span>
<a name="l00530"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3c3d9071e574de11fb27ba57034838b1">00530</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span>
<a name="l00531"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">00531</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span>)          
<a name="l00533"></a>00533 <span class="comment">/* SCB Interrupt Control State Register Definitions */</span>
<a name="l00534"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga750d4b52624a46d71356db4ea769573b">00534</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span>
<a name="l00535"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga340e3f79e9c3607dee9f2c048b6b22e8">00535</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span>
<a name="l00537"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">00537</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span>
<a name="l00538"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">00538</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span>
<a name="l00540"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae218d9022288f89faf57187c4d542ecd">00540</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span>
<a name="l00541"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4a901ace381d3c1c74ac82b22fae2e1e">00541</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span>
<a name="l00543"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9dbb3358c6167c9c3f85661b90fb2794">00543</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span>
<a name="l00544"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga7325b61ea0ec323ef2d5c893b112e546">00544</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span>
<a name="l00546"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gadbe25e4b333ece1341beb1a740168fdc">00546</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span>
<a name="l00547"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab241827d2a793269d8cd99b9b28c2157">00547</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span>
<a name="l00549"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga11cb5b1f9ce167b81f31787a77e575df">00549</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span>
<a name="l00550"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa966600396290808d596fe96e92ca2b5">00550</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span>
<a name="l00552"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga10749d92b9b744094b845c2eb46d4319">00552</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span>
<a name="l00553"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga056d74fd538e5d36d3be1f28d399c877">00553</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span>
<a name="l00555"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gada60c92bf88d6fd21a8f49efa4a127b8">00555</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span>
<a name="l00556"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gacb6992e7c7ddc27a370f62878a21ef72">00556</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span>
<a name="l00558"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga403d154200242629e6d2764bfc12a7ec">00558</a> <span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11                                             </span>
<a name="l00559"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">00559</a> <span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span>
<a name="l00561"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae4f602c7c5c895d5fb687b71b0979fc3">00561</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span>
<a name="l00562"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga5533791a4ecf1b9301c883047b3e8396">00562</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span>)       
<a name="l00564"></a>00564 <span class="comment">/* SCB Vector Table Offset Register Definitions */</span>
<a name="l00565"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac6a55451ddd38bffcff5a211d29cea78">00565</a> <span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7                                             </span>
<a name="l00566"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga75e395ed74042923e8c93edf50f0996c">00566</a> <span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span>
<a name="l00568"></a>00568 <span class="preprocessor"></span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span>
<a name="l00569"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">00569</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span>
<a name="l00570"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">00570</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span>
<a name="l00572"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaec404750ff5ca07f499a3c06b62051ef">00572</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span>
<a name="l00573"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gabacedaefeefc73d666bbe59ece904493">00573</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span>
<a name="l00575"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad31dec98fbc0d33ace63cb1f1a927923">00575</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span>
<a name="l00576"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2f571f93d3d4a6eac9a3040756d3d951">00576</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span>
<a name="l00578"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">00578</a> <span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8                                             </span>
<a name="l00579"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">00579</a> <span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span>
<a name="l00581"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaffb2737eca1eac0fc1c282a76a40953c">00581</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span>
<a name="l00582"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">00582</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span>
<a name="l00584"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa30a12e892bb696e61626d71359a9029">00584</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span>
<a name="l00585"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga212c5ab1c1c82c807d30d2307aa8d218">00585</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span>
<a name="l00587"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga0d483d9569cd9d1b46ec0d171b1f18d8">00587</a> <span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0                                             </span>
<a name="l00588"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3006e31968bb9725e7b4ee0784d99f7f">00588</a> <span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL </span><span class="comment">/*&lt;&lt; SCB_AIRCR_VECTRESET_Pos*/</span>)           
<a name="l00590"></a>00590 <span class="comment">/* SCB System Control Register Definitions */</span>
<a name="l00591"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3bddcec40aeaf3d3a998446100fa0e44">00591</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span>
<a name="l00592"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">00592</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span>
<a name="l00594"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab304f6258ec03bd9a6e7a360515c3cfe">00594</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span>
<a name="l00595"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">00595</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span>
<a name="l00597"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3680a15114d7fdc1e25043b881308fe9">00597</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span>
<a name="l00598"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">00598</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span>
<a name="l00600"></a>00600 <span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span>
<a name="l00601"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2a729c850e865d602bbf25852c7d44fe">00601</a> <span class="preprocessor">#define SCB_CCR_BP_Pos                      18                                            </span>
<a name="l00602"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga7fac248cabee94546aa9530d27217772">00602</a> <span class="preprocessor">#define SCB_CCR_BP_Msk                     (1UL &lt;&lt; SCB_CCR_BP_Pos)                        </span>
<a name="l00604"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga33f0f2a0818b2570f3e00b7e79501448">00604</a> <span class="preprocessor">#define SCB_CCR_IC_Pos                      17                                            </span>
<a name="l00605"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf2ff8f5957edac919e28b536aa6c0a59">00605</a> <span class="preprocessor">#define SCB_CCR_IC_Msk                     (1UL &lt;&lt; SCB_CCR_IC_Pos)                        </span>
<a name="l00607"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa1896a99252649cfb96139b56ba87d9b">00607</a> <span class="preprocessor">#define SCB_CCR_DC_Pos                      16                                            </span>
<a name="l00608"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga57b3909dff40a9c28ec50991e4202678">00608</a> <span class="preprocessor">#define SCB_CCR_DC_Msk                     (1UL &lt;&lt; SCB_CCR_DC_Pos)                        </span>
<a name="l00610"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac2d20a250960a432cc74da59d20e2f86">00610</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span>
<a name="l00611"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga33cf22d3d46af158a03aad25ddea1bcb">00611</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span>
<a name="l00613"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4010a4f9e2a745af1b58abe1f791ebbf">00613</a> <span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8                                             </span>
<a name="l00614"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">00614</a> <span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span>
<a name="l00616"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac8d512998bb8cd9333fb7627ddf59bba">00616</a> <span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4                                             </span>
<a name="l00617"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gabb9aeac71b3abd8586d0297070f61dcb">00617</a> <span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span>
<a name="l00619"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac4e4928b864ea10fc24dbbc57d976229">00619</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span>
<a name="l00620"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga68c96ad594af70c007923979085c99e0">00620</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span>
<a name="l00622"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga789e41f45f59a8cd455fd59fa7652e5e">00622</a> <span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1                                             </span>
<a name="l00623"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4cf59b6343ca962c80e1885710da90aa">00623</a> <span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span>
<a name="l00625"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab4615f7deb07386350365b10240a3c83">00625</a> <span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0                                             </span>
<a name="l00626"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafe0f6be81b35d72d0736a0a1e3b4fbb3">00626</a> <span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL </span><span class="comment">/*&lt;&lt; SCB_CCR_NONBASETHRDENA_Pos*/</span>)        
<a name="l00628"></a>00628 <span class="comment">/* SCB System Handler Control and State Register Definitions */</span>
<a name="l00629"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae71949507636fda388ec11d5c2d30b52">00629</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18                                             </span>
<a name="l00630"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga056fb6be590857bbc029bed48b21dd79">00630</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span>
<a name="l00632"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3d32edbe4a5c0335f808cfc19ec7e844">00632</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17                                             </span>
<a name="l00633"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">00633</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span>
<a name="l00635"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga685b4564a8760b4506f14ec4307b7251">00635</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16                                             </span>
<a name="l00636"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf084424fa1f69bea36a1c44899d83d17">00636</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span>
<a name="l00638"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">00638</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span>
<a name="l00639"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga6095a7acfbad66f52822b1392be88652">00639</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span>
<a name="l00641"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa22551e24a72b65f1e817f7ab462203b">00641</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             </span>
<a name="l00642"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga677c23749c4d348f30fb471d1223e783">00642</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span>
<a name="l00644"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">00644</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             </span>
<a name="l00645"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">00645</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span>
<a name="l00647"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">00647</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             </span>
<a name="l00648"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga122b4f732732010895e438803a29d3cc">00648</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span>
<a name="l00650"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaec9ca3b1213c49e2442373445e1697de">00650</a> <span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11                                             </span>
<a name="l00651"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafef530088dc6d6bfc9f1893d52853684">00651</a> <span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span>
<a name="l00653"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">00653</a> <span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10                                             </span>
<a name="l00654"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae0e837241a515d4cbadaaae1faa8e039">00654</a> <span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span>
<a name="l00656"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8b71cf4c61803752a41c96deb00d26af">00656</a> <span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8                                             </span>
<a name="l00657"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaad09b4bc36e9bccccc2e110d20b16e1a">00657</a> <span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span>
<a name="l00659"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga977f5176be2bc8b123873861b38bc02f">00659</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7                                             </span>
<a name="l00660"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga634c0f69a233475289023ae5cb158fdf">00660</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span>
<a name="l00662"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae06f54f5081f01ed3f6824e451ad3656">00662</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3                                             </span>
<a name="l00663"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab3166103b5a5f7931d0df90949c47dfe">00663</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span>
<a name="l00665"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">00665</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1                                             </span>
<a name="l00666"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9d7a8b1054b655ad08d85c3c535d4f73">00666</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span>
<a name="l00668"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga7c856f79a75dcc1d1517b19a67691803">00668</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0                                             </span>
<a name="l00669"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9147fd4e1b12394ae26eadf900a023a3">00669</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL </span><span class="comment">/*&lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos*/</span>)         
<a name="l00671"></a>00671 <span class="comment">/* SCB Configurable Fault Status Registers Definitions */</span>
<a name="l00672"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac8e4197b295c8560e68e2d71285c7879">00672</a> <span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16                                             </span>
<a name="l00673"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga565807b1a3f31891f1f967d0fa30d03f">00673</a> <span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span>
<a name="l00675"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">00675</a> <span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8                                             </span>
<a name="l00676"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">00676</a> <span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span>
<a name="l00678"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga91f41491cec5b5acca3fbc94efbd799e">00678</a> <span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0                                             </span>
<a name="l00679"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad46716159a3808c9e7da22067d6bec98">00679</a> <span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; SCB_CFSR_MEMFAULTSR_Pos*/</span>)        
<a name="l00681"></a>00681 <span class="comment">/* SCB Hard Fault Status Registers Definitions */</span>
<a name="l00682"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga300c90cfb7b35c82b4d44ad16c757ffb">00682</a> <span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31                                             </span>
<a name="l00683"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gababd60e94756bb33929d5e6f25d8dba3">00683</a> <span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span>
<a name="l00685"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab361e54183a378474cb419ae2a55d6f4">00685</a> <span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30                                             </span>
<a name="l00686"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga6560d97ed043bc01152a7247bafa3157">00686</a> <span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span>
<a name="l00688"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga77993da8de35adea7bda6a4475f036ab">00688</a> <span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1                                             </span>
<a name="l00689"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaac5e289211d0a63fe879a9691cb9e1a9">00689</a> <span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span>
<a name="l00691"></a>00691 <span class="preprocessor"></span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span>
<a name="l00692"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga13f502fb5ac673df9c287488c40b0c1d">00692</a> <span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4                                             </span>
<a name="l00693"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3cba2ec1f588ce0b10b191d6b0d23399">00693</a> <span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span>
<a name="l00695"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad02d3eaf062ac184c18a7889c9b6de57">00695</a> <span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3                                             </span>
<a name="l00696"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gacbb931575c07b324ec793775b7c44d05">00696</a> <span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span>
<a name="l00698"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaccf82364c6d0ed7206f1084277b7cc61">00698</a> <span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2                                             </span>
<a name="l00699"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3f7384b8a761704655fd45396a305663">00699</a> <span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span>
<a name="l00701"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf28fdce48655f0dcefb383aebf26b050">00701</a> <span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1                                             </span>
<a name="l00702"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga609edf8f50bc49adb51ae28bcecefe1f">00702</a> <span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span>
<a name="l00704"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaef4ec28427f9f88ac70a13ae4e541378">00704</a> <span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0                                             </span>
<a name="l00705"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga200bcf918d57443b5e29e8ce552e4bdf">00705</a> <span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL </span><span class="comment">/*&lt;&lt; SCB_DFSR_HALTED_Pos*/</span>)               
<a name="l00707"></a>00707 <span class="comment">/* Cache Level ID register */</span>
<a name="l00708"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga384f04641b96d74495e023cca27ed72f">00708</a> <span class="preprocessor">#define SCB_CLIDR_LOUU_Pos                 27                                             </span>
<a name="l00709"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4a2124def29e03f85d8ab6b455f5a174">00709</a> <span class="preprocessor">#define SCB_CLIDR_LOUU_Msk                 (7UL &lt;&lt; SCB_CLIDR_LOUU_Pos)                    </span>
<a name="l00711"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad723f01984bb639c77acc9529fa35ea8">00711</a> <span class="preprocessor">#define SCB_CLIDR_LOC_Pos                  24                                             </span>
<a name="l00712"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3accaa1c94b1d7b920a48ffa1b47443b">00712</a> <span class="preprocessor">#define SCB_CLIDR_LOC_Msk                  (7UL &lt;&lt; SCB_CLIDR_FORMAT_Pos)                  </span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="comment">/* Cache Type register */</span>
<a name="l00715"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab3c7f12bf78e1049eeb477a1d48b144f">00715</a> <span class="preprocessor">#define SCB_CTR_FORMAT_Pos                 29                                             </span>
<a name="l00716"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf0303349e35d3777aa3aceae268f1651">00716</a> <span class="preprocessor">#define SCB_CTR_FORMAT_Msk                 (7UL &lt;&lt; SCB_CTR_FORMAT_Pos)                    </span>
<a name="l00718"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga96ba2dac3d22d7892eabb851c052a286">00718</a> <span class="preprocessor">#define SCB_CTR_CWG_Pos                    24                                             </span>
<a name="l00719"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga341c1fe0efc63e26a2affebda136da6c">00719</a> <span class="preprocessor">#define SCB_CTR_CWG_Msk                    (0xFUL &lt;&lt; SCB_CTR_CWG_Pos)                     </span>
<a name="l00721"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga7692042fbaab5852ca60f6c2d659f724">00721</a> <span class="preprocessor">#define SCB_CTR_ERG_Pos                    20                                             </span>
<a name="l00722"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga02bb1ed5199a32e0ebad001e1b64ac35">00722</a> <span class="preprocessor">#define SCB_CTR_ERG_Msk                    (0xFUL &lt;&lt; SCB_CTR_ERG_Pos)                     </span>
<a name="l00724"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae25b69e6ea66c125f703870adabb0d65">00724</a> <span class="preprocessor">#define SCB_CTR_DMINLINE_Pos               16                                             </span>
<a name="l00725"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga634bb0b270954a68757c86c517de948b">00725</a> <span class="preprocessor">#define SCB_CTR_DMINLINE_Msk               (0xFUL &lt;&lt; SCB_CTR_DMINLINE_Pos)                </span>
<a name="l00727"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga5be00464e6789da9619947d67d2a1529">00727</a> <span class="preprocessor">#define SCB_CTR_IMINLINE_Pos                0                                             </span>
<a name="l00728"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac62440e20c39b8022279a4a706ef9aa3">00728</a> <span class="preprocessor">#define SCB_CTR_IMINLINE_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CTR_IMINLINE_Pos*/</span>)            
<a name="l00730"></a>00730 <span class="comment">/* Cache Size ID Register */</span>
<a name="l00731"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4eaf5ef29d920023de2cf53b25d0d56c">00731</a> <span class="preprocessor">#define SCB_CCSIDR_WT_Pos                  31                                             </span>
<a name="l00732"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9089551a75985fa7cf051062ed2d62b9">00732</a> <span class="preprocessor">#define SCB_CCSIDR_WT_Msk                  (7UL &lt;&lt; SCB_CCSIDR_WT_Pos)                     </span>
<a name="l00734"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4a32c31034cf30f6fe4dfaa9d0d6a6af">00734</a> <span class="preprocessor">#define SCB_CCSIDR_WB_Pos                  30                                             </span>
<a name="l00735"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa9c0516faf8b9c7ab4151823c48f39b6">00735</a> <span class="preprocessor">#define SCB_CCSIDR_WB_Msk                  (7UL &lt;&lt; SCB_CCSIDR_WB_Pos)                     </span>
<a name="l00737"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga379743eea011cede0032ecb7812b51e1">00737</a> <span class="preprocessor">#define SCB_CCSIDR_RA_Pos                  29                                             </span>
<a name="l00738"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa77f28cbf94b44c1114a66e05cc43255">00738</a> <span class="preprocessor">#define SCB_CCSIDR_RA_Msk                  (7UL &lt;&lt; SCB_CCSIDR_RA_Pos)                     </span>
<a name="l00740"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gade432ae0a64858e92fa35c2983fb47a4">00740</a> <span class="preprocessor">#define SCB_CCSIDR_WA_Pos                  28                                             </span>
<a name="l00741"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga519ebde5ad64be2098f586bddbc8e898">00741</a> <span class="preprocessor">#define SCB_CCSIDR_WA_Msk                  (7UL &lt;&lt; SCB_CCSIDR_WA_Pos)                     </span>
<a name="l00743"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga1028d2c238f74d2aa021f53ffbe8d7ab">00743</a> <span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Pos             13                                             </span>
<a name="l00744"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga47d1f01185d7a039334031008386c5a8">00744</a> <span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL &lt;&lt; SCB_CCSIDR_NUMSETS_Pos)           </span>
<a name="l00746"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae67f2f83976b819fb3039fc35cfef0fb">00746</a> <span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3                                             </span>
<a name="l00747"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae093c4c635dad43845967512fa87173a">00747</a> <span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL &lt;&lt; SCB_CCSIDR_ASSOCIATIVITY_Pos)      </span>
<a name="l00749"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga750388e1509b36d35568a68a7a1e1ff7">00749</a> <span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Pos             0                                             </span>
<a name="l00750"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga07b3bdffe4c289b9c19c70cf698499da">00750</a> <span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Msk            (7UL </span><span class="comment">/*&lt;&lt; SCB_CCSIDR_LINESIZE_Pos*/</span>)           
<a name="l00752"></a>00752 <span class="comment">/* Cache Size Selection Register */</span>
<a name="l00753"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8c014c9678bc9072f10459a1e14b973c">00753</a> <span class="preprocessor">#define SCB_CSSELR_LEVEL_Pos                1                                             </span>
<a name="l00754"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa24e3a6d6960acff3d6949e416046cf0">00754</a> <span class="preprocessor">#define SCB_CSSELR_LEVEL_Msk               (7UL &lt;&lt; SCB_CSSELR_LEVEL_Pos)                  </span>
<a name="l00756"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga70e80783c3bd7b11504c63b052b0c0b9">00756</a> <span class="preprocessor">#define SCB_CSSELR_IND_Pos                  0                                             </span>
<a name="l00757"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4e5d98f4d43366cadcc5c3d7ac37228c">00757</a> <span class="preprocessor">#define SCB_CSSELR_IND_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SCB_CSSELR_IND_Pos*/</span>)                
<a name="l00759"></a>00759 <span class="comment">/* SCB Software Triggered Interrupt Register */</span>
<a name="l00760"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaeb4a916d84d967c1bab8e88800a28984">00760</a> <span class="preprocessor">#define SCB_STIR_INTID_Pos                  0                                             </span>
<a name="l00761"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga7b67f900eb9c63b04e67f8fa6ddcd8ed">00761</a> <span class="preprocessor">#define SCB_STIR_INTID_Msk                 (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_STIR_INTID_Pos*/</span>)            
<a name="l00763"></a>00763 <span class="comment">/* Instruction Tightly-Coupled Memory Control Register*/</span>
<a name="l00764"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga86b58242b8286aba9318e2062d88f341">00764</a> <span class="preprocessor">#define SCB_ITCMCR_SZ_Pos                   3                                             </span>
<a name="l00765"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2aca0f00fd91071567dfa596eaa136de">00765</a> <span class="preprocessor">#define SCB_ITCMCR_SZ_Msk                  (0xFUL &lt;&lt; SCB_ITCMCR_SZ_Pos)                   </span>
<a name="l00767"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga1094e5655c0e9572ecd562fa4a7d5f21">00767</a> <span class="preprocessor">#define SCB_ITCMCR_RETEN_Pos                2                                             </span>
<a name="l00768"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga6f7d14ca4c78b7fd64157d9f8110f188">00768</a> <span class="preprocessor">#define SCB_ITCMCR_RETEN_Msk               (1UL &lt;&lt; SCB_ITCMCR_RETEN_Pos)                  </span>
<a name="l00770"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga33901f7f35fe403c82a9641a0d35ae92">00770</a> <span class="preprocessor">#define SCB_ITCMCR_RMW_Pos                  1                                             </span>
<a name="l00771"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga0e3b9b0855837e95e4b0fc6d36cd604b">00771</a> <span class="preprocessor">#define SCB_ITCMCR_RMW_Msk                 (1UL &lt;&lt; SCB_ITCMCR_RMW_Pos)                    </span>
<a name="l00773"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga5d2fc7c04a8aaedff19bd4ff6de187eb">00773</a> <span class="preprocessor">#define SCB_ITCMCR_EN_Pos                   0                                             </span>
<a name="l00774"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4d1c57f26a03910ab0549efecd2a602c">00774</a> <span class="preprocessor">#define SCB_ITCMCR_EN_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_ITCMCR_EN_Pos*/</span>)                 
<a name="l00776"></a>00776 <span class="comment">/* Data Tightly-Coupled Memory Control Registers */</span>
<a name="l00777"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3cacd7498eb3c022ecc7e21a3dfc3c13">00777</a> <span class="preprocessor">#define SCB_DTCMCR_SZ_Pos                   3                                             </span>
<a name="l00778"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga35b381dd367cd1533f5c2b2c88720b72">00778</a> <span class="preprocessor">#define SCB_DTCMCR_SZ_Msk                  (0xFUL &lt;&lt; SCB_DTCMCR_SZ_Pos)                   </span>
<a name="l00780"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8b72fb208ee772734e580911a8e522ce">00780</a> <span class="preprocessor">#define SCB_DTCMCR_RETEN_Pos                2                                             </span>
<a name="l00781"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa69bbf5b17808383d88f23a424c1b62e">00781</a> <span class="preprocessor">#define SCB_DTCMCR_RETEN_Msk               (1UL &lt;&lt; SCB_DTCMCR_RETEN_Pos)                   </span>
<a name="l00783"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga11c115ca21511be7e56e997a8bde567a">00783</a> <span class="preprocessor">#define SCB_DTCMCR_RMW_Pos                  1                                             </span>
<a name="l00784"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga79b099c3a4365b434aaf55ebbd534420">00784</a> <span class="preprocessor">#define SCB_DTCMCR_RMW_Msk                 (1UL &lt;&lt; SCB_DTCMCR_RMW_Pos)                    </span>
<a name="l00786"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf3ba6873b9288121146a6432db53540f">00786</a> <span class="preprocessor">#define SCB_DTCMCR_EN_Pos                   0                                             </span>
<a name="l00787"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafd9689d338f30fa434c7629083f29608">00787</a> <span class="preprocessor">#define SCB_DTCMCR_EN_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_DTCMCR_EN_Pos*/</span>)                 
<a name="l00789"></a>00789 <span class="comment">/* AHBP Control Register */</span>
<a name="l00790"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga0f5d024d0d233713c33c5ba1a936d8d2">00790</a> <span class="preprocessor">#define SCB_AHBPCR_SZ_Pos                   1                                             </span>
<a name="l00791"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9a22251ee32265508a9aa7bcff3e317a">00791</a> <span class="preprocessor">#define SCB_AHBPCR_SZ_Msk                  (7UL &lt;&lt; SCB_AHBPCR_SZ_Pos)                     </span>
<a name="l00793"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga1048eb341b71c712a1a8aedf4eedffe0">00793</a> <span class="preprocessor">#define SCB_AHBPCR_EN_Pos                   0                                             </span>
<a name="l00794"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga770da9a88e66adb62645f625b0a095cb">00794</a> <span class="preprocessor">#define SCB_AHBPCR_EN_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_AHBPCR_EN_Pos*/</span>)                 
<a name="l00796"></a>00796 <span class="comment">/* L1 Cache Control Register */</span>
<a name="l00797"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9f1abd30b202418a920255dcd1d87d5f">00797</a> <span class="preprocessor">#define SCB_CACR_FORCEWT_Pos                2                                             </span>
<a name="l00798"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga0fd9cfb1ef8f44e3edc66fd52309fa7f">00798</a> <span class="preprocessor">#define SCB_CACR_FORCEWT_Msk               (1UL &lt;&lt; SCB_CACR_FORCEWT_Pos)                  </span>
<a name="l00800"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga76ce5adcbed2d2d8d425214a1e5d0579">00800</a> <span class="preprocessor">#define SCB_CACR_ECCEN_Pos                  1                                             </span>
<a name="l00801"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga7456a0b93710e8b9fa2b94c946e96c5c">00801</a> <span class="preprocessor">#define SCB_CACR_ECCEN_Msk                 (1UL &lt;&lt; SCB_CACR_ECCEN_Pos)                    </span>
<a name="l00803"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafda198ad429d0a5c865e75d42afa12a2">00803</a> <span class="preprocessor">#define SCB_CACR_SIWT_Pos                   0                                             </span>
<a name="l00804"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga00625442f92069da7604a420bafdbd23">00804</a> <span class="preprocessor">#define SCB_CACR_SIWT_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_CACR_SIWT_Pos*/</span>)                 
<a name="l00806"></a>00806 <span class="comment">/* AHBS control register */</span>
<a name="l00807"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga47f55c7d1b161535caff50e7a35dc734">00807</a> <span class="preprocessor">#define SCB_AHBSCR_INITCOUNT_Pos           11                                             </span>
<a name="l00808"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gabb766ac9d99ea8272387b6946e80ce43">00808</a> <span class="preprocessor">#define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL &lt;&lt; SCB_AHBPCR_INITCOUNT_Pos)           </span>
<a name="l00810"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gabf98193e45e8bcb57caa28e8dc6df199">00810</a> <span class="preprocessor">#define SCB_AHBSCR_TPRI_Pos                 2                                             </span>
<a name="l00811"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab5303ca99ab56df4b6cd6298dc0e1c32">00811</a> <span class="preprocessor">#define SCB_AHBSCR_TPRI_Msk                (0x1FFUL &lt;&lt; SCB_AHBPCR_TPRI_Pos)               </span>
<a name="l00813"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gabfdcfa4029b1249d45a649ff37c04d65">00813</a> <span class="preprocessor">#define SCB_AHBSCR_CTL_Pos                  0                                             </span>
<a name="l00814"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab2aa81692dfec47f8b69a3f425ca1022">00814</a> <span class="preprocessor">#define SCB_AHBSCR_CTL_Msk                 (3UL </span><span class="comment">/*&lt;&lt; SCB_AHBPCR_CTL_Pos*/</span>)                
<a name="l00816"></a>00816 <span class="comment">/* Auxiliary Bus Fault Status Register */</span>
<a name="l00817"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad89888a5399f2a229270d6dc9a8eaa85">00817</a> <span class="preprocessor">#define SCB_ABFSR_AXIMTYPE_Pos              8                                             </span>
<a name="l00818"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga91783597f0721644a1ab1919755bb6ee">00818</a> <span class="preprocessor">#define SCB_ABFSR_AXIMTYPE_Msk             (3UL &lt;&lt; SCB_ABFSR_AXIMTYPE_Pos)                </span>
<a name="l00820"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2d943581f93e2425e0a22a0d45b9f0a6">00820</a> <span class="preprocessor">#define SCB_ABFSR_EPPB_Pos                  4                                             </span>
<a name="l00821"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac7bbc98af76d3de2713a0eb0c6c2e613">00821</a> <span class="preprocessor">#define SCB_ABFSR_EPPB_Msk                 (1UL &lt;&lt; SCB_ABFSR_EPPB_Pos)                    </span>
<a name="l00823"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga48c7a6de20e2823c0dc74d78c5ef7992">00823</a> <span class="preprocessor">#define SCB_ABFSR_AXIM_Pos                  3                                             </span>
<a name="l00824"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac24348e5ec8392f4a076c7ba690aae48">00824</a> <span class="preprocessor">#define SCB_ABFSR_AXIM_Msk                 (1UL &lt;&lt; SCB_ABFSR_AXIM_Pos)                    </span>
<a name="l00826"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga5c97d4cc05972dc80963e74eb2332841">00826</a> <span class="preprocessor">#define SCB_ABFSR_AHBP_Pos                  2                                             </span>
<a name="l00827"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gabfc67aa93bca5ddd4b0f0a47b372383e">00827</a> <span class="preprocessor">#define SCB_ABFSR_AHBP_Msk                 (1UL &lt;&lt; SCB_ABFSR_AHBP_Pos)                    </span>
<a name="l00829"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga46e22bfb92f4344807714dfa987b7cf3">00829</a> <span class="preprocessor">#define SCB_ABFSR_DTCM_Pos                  1                                             </span>
<a name="l00830"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga0f48b9b3b5e79c83383ff9506a75f423">00830</a> <span class="preprocessor">#define SCB_ABFSR_DTCM_Msk                 (1UL &lt;&lt; SCB_ABFSR_DTCM_Pos)                    </span>
<a name="l00832"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf7c22a977aed73cd51317c25286e81c6">00832</a> <span class="preprocessor">#define SCB_ABFSR_ITCM_Pos                  0                                             </span>
<a name="l00833"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa8cd31cf3adbe7445c733c0a0a4779da">00833</a> <span class="preprocessor">#define SCB_ABFSR_ITCM_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SCB_ABFSR_ITCM_Pos*/</span>)                
<a name="l00835"></a>00835 
<a name="l00846"></a>00846 typedef struct
<a name="l00847"></a>00847 {
<a name="l00848"></a>00848        uint32_t RESERVED0[1];
<a name="l00849"></a>00849   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ICTR;                    
<a name="l00850"></a>00850   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACTLR;                   
<a name="l00851"></a>00851 } <a class="code" href="struct_s_cn_s_c_b___type.html" title="Structure type to access the System Control and ID Register not in the SCB.">SCnSCB_Type</a>;
<a name="l00852"></a>00852 
<a name="l00853"></a>00853 <span class="comment">/* Interrupt Controller Type Register Definitions */</span>
<a name="l00854"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga0777ddf379af50f9ca41d40573bfffc5">00854</a> <span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          </span>
<a name="l00855"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga3efa0f5210051464e1034b19fc7b33c7">00855</a> <span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL </span><span class="comment">/*&lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos*/</span>)  
<a name="l00857"></a>00857 <span class="comment">/* Auxiliary Control Register Definitions */</span>
<a name="l00858"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga5f888e0ebc18cc2d99976405777c142f">00858</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12                                          </span>
<a name="l00859"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga46b16a03b408184720134ef42203ac2e">00859</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL &lt;&lt; SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    </span>
<a name="l00861"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga1bffb5e05053d15cbe42fbe87d225dcb">00861</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISRAMODE_Pos         11                                          </span>
<a name="l00862"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga436fc1bd011b15c9585bb3ace5332ce3">00862</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL &lt;&lt; SCnSCB_ACTLR_DISRAMODE_Pos)         </span>
<a name="l00864"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaa743743f5af93d6ece74a426b355ab70">00864</a> <span class="preprocessor">#define SCnSCB_ACTLR_FPEXCODIS_Pos         10                                          </span>
<a name="l00865"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#gadd12baaeeea3220b03867e4b8a1432aa">00865</a> <span class="preprocessor">#define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL &lt;&lt; SCnSCB_ACTLR_FPEXCODIS_Pos)         </span>
<a name="l00867"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaab395870643a0bee78906bb15ca5bd02">00867</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Pos            2                                          </span>
<a name="l00868"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaa9dd2d4a2350499188f438d0aa9fd982">00868</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFOLD_Pos)           </span>
<a name="l00870"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaaa3e79f5ead4a32c0ea742b2a9ffc0cd">00870</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          </span>
<a name="l00871"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga2a2818f0489ad10b6ea2964e899d4cbc">00871</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL </span><span class="comment">/*&lt;&lt; SCnSCB_ACTLR_DISMCYCINT_Pos*/</span>)    
<a name="l00873"></a>00873 
<a name="l00884"></a>00884 typedef struct
<a name="l00885"></a>00885 {
<a name="l00886"></a>00886   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l00887"></a>00887   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LOAD;                    
<a name="l00888"></a>00888   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VAL;                     
<a name="l00889"></a>00889   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CALIB;                   
<a name="l00890"></a>00890 } <a class="code" href="struct_sys_tick___type.html" title="Structure type to access the System Timer (SysTick).">SysTick_Type</a>;
<a name="l00891"></a>00891 
<a name="l00892"></a>00892 <span class="comment">/* SysTick Control / Status Register Definitions */</span>
<a name="l00893"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gadbb65d4a815759649db41df216ed4d60">00893</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span>
<a name="l00894"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga1bf3033ecccf200f59baefe15dbb367c">00894</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span>
<a name="l00896"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga24fbc69a5f0b78d67fda2300257baff1">00896</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span>
<a name="l00897"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">00897</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span>
<a name="l00899"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">00899</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span>
<a name="l00900"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">00900</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span>
<a name="l00902"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga0b48cc1e36d92a92e4bf632890314810">00902</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span>
<a name="l00903"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">00903</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span>)           
<a name="l00905"></a>00905 <span class="comment">/* SysTick Reload Register Definitions */</span>
<a name="l00906"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gaf44d10df359dc5bf5752b0894ae3bad2">00906</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span>
<a name="l00907"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">00907</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span>)    
<a name="l00909"></a>00909 <span class="comment">/* SysTick Current Register Definitions */</span>
<a name="l00910"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga3208104c3b019b5de35ae8c21d5c34dd">00910</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span>
<a name="l00911"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gafc77b56d568930b49a2474debc75ab45">00911</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span>)    
<a name="l00913"></a>00913 <span class="comment">/* SysTick Calibration Register Definitions */</span>
<a name="l00914"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">00914</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span>
<a name="l00915"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga3af0d891fdd99bcc8d8912d37830edb6">00915</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span>
<a name="l00917"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gadd0c9cd6641b9f6a0c618e7982954860">00917</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span>
<a name="l00918"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga8a6a85a87334776f33d77fd147587431">00918</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span>
<a name="l00920"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gacae558f6e75a0bed5d826f606d8e695e">00920</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span>
<a name="l00921"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gaf1e68865c5aece2ad58971225bd3e95e">00921</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span>)    
<a name="l00923"></a>00923 
<a name="l00934"></a>00934 typedef struct
<a name="l00935"></a>00935 {
<a name="l00936"></a>00936   <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <span class="keyword">union</span>
<a name="l00937"></a>00937   {
<a name="l00938"></a>00938     <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t    u8;                  
<a name="l00939"></a>00939     <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint16_t   u16;                 
<a name="l00940"></a>00940     <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t   u32;                 
<a name="l00941"></a>00941   }  <a class="code" href="group___s_a_m_r21_e16_a__base.html#ga614217d263be1fb1a5f76e2ff7be19a2" title="(PORT) APB Base Address">PORT</a> [32];                          
<a name="l00942"></a>00942        uint32_t RESERVED0[864];
<a name="l00943"></a>00943   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TER;                     
<a name="l00944"></a>00944        uint32_t RESERVED1[15];
<a name="l00945"></a>00945   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPR;                     
<a name="l00946"></a>00946        uint32_t RESERVED2[15];
<a name="l00947"></a>00947   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;                     
<a name="l00948"></a>00948        uint32_t RESERVED3[29];
<a name="l00949"></a>00949   <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t IWR;                     
<a name="l00950"></a>00950   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IRR;                     
<a name="l00951"></a>00951   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMCR;                    
<a name="l00952"></a>00952        uint32_t RESERVED4[43];
<a name="l00953"></a>00953   <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LAR;                     
<a name="l00954"></a>00954   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t LSR;                     
<a name="l00955"></a>00955        uint32_t RESERVED5[6];
<a name="l00956"></a>00956   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID4;                    
<a name="l00957"></a>00957   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID5;                    
<a name="l00958"></a>00958   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID6;                    
<a name="l00959"></a>00959   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID7;                    
<a name="l00960"></a>00960   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID0;                    
<a name="l00961"></a>00961   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID1;                    
<a name="l00962"></a>00962   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID2;                    
<a name="l00963"></a>00963   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID3;                    
<a name="l00964"></a>00964   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID0;                    
<a name="l00965"></a>00965   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID1;                    
<a name="l00966"></a>00966   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID2;                    
<a name="l00967"></a>00967   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID3;                    
<a name="l00968"></a>00968 } <a class="code" href="struct_i_t_m___type.html" title="Structure type to access the Instrumentation Trace Macrocell Register (ITM).">ITM_Type</a>;
<a name="l00969"></a>00969 
<a name="l00970"></a>00970 <span class="comment">/* ITM Trace Privilege Register Definitions */</span>
<a name="l00971"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7abe5e590d1611599df87a1884a352e8">00971</a> <span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0                                             </span>
<a name="l00972"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga168e089d882df325a387aab3a802a46b">00972</a> <span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; ITM_TPR_PRIVMASK_Pos*/</span>)            
<a name="l00974"></a>00974 <span class="comment">/* ITM Trace Control Register Definitions */</span>
<a name="l00975"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga9174ad4a36052c377cef4e6aba2ed484">00975</a> <span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23                                             </span>
<a name="l00976"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga43ad7cf33de12f2ef3a412d4f354c60f">00976</a> <span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span>
<a name="l00978"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gaca0281de867f33114aac0636f7ce65d3">00978</a> <span class="preprocessor">#define ITM_TCR_TraceBusID_Pos             16                                             </span>
<a name="l00979"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga60c20bd9649d1da5a2be8e656ba19a60">00979</a> <span class="preprocessor">#define ITM_TCR_TraceBusID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TraceBusID_Pos)             </span>
<a name="l00981"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga96c7c7cbc0d98426c408090b41f583f1">00981</a> <span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10                                             </span>
<a name="l00982"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gade862cf009827f7f6748fc44c541b067">00982</a> <span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span>
<a name="l00984"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gad7bc9ee1732032c6e0de035f0978e473">00984</a> <span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8                                             </span>
<a name="l00985"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7a723f71bfb0204c264d8dbe8cc7ae52">00985</a> <span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)                </span>
<a name="l00987"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7a380f0c8078f6560051406583ecd6a5">00987</a> <span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4                                             </span>
<a name="l00988"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga97476cb65bab16a328b35f81fd02010a">00988</a> <span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span>
<a name="l00990"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga30e83ebb33aa766070fe3d1f27ae820e">00990</a> <span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3                                             </span>
<a name="l00991"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga98ea1c596d43d3633a202f9ee746cf70">00991</a> <span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span>
<a name="l00993"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gaa93a1147a39fc63980d299231252a30e">00993</a> <span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2                                             </span>
<a name="l00994"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gac89b74a78701c25b442105d7fe2bbefb">00994</a> <span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span>
<a name="l00996"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga5aa381845f810114ab519b90753922a1">00996</a> <span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1                                             </span>
<a name="l00997"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga436b2e8fa24328f48f2da31c00fc9e65">00997</a> <span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span>
<a name="l00999"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga3286b86004bce7ffe17ee269f87f8d9d">00999</a> <span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0                                             </span>
<a name="l01000"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">01000</a> <span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL </span><span class="comment">/*&lt;&lt; ITM_TCR_ITMENA_Pos*/</span>)                
<a name="l01002"></a>01002 <span class="comment">/* ITM Integration Write Register Definitions */</span>
<a name="l01003"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga04d3f842ad48f6a9127b4cecc963e1d7">01003</a> <span class="preprocessor">#define ITM_IWR_ATVALIDM_Pos                0                                             </span>
<a name="l01004"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga67b969f8f04ed15886727788f0e2ffd7">01004</a> <span class="preprocessor">#define ITM_IWR_ATVALIDM_Msk               (1UL </span><span class="comment">/*&lt;&lt; ITM_IWR_ATVALIDM_Pos*/</span>)              
<a name="l01006"></a>01006 <span class="comment">/* ITM Integration Read Register Definitions */</span>
<a name="l01007"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga259edfd1d2e877a62e06d7a240df97f4">01007</a> <span class="preprocessor">#define ITM_IRR_ATREADYM_Pos                0                                             </span>
<a name="l01008"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga3dbc3e15f5bde2669cd8121a1fe419b9">01008</a> <span class="preprocessor">#define ITM_IRR_ATREADYM_Msk               (1UL </span><span class="comment">/*&lt;&lt; ITM_IRR_ATREADYM_Pos*/</span>)              
<a name="l01010"></a>01010 <span class="comment">/* ITM Integration Mode Control Register Definitions */</span>
<a name="l01011"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga08de02bf32caf48aaa29f7c68ff5d755">01011</a> <span class="preprocessor">#define ITM_IMCR_INTEGRATION_Pos            0                                             </span>
<a name="l01012"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga8838bd3dd04c1a6be97cd946364a3fd2">01012</a> <span class="preprocessor">#define ITM_IMCR_INTEGRATION_Msk           (1UL </span><span class="comment">/*&lt;&lt; ITM_IMCR_INTEGRATION_Pos*/</span>)          
<a name="l01014"></a>01014 <span class="comment">/* ITM Lock Status Register Definitions */</span>
<a name="l01015"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gabfae3e570edc8759597311ed6dfb478e">01015</a> <span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2                                             </span>
<a name="l01016"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga91f492b2891bb8b7eac5b58de7b220f4">01016</a> <span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span>
<a name="l01018"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga144a49e12b83ad9809fdd2769094fdc0">01018</a> <span class="preprocessor">#define ITM_LSR_Access_Pos                  1                                             </span>
<a name="l01019"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gac8ae69f11c0311da226c0c8ec40b3d37">01019</a> <span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span>
<a name="l01021"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gaf5740689cf14564d3f3fd91299b6c88d">01021</a> <span class="preprocessor">#define ITM_LSR_Present_Pos                 0                                             </span>
<a name="l01022"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gaa5bc2a7f5f1d69ff819531f5508bb017">01022</a> <span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL </span><span class="comment">/*&lt;&lt; ITM_LSR_Present_Pos*/</span>)               
<a name="l01024"></a>01024  <span class="comment">/* end of group CMSIS_ITM */</span>
<a name="l01025"></a>01025 
<a name="l01026"></a>01026 
<a name="l01035"></a>01035 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01036"></a>01036 {
<a name="l01037"></a>01037   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l01038"></a>01038   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CYCCNT;                  
<a name="l01039"></a>01039   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPICNT;                  
<a name="l01040"></a>01040   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXCCNT;                  
<a name="l01041"></a>01041   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SLEEPCNT;                
<a name="l01042"></a>01042   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LSUCNT;                  
<a name="l01043"></a>01043   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FOLDCNT;                 
<a name="l01044"></a>01044   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PCSR;                    
<a name="l01045"></a>01045   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP0;                   
<a name="l01046"></a>01046   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK0;                   
<a name="l01047"></a>01047   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION0;               
<a name="l01048"></a>01048        uint32_t RESERVED0[1];
<a name="l01049"></a>01049   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP1;                   
<a name="l01050"></a>01050   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK1;                   
<a name="l01051"></a>01051   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION1;               
<a name="l01052"></a>01052        uint32_t RESERVED1[1];
<a name="l01053"></a>01053   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP2;                   
<a name="l01054"></a>01054   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK2;                   
<a name="l01055"></a>01055   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION2;               
<a name="l01056"></a>01056        uint32_t RESERVED2[1];
<a name="l01057"></a>01057   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP3;                   
<a name="l01058"></a>01058   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK3;                   
<a name="l01059"></a>01059   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION3;               
<a name="l01060"></a>01060        uint32_t RESERVED3[981];
<a name="l01061"></a><a class="code" href="struct_d_w_t___type.html#a0e69531f29f71c62cccac82417cda0f8">01061</a>   <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_d_w_t___type.html#a0e69531f29f71c62cccac82417cda0f8">LAR</a>;                     
<a name="l01062"></a><a class="code" href="struct_d_w_t___type.html#a28449e73e4c03e372c9ee0bb1211a58a">01062</a>   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_d_w_t___type.html#a28449e73e4c03e372c9ee0bb1211a58a">LSR</a>;                     
<a name="l01063"></a>01063 } <a class="code" href="struct_d_w_t___type.html" title="Structure type to access the Data Watchpoint and Trace Register (DWT).">DWT_Type</a>;
<a name="l01064"></a>01064 
<a name="l01065"></a>01065 <span class="comment">/* DWT Control Register Definitions */</span>
<a name="l01066"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaac44b9b7d5391a7ffef129b7f6c84cd7">01066</a> <span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28                                          </span>
<a name="l01067"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaa3d37d68c2ba73f2026265584c2815e7">01067</a> <span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span>
<a name="l01069"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaa82840323a2628e7f4a2b09b74fa73fd">01069</a> <span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27                                          </span>
<a name="l01070"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga04d8bb0a065ca38e2e5f13a97e1f7073">01070</a> <span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span>
<a name="l01072"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gad997b9026715d5609b5a3b144eca42d0">01072</a> <span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26                                          </span>
<a name="l01073"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gacc7d15edf7a27147c422099ab475953e">01073</a> <span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span>
<a name="l01075"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga337f6167d960f57f12aa382ffecce522">01075</a> <span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25                                          </span>
<a name="l01076"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaf40c8d7a4fd978034c137e90f714c143">01076</a> <span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span>
<a name="l01078"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gad52a0e5be84363ab166cc17beca0d048">01078</a> <span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24                                          </span>
<a name="l01079"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gafd8448d7db4bc51f27f202e6e1f27823">01079</a> <span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span>
<a name="l01081"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga0cb0640aaeb18a626d7823570d5c3cb6">01081</a> <span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22                                          </span>
<a name="l01082"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga40554bd81460e39abf08810f45fac1a2">01082</a> <span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span>
<a name="l01084"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga5602b0707f446ce78d88ff2a3a82bfff">01084</a> <span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21                                          </span>
<a name="l01085"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga717e679d775562ae09185a3776b1582f">01085</a> <span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span>
<a name="l01087"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaea5d1ee72188dc1d57b54c60a9f5233e">01087</a> <span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20                                          </span>
<a name="l01088"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gac47427f455fbc29d4b6f8a479169f2b2">01088</a> <span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span>
<a name="l01090"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga9c6d62d121164013a8e3ee372f17f3e5">01090</a> <span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19                                          </span>
<a name="l01091"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga2f431b3734fb840daf5b361034856da9">01091</a> <span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span>
<a name="l01093"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaf4e73f548ae3e945ef8b1d9ff1281544">01093</a> <span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18                                          </span>
<a name="l01094"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gab7ee0def33423b5859ca4030dff63b58">01094</a> <span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span>
<a name="l01096"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga9fff0b71fb0be1499f5180c6bce1fc8f">01096</a> <span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17                                          </span>
<a name="l01097"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga189089c30aade60b983df17ad2412f6f">01097</a> <span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span>
<a name="l01099"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga05f13b547a9a1e63e003ee0bc6446d0d">01099</a> <span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16                                          </span>
<a name="l01100"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaf4fbb509ab3cbb768f16484c660a24c3">01100</a> <span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span>
<a name="l01102"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga1e14afc7790fcb424fcf619e192554c9">01102</a> <span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12                                          </span>
<a name="l01103"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gafdcf1c86f43fbeaf2780ce797c9ef3d6">01103</a> <span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span>
<a name="l01105"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga678ef08786edcbef964479217efb9284">01105</a> <span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10                                          </span>
<a name="l01106"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaf1e6c3729d56ecadeb6eeff4d225968c">01106</a> <span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span>
<a name="l01108"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaf70b80936c7db60bf84fb6dadb8a3559">01108</a> <span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9                                          </span>
<a name="l01109"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga6c12e2868b8989a69445646698b8c331">01109</a> <span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span>
<a name="l01111"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga2868c0b28eb13be930afb819f55f6f25">01111</a> <span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5                                          </span>
<a name="l01112"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gab8cbbee1e1d94d09f9a1f86379a08ee8">01112</a> <span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span>
<a name="l01114"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga129bc152febfddd67a0c20c6814cba69">01114</a> <span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1                                          </span>
<a name="l01115"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga11d9e1e2a758fdd2657aa68ce61b9c9d">01115</a> <span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span>
<a name="l01117"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaa4509f5f8514a7200be61691f0e01f10">01117</a> <span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0                                          </span>
<a name="l01118"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga4a9d209dc2a81ea6bfa0ea21331769d3">01118</a> <span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DWT_CTRL_CYCCNTENA_Pos*/</span>)       
<a name="l01120"></a>01120 <span class="comment">/* DWT CPI Count Register Definitions */</span>
<a name="l01121"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d">01121</a> <span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0                                          </span>
<a name="l01122"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217">01122</a> <span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_CPICNT_CPICNT_Pos*/</span>)       
<a name="l01124"></a>01124 <span class="comment">/* DWT Exception Overhead Count Register Definitions */</span>
<a name="l01125"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga031c693654030d4cba398b45d2925b1d">01125</a> <span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0                                          </span>
<a name="l01126"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga057fa604a107b58a198bbbadb47e69c9">01126</a> <span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_EXCCNT_EXCCNT_Pos*/</span>)       
<a name="l01128"></a>01128 <span class="comment">/* DWT Sleep Count Register Definitions */</span>
<a name="l01129"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga0371a84a7996dc5852c56afb2676ba1c">01129</a> <span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          </span>
<a name="l01130"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga1e340751d71413fef400a0a1d76cc828">01130</a> <span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos*/</span>)   
<a name="l01132"></a>01132 <span class="comment">/* DWT LSU Count Register Definitions */</span>
<a name="l01133"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gab9394c7911b0b4312a096dad91d53a3d">01133</a> <span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0                                          </span>
<a name="l01134"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga2186d7fc9317e20bad61336ee2925615">01134</a> <span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_LSUCNT_LSUCNT_Pos*/</span>)       
<a name="l01136"></a>01136 <span class="comment">/* DWT Folded-instruction Count Register Definitions */</span>
<a name="l01137"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga7f8af5ac12d178ba31a516f6ed141455">01137</a> <span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0                                          </span>
<a name="l01138"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga9cb73d0342d38b14e41027d3c5c02647">01138</a> <span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos*/</span>)     
<a name="l01140"></a>01140 <span class="comment">/* DWT Comparator Mask Register Definitions */</span>
<a name="l01141"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaf798ae34e2b9280ea64f4d9920cd2e7d">01141</a> <span class="preprocessor">#define DWT_MASK_MASK_Pos                   0                                          </span>
<a name="l01142"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gadd798deb0f1312feab4fb05dcddc229b">01142</a> <span class="preprocessor">#define DWT_MASK_MASK_Msk                  (0x1FUL </span><span class="comment">/*&lt;&lt; DWT_MASK_MASK_Pos*/</span>)           
<a name="l01144"></a>01144 <span class="comment">/* DWT Comparator Function Register Definitions */</span>
<a name="l01145"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga22c5787493f74a6bacf6ffb103a190ba">01145</a> <span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24                                          </span>
<a name="l01146"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gac8b1a655947490280709037808eec8ac">01146</a> <span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span>
<a name="l01148"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga8b75e8ab3ffd5ea2fa762d028dc30e8c">01148</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Pos        16                                          </span>
<a name="l01149"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gafdbf5a8c367befe8661a4f6945c83445">01149</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR1_Pos)      </span>
<a name="l01151"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga9854cd8bf16f7dce0fb196a8029b018e">01151</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Pos        12                                          </span>
<a name="l01152"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gafc5efbe8f9b51e04aecd00c8a4eb50fb">01152</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR0_Pos)      </span>
<a name="l01154"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga0517a186d4d448aa6416440f40fe7a4d">01154</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10                                          </span>
<a name="l01155"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaab42cbc1e6084c44d5de70971613ea76">01155</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span>
<a name="l01157"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga89d7c48858b4d4de96cdadfac91856a1">01157</a> <span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Pos            9                                          </span>
<a name="l01158"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga64bd419260c3337cacf93607d1ad27ac">01158</a> <span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_LNK1ENA_Pos)         </span>
<a name="l01160"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga106f3672cd4be7c7c846e20497ebe5a6">01160</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Pos         8                                          </span>
<a name="l01161"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga32af1f1c0fcd2d8d9afd1ad79cd9970e">01161</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL &lt;&lt; DWT_FUNCTION_DATAVMATCH_Pos)      </span>
<a name="l01163"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga4b65d79ca37ae8010b4a726312413efd">01163</a> <span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Pos           7                                          </span>
<a name="l01164"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga8e2ed09bdd33a8f7f7ce0444f5f3bb25">01164</a> <span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL &lt;&lt; DWT_FUNCTION_CYCMATCH_Pos)        </span>
<a name="l01166"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga41d5b332216baa8d29561260a1b85659">01166</a> <span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Pos          5                                          </span>
<a name="l01167"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gad46dd5aba29f2e28d4d3f50b1d291f41">01167</a> <span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL &lt;&lt; DWT_FUNCTION_EMITRANGE_Pos)       </span>
<a name="l01169"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga5797b556edde2bbaa4d33dcdb1a891bb">01169</a> <span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Pos           0                                          </span>
<a name="l01170"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga3b2cda708755ecf5f921d08b25d774d1">01170</a> <span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_FUNCTION_Pos*/</span>)    
<a name="l01172"></a>01172  <span class="comment">/* end of group CMSIS_DWT */</span>
<a name="l01173"></a>01173 
<a name="l01174"></a>01174 
<a name="l01183"></a>01183 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01184"></a>01184 {
<a name="l01185"></a>01185   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSPSR;                   
<a name="l01186"></a>01186   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSPSR;                   
<a name="l01187"></a>01187        uint32_t RESERVED0[2];
<a name="l01188"></a>01188   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACPR;                    
<a name="l01189"></a>01189        uint32_t RESERVED1[55];
<a name="l01190"></a>01190   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPPR;                    
<a name="l01191"></a>01191        uint32_t RESERVED2[131];
<a name="l01192"></a>01192   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FFSR;                    
<a name="l01193"></a>01193   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FFCR;                    
<a name="l01194"></a>01194   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FSCR;                    
<a name="l01195"></a>01195        uint32_t RESERVED3[759];
<a name="l01196"></a>01196   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TRIGGER;                 
<a name="l01197"></a>01197   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FIFO0;                   
<a name="l01198"></a>01198   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ITATBCTR2;               
<a name="l01199"></a>01199        uint32_t RESERVED4[1];
<a name="l01200"></a>01200   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ITATBCTR0;               
<a name="l01201"></a>01201   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FIFO1;                   
<a name="l01202"></a>01202   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ITCTRL;                  
<a name="l01203"></a>01203        uint32_t RESERVED5[39];
<a name="l01204"></a>01204   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLAIMSET;                
<a name="l01205"></a>01205   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLAIMCLR;                
<a name="l01206"></a>01206        uint32_t RESERVED7[8];
<a name="l01207"></a>01207   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DEVID;                   
<a name="l01208"></a>01208   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DEVTYPE;                 
<a name="l01209"></a>01209 } <a class="code" href="struct_t_p_i___type.html" title="Structure type to access the Trace Port Interface Register (TPI).">TPI_Type</a>;
<a name="l01210"></a>01210 
<a name="l01211"></a>01211 <span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span>
<a name="l01212"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga5a82d274eb2df8b0c92dd4ed63535928">01212</a> <span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0                                          </span>
<a name="l01213"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga4fcacd27208419929921aec8457a8c13">01213</a> <span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL </span><span class="comment">/*&lt;&lt; TPI_ACPR_PRESCALER_Pos*/</span>)    
<a name="l01215"></a>01215 <span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span>
<a name="l01216"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga0f302797b94bb2da24052082ab630858">01216</a> <span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0                                          </span>
<a name="l01217"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaca085c8a954393d70dbd7240bb02cc1f">01217</a> <span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_SPPR_TXMODE_Pos*/</span>)          
<a name="l01219"></a>01219 <span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span>
<a name="l01220"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga9537b8a660cc8803f57cbbee320b2fc8">01220</a> <span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3                                          </span>
<a name="l01221"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaaa313f980974a8cfc7dac68c4d805ab1">01221</a> <span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span>
<a name="l01223"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gad30fde0c058da2ffb2b0a213be7a1b5c">01223</a> <span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2                                          </span>
<a name="l01224"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga0d6bfd263ff2fdec72d6ec9415fb1135">01224</a> <span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span>
<a name="l01226"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaedf31fd453a878021b542b644e2869d2">01226</a> <span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1                                          </span>
<a name="l01227"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga1ab6c3abe1cf6311ee07e7c479ce5f78">01227</a> <span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span>
<a name="l01229"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga542ca74a081588273e6d5275ba5da6bf">01229</a> <span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0                                          </span>
<a name="l01230"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga63dfb09259893958962914fc3a9e3824">01230</a> <span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL </span><span class="comment">/*&lt;&lt; TPI_FFSR_FlInProg_Pos*/</span>)        
<a name="l01232"></a>01232 <span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span>
<a name="l01233"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaa7ea11ba6ea75b541cd82e185c725b5b">01233</a> <span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8                                          </span>
<a name="l01234"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga360b413bc5da61f751546a7133c3e4dd">01234</a> <span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span>
<a name="l01236"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga99e58a0960b275a773b245e2b69b9a64">01236</a> <span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1                                          </span>
<a name="l01237"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga27d1ecf2e0ff496df03457a2a97cb2c9">01237</a> <span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span>
<a name="l01239"></a>01239 <span class="preprocessor"></span><span class="comment">/* TPI TRIGGER Register Definitions */</span>
<a name="l01240"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga5517fa2ced64efbbd413720329c50b99">01240</a> <span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0                                          </span>
<a name="l01241"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga814227af2b2665a0687bb49345e21110">01241</a> <span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; TPI_TRIGGER_TRIGGER_Pos*/</span>)      
<a name="l01243"></a>01243 <span class="comment">/* TPI Integration ETM Data Register Definitions (FIFO0) */</span>
<a name="l01244"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaa7e050e9eb6528241ebc6835783b6bae">01244</a> <span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Pos          29                                          </span>
<a name="l01245"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga94cb2493ed35d2dab7bd4092b88a05bc">01245</a> <span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ITM_ATVALID_Pos)        </span>
<a name="l01247"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gac2b6f7f13a2fa0be4aa7645a47dcac52">01247</a> <span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Pos        27                                          </span>
<a name="l01248"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga07bafa971b8daf0d63b3f92b9ae7fa16">01248</a> <span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ITM_bytecount_Pos)      </span>
<a name="l01250"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d">01250</a> <span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Pos          26                                          </span>
<a name="l01251"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga4f0005dc420b28f2369179a935b9a9d3">01251</a> <span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ETM_ATVALID_Pos)        </span>
<a name="l01253"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga2f738e45386ebf58c4d406f578e7ddaf">01253</a> <span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Pos        24                                          </span>
<a name="l01254"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gad2536b3a935361c68453cd068640af92">01254</a> <span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ETM_bytecount_Pos)      </span>
<a name="l01256"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga5f0037cc80c65e86d9e94e5005077a48">01256</a> <span class="preprocessor">#define TPI_FIFO0_ETM2_Pos                 16                                          </span>
<a name="l01257"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaa82a7b9b99c990fb12eafb3c84b68254">01257</a> <span class="preprocessor">#define TPI_FIFO0_ETM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM2_Pos)              </span>
<a name="l01259"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gac5a2ef4b7f811d1f3d81ec919d794413">01259</a> <span class="preprocessor">#define TPI_FIFO0_ETM1_Pos                  8                                          </span>
<a name="l01260"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaad9c1a6ed34a70905005a0cc14d5f01b">01260</a> <span class="preprocessor">#define TPI_FIFO0_ETM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM1_Pos)              </span>
<a name="l01262"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga48783ce3c695d8c06b1352a526110a87">01262</a> <span class="preprocessor">#define TPI_FIFO0_ETM0_Pos                  0                                          </span>
<a name="l01263"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaf924f7d1662f3f6c1da12052390cb118">01263</a> <span class="preprocessor">#define TPI_FIFO0_ETM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO0_ETM0_Pos*/</span>)          
<a name="l01265"></a>01265 <span class="comment">/* TPI ITATBCTR2 Register Definitions */</span>
<a name="l01266"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga6959f73d7db4a87ae9ad9cfc99844526">01266</a> <span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Pos           0                                          </span>
<a name="l01267"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga1859502749709a2e5ead9a2599d998db">01267</a> <span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY_Pos*/</span>)    
<a name="l01269"></a>01269 <span class="comment">/* TPI Integration ITM Data Register Definitions (FIFO1) */</span>
<a name="l01270"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga08edfc862b2c8c415854cc4ae2067dfb">01270</a> <span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Pos          29                                          </span>
<a name="l01271"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gabc1f6a3b6cac0099d7c01ca949b4dd08">01271</a> <span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ITM_ATVALID_Pos)        </span>
<a name="l01273"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaa22ebf7c86e4f4b2c98cfd0b5981375a">01273</a> <span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Pos        27                                          </span>
<a name="l01274"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gacba2edfc0499828019550141356b0dcb">01274</a> <span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ITM_bytecount_Pos)      </span>
<a name="l01276"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga3177b8d815cf4a707a2d3d3d5499315d">01276</a> <span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Pos          26                                          </span>
<a name="l01277"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga0e8f29a1e9378d1ceb0708035edbb86d">01277</a> <span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ETM_ATVALID_Pos)        </span>
<a name="l01279"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaab31238152b5691af633a7475eaf1f06">01279</a> <span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Pos        24                                          </span>
<a name="l01280"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gab554305459953b80554fdb1908b73291">01280</a> <span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ETM_bytecount_Pos)      </span>
<a name="l01282"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga1828c228f3940005f48fb8dd88ada35b">01282</a> <span class="preprocessor">#define TPI_FIFO1_ITM2_Pos                 16                                          </span>
<a name="l01283"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gae54512f926ebc00f2e056232aa21d335">01283</a> <span class="preprocessor">#define TPI_FIFO1_ITM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM2_Pos)              </span>
<a name="l01285"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaece86ab513bc3d0e0a9dbd82258af49f">01285</a> <span class="preprocessor">#define TPI_FIFO1_ITM1_Pos                  8                                          </span>
<a name="l01286"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga3347f42828920dfe56e3130ad319a9e6">01286</a> <span class="preprocessor">#define TPI_FIFO1_ITM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM1_Pos)              </span>
<a name="l01288"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga2188671488417a52abb075bcd4d73440">01288</a> <span class="preprocessor">#define TPI_FIFO1_ITM0_Pos                  0                                          </span>
<a name="l01289"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga8ae09f544fc1a428797e2a150f14a4c9">01289</a> <span class="preprocessor">#define TPI_FIFO1_ITM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO1_ITM0_Pos*/</span>)          
<a name="l01291"></a>01291 <span class="comment">/* TPI ITATBCTR0 Register Definitions */</span>
<a name="l01292"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gab1eb6866c65f02fa9c83696b49b0f346">01292</a> <span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Pos           0                                          </span>
<a name="l01293"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaee320b3c60f9575aa96a8742c4ff9356">01293</a> <span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY_Pos*/</span>)    
<a name="l01295"></a>01295 <span class="comment">/* TPI Integration Mode Control Register Definitions */</span>
<a name="l01296"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaa847adb71a1bc811d2e3190528f495f0">01296</a> <span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0                                          </span>
<a name="l01297"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gad6f87550b468ad0920d5f405bfd3f017">01297</a> <span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITCTRL_Mode_Pos*/</span>)          
<a name="l01299"></a>01299 <span class="comment">/* TPI DEVID Register Definitions */</span>
<a name="l01300"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga9f46cf1a1708575f56d6b827766277f4">01300</a> <span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11                                          </span>
<a name="l01301"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gacecc8710a8f6a23a7d1d4f5674daf02a">01301</a> <span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span>
<a name="l01303"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga675534579d9e25477bb38970e3ef973c">01303</a> <span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10                                          </span>
<a name="l01304"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga4c3ee4b1a34ad1960a6b2d6e7e0ff942">01304</a> <span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span>
<a name="l01306"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga974cccf4c958b4a45cb71c7b5de39b7b">01306</a> <span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9                                          </span>
<a name="l01307"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga1ca84d62243e475836bba02516ba6b97">01307</a> <span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span>
<a name="l01309"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga3f7da5de2a34be41a092e5eddd22ac4d">01309</a> <span class="preprocessor">#define TPI_DEVID_MinBufSz_Pos              6                                          </span>
<a name="l01310"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga939e068ff3f1a65b35187ab34a342cd8">01310</a> <span class="preprocessor">#define TPI_DEVID_MinBufSz_Msk             (0x7UL &lt;&lt; TPI_DEVID_MinBufSz_Pos)           </span>
<a name="l01312"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gab382b1296b5efd057be606eb8f768df8">01312</a> <span class="preprocessor">#define TPI_DEVID_AsynClkIn_Pos             5                                          </span>
<a name="l01313"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gab67830557d2d10be882284275025a2d3">01313</a> <span class="preprocessor">#define TPI_DEVID_AsynClkIn_Msk            (0x1UL &lt;&lt; TPI_DEVID_AsynClkIn_Pos)          </span>
<a name="l01315"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga80ecae7fec479e80e583f545996868ed">01315</a> <span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0                                          </span>
<a name="l01316"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gabed454418d2140043cd65ec899abd97f">01316</a> <span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; TPI_DEVID_NrTraceInput_Pos*/</span>)  
<a name="l01318"></a>01318 <span class="comment">/* TPI DEVTYPE Register Definitions */</span>
<a name="l01319"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga69c4892d332755a9f64c1680497cebdd">01319</a> <span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           4                                          </span>
<a name="l01320"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaecbceed6d08ec586403b37ad47b38c88">01320</a> <span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)        </span>
<a name="l01322"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga0c799ff892af5eb3162d152abc00af7a">01322</a> <span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             0                                          </span>
<a name="l01323"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga5b2fd7dddaf5f64855d9c0696acd65c1">01323</a> <span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL </span><span class="comment">/*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/</span>)      
<a name="l01325"></a>01325  <span class="comment">/* end of group CMSIS_TPI */</span>
<a name="l01326"></a>01326 
<a name="l01327"></a>01327 
<a name="l01328"></a>01328 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l01329"></a>01329 <span class="preprocessor"></span>
<a name="l01337"></a>01337 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01338"></a>01338 {
<a name="l01339"></a>01339   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TYPE;                    
<a name="l01340"></a>01340   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l01341"></a>01341   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RNR;                     
<a name="l01342"></a>01342   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR;                    
<a name="l01343"></a>01343   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR;                    
<a name="l01344"></a>01344   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A1;                 
<a name="l01345"></a>01345   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A1;                 
<a name="l01346"></a>01346   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A2;                 
<a name="l01347"></a>01347   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A2;                 
<a name="l01348"></a>01348   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A3;                 
<a name="l01349"></a>01349   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A3;                 
<a name="l01350"></a>01350 } MPU_Type;
<a name="l01351"></a>01351 
<a name="l01352"></a>01352 <span class="comment">/* MPU Type Register */</span>
<a name="l01353"></a>01353 <span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16                                             </span>
<a name="l01354"></a>01354 <span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span>
<a name="l01356"></a>01356 <span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8                                             </span>
<a name="l01357"></a>01357 <span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span>
<a name="l01359"></a>01359 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0                                             </span>
<a name="l01360"></a>01360 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span>)             
<a name="l01362"></a>01362 <span class="comment">/* MPU Control Register */</span>
<a name="l01363"></a>01363 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2                                             </span>
<a name="l01364"></a>01364 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span>
<a name="l01366"></a>01366 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1                                             </span>
<a name="l01367"></a>01367 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span>
<a name="l01369"></a>01369 <span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0                                             </span>
<a name="l01370"></a>01370 <span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span>)               
<a name="l01372"></a>01372 <span class="comment">/* MPU Region Number Register */</span>
<a name="l01373"></a>01373 <span class="preprocessor">#define MPU_RNR_REGION_Pos                  0                                             </span>
<a name="l01374"></a>01374 <span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span>)             
<a name="l01376"></a>01376 <span class="comment">/* MPU Region Base Address Register */</span>
<a name="l01377"></a>01377 <span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5                                             </span>
<a name="l01378"></a>01378 <span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span>
<a name="l01380"></a>01380 <span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4                                             </span>
<a name="l01381"></a>01381 <span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span>
<a name="l01383"></a>01383 <span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0                                             </span>
<a name="l01384"></a>01384 <span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL </span><span class="comment">/*&lt;&lt; MPU_RBAR_REGION_Pos*/</span>)             
<a name="l01386"></a>01386 <span class="comment">/* MPU Region Attribute and Size Register */</span>
<a name="l01387"></a>01387 <span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16                                             </span>
<a name="l01388"></a>01388 <span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span>
<a name="l01390"></a>01390 <span class="preprocessor">#define MPU_RASR_XN_Pos                    28                                             </span>
<a name="l01391"></a>01391 <span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span>
<a name="l01393"></a>01393 <span class="preprocessor">#define MPU_RASR_AP_Pos                    24                                             </span>
<a name="l01394"></a>01394 <span class="preprocessor">#define MPU_RASR_AP_Msk                    (0x7UL &lt;&lt; MPU_RASR_AP_Pos)                     </span>
<a name="l01396"></a>01396 <span class="preprocessor">#define MPU_RASR_TEX_Pos                   19                                             </span>
<a name="l01397"></a>01397 <span class="preprocessor">#define MPU_RASR_TEX_Msk                   (0x7UL &lt;&lt; MPU_RASR_TEX_Pos)                    </span>
<a name="l01399"></a>01399 <span class="preprocessor">#define MPU_RASR_S_Pos                     18                                             </span>
<a name="l01400"></a>01400 <span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span>
<a name="l01402"></a>01402 <span class="preprocessor">#define MPU_RASR_C_Pos                     17                                             </span>
<a name="l01403"></a>01403 <span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span>
<a name="l01405"></a>01405 <span class="preprocessor">#define MPU_RASR_B_Pos                     16                                             </span>
<a name="l01406"></a>01406 <span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span>
<a name="l01408"></a>01408 <span class="preprocessor">#define MPU_RASR_SRD_Pos                    8                                             </span>
<a name="l01409"></a>01409 <span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span>
<a name="l01411"></a>01411 <span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1                                             </span>
<a name="l01412"></a>01412 <span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span>
<a name="l01414"></a>01414 <span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0                                             </span>
<a name="l01415"></a>01415 <span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_RASR_ENABLE_Pos*/</span>)               
<a name="l01417"></a>01417 
<a name="l01418"></a>01418 #endif
<a name="l01419"></a>01419 
<a name="l01420"></a>01420 
<a name="l01421"></a>01421 <span class="preprocessor">#if (__FPU_PRESENT == 1)</span>
<a name="l01422"></a>01422 <span class="preprocessor"></span>
<a name="l01430"></a>01430 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01431"></a>01431 {
<a name="l01432"></a>01432        uint32_t RESERVED0[1];
<a name="l01433"></a>01433   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPCCR;                   
<a name="l01434"></a>01434   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPCAR;                   
<a name="l01435"></a>01435   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPDSCR;                  
<a name="l01436"></a>01436   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MVFR0;                   
<a name="l01437"></a>01437   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MVFR1;                   
<a name="l01438"></a>01438   <a class="code" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MVFR2;                   
<a name="l01439"></a>01439 } FPU_Type;
<a name="l01440"></a>01440 
<a name="l01441"></a>01441 <span class="comment">/* Floating-Point Context Control Register */</span>
<a name="l01442"></a>01442 <span class="preprocessor">#define FPU_FPCCR_ASPEN_Pos                31                                             </span>
<a name="l01443"></a>01443 <span class="preprocessor">#define FPU_FPCCR_ASPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_ASPEN_Pos)                   </span>
<a name="l01445"></a>01445 <span class="preprocessor">#define FPU_FPCCR_LSPEN_Pos                30                                             </span>
<a name="l01446"></a>01446 <span class="preprocessor">#define FPU_FPCCR_LSPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_LSPEN_Pos)                   </span>
<a name="l01448"></a>01448 <span class="preprocessor">#define FPU_FPCCR_MONRDY_Pos                8                                             </span>
<a name="l01449"></a>01449 <span class="preprocessor">#define FPU_FPCCR_MONRDY_Msk               (1UL &lt;&lt; FPU_FPCCR_MONRDY_Pos)                  </span>
<a name="l01451"></a>01451 <span class="preprocessor">#define FPU_FPCCR_BFRDY_Pos                 6                                             </span>
<a name="l01452"></a>01452 <span class="preprocessor">#define FPU_FPCCR_BFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_BFRDY_Pos)                   </span>
<a name="l01454"></a>01454 <span class="preprocessor">#define FPU_FPCCR_MMRDY_Pos                 5                                             </span>
<a name="l01455"></a>01455 <span class="preprocessor">#define FPU_FPCCR_MMRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_MMRDY_Pos)                   </span>
<a name="l01457"></a>01457 <span class="preprocessor">#define FPU_FPCCR_HFRDY_Pos                 4                                             </span>
<a name="l01458"></a>01458 <span class="preprocessor">#define FPU_FPCCR_HFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_HFRDY_Pos)                   </span>
<a name="l01460"></a>01460 <span class="preprocessor">#define FPU_FPCCR_THREAD_Pos                3                                             </span>
<a name="l01461"></a>01461 <span class="preprocessor">#define FPU_FPCCR_THREAD_Msk               (1UL &lt;&lt; FPU_FPCCR_THREAD_Pos)                  </span>
<a name="l01463"></a>01463 <span class="preprocessor">#define FPU_FPCCR_USER_Pos                  1                                             </span>
<a name="l01464"></a>01464 <span class="preprocessor">#define FPU_FPCCR_USER_Msk                 (1UL &lt;&lt; FPU_FPCCR_USER_Pos)                    </span>
<a name="l01466"></a>01466 <span class="preprocessor">#define FPU_FPCCR_LSPACT_Pos                0                                             </span>
<a name="l01467"></a>01467 <span class="preprocessor">#define FPU_FPCCR_LSPACT_Msk               (1UL </span><span class="comment">/*&lt;&lt; FPU_FPCCR_LSPACT_Pos*/</span>)              
<a name="l01469"></a>01469 <span class="comment">/* Floating-Point Context Address Register */</span>
<a name="l01470"></a>01470 <span class="preprocessor">#define FPU_FPCAR_ADDRESS_Pos               3                                             </span>
<a name="l01471"></a>01471 <span class="preprocessor">#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL &lt;&lt; FPU_FPCAR_ADDRESS_Pos)        </span>
<a name="l01473"></a>01473 <span class="preprocessor"></span><span class="comment">/* Floating-Point Default Status Control Register */</span>
<a name="l01474"></a>01474 <span class="preprocessor">#define FPU_FPDSCR_AHP_Pos                 26                                             </span>
<a name="l01475"></a>01475 <span class="preprocessor">#define FPU_FPDSCR_AHP_Msk                 (1UL &lt;&lt; FPU_FPDSCR_AHP_Pos)                    </span>
<a name="l01477"></a>01477 <span class="preprocessor">#define FPU_FPDSCR_DN_Pos                  25                                             </span>
<a name="l01478"></a>01478 <span class="preprocessor">#define FPU_FPDSCR_DN_Msk                  (1UL &lt;&lt; FPU_FPDSCR_DN_Pos)                     </span>
<a name="l01480"></a>01480 <span class="preprocessor">#define FPU_FPDSCR_FZ_Pos                  24                                             </span>
<a name="l01481"></a>01481 <span class="preprocessor">#define FPU_FPDSCR_FZ_Msk                  (1UL &lt;&lt; FPU_FPDSCR_FZ_Pos)                     </span>
<a name="l01483"></a>01483 <span class="preprocessor">#define FPU_FPDSCR_RMode_Pos               22                                             </span>
<a name="l01484"></a>01484 <span class="preprocessor">#define FPU_FPDSCR_RMode_Msk               (3UL &lt;&lt; FPU_FPDSCR_RMode_Pos)                  </span>
<a name="l01486"></a>01486 <span class="preprocessor"></span><span class="comment">/* Media and FP Feature Register 0 */</span>
<a name="l01487"></a>01487 <span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Pos    28                                             </span>
<a name="l01488"></a>01488 <span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_rounding_modes_Pos)     </span>
<a name="l01490"></a>01490 <span class="preprocessor">#define FPU_MVFR0_Short_vectors_Pos        24                                             </span>
<a name="l01491"></a>01491 <span class="preprocessor">#define FPU_MVFR0_Short_vectors_Msk        (0xFUL &lt;&lt; FPU_MVFR0_Short_vectors_Pos)         </span>
<a name="l01493"></a>01493 <span class="preprocessor">#define FPU_MVFR0_Square_root_Pos          20                                             </span>
<a name="l01494"></a>01494 <span class="preprocessor">#define FPU_MVFR0_Square_root_Msk          (0xFUL &lt;&lt; FPU_MVFR0_Square_root_Pos)           </span>
<a name="l01496"></a>01496 <span class="preprocessor">#define FPU_MVFR0_Divide_Pos               16                                             </span>
<a name="l01497"></a>01497 <span class="preprocessor">#define FPU_MVFR0_Divide_Msk               (0xFUL &lt;&lt; FPU_MVFR0_Divide_Pos)                </span>
<a name="l01499"></a>01499 <span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Pos    12                                             </span>
<a name="l01500"></a>01500 <span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_excep_trapping_Pos)     </span>
<a name="l01502"></a>01502 <span class="preprocessor">#define FPU_MVFR0_Double_precision_Pos      8                                             </span>
<a name="l01503"></a>01503 <span class="preprocessor">#define FPU_MVFR0_Double_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Double_precision_Pos)      </span>
<a name="l01505"></a>01505 <span class="preprocessor">#define FPU_MVFR0_Single_precision_Pos      4                                             </span>
<a name="l01506"></a>01506 <span class="preprocessor">#define FPU_MVFR0_Single_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Single_precision_Pos)      </span>
<a name="l01508"></a>01508 <span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Pos      0                                             </span>
<a name="l01509"></a>01509 <span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR0_A_SIMD_registers_Pos*/</span>)  
<a name="l01511"></a>01511 <span class="comment">/* Media and FP Feature Register 1 */</span>
<a name="l01512"></a>01512 <span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Pos         28                                             </span>
<a name="l01513"></a>01513 <span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL &lt;&lt; FPU_MVFR1_FP_fused_MAC_Pos)          </span>
<a name="l01515"></a>01515 <span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Pos              24                                             </span>
<a name="l01516"></a>01516 <span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL &lt;&lt; FPU_MVFR1_FP_HPFP_Pos)               </span>
<a name="l01518"></a>01518 <span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Pos            4                                             </span>
<a name="l01519"></a>01519 <span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL &lt;&lt; FPU_MVFR1_D_NaN_mode_Pos)            </span>
<a name="l01521"></a>01521 <span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Pos              0                                             </span>
<a name="l01522"></a>01522 <span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR1_FtZ_mode_Pos*/</span>)          
<a name="l01524"></a>01524 <span class="comment">/* Media and FP Feature Register 2 */</span>
<a name="l01525"></a>01525 
<a name="l01527"></a>01527 <span class="preprocessor">#endif</span>
<a name="l01528"></a>01528 <span class="preprocessor"></span>
<a name="l01529"></a>01529 
<a name="l01538"></a>01538 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01539"></a>01539 {
<a name="l01540"></a>01540   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHCSR;                   
<a name="l01541"></a>01541   <a class="code" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t DCRSR;                   
<a name="l01542"></a>01542   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCRDR;                   
<a name="l01543"></a>01543   <a class="code" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DEMCR;                   
<a name="l01544"></a>01544 } <a class="code" href="struct_core_debug___type.html" title="Structure type to access the Core Debug Register (CoreDebug).">CoreDebug_Type</a>;
<a name="l01545"></a>01545 
<a name="l01546"></a>01546 <span class="comment">/* Debug Halting Control and Status Register */</span>
<a name="l01547"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac91280edd0ce932665cf75a23d11d842">01547</a> <span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16                                             </span>
<a name="l01548"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga1ce997cee15edaafe4aed77751816ffc">01548</a> <span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span>
<a name="l01550"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga6f934c5427ea057394268e541fa97753">01550</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             </span>
<a name="l01551"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac474394bcceb31a8e09566c90b3f8922">01551</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span>
<a name="l01553"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga2328118f8b3574c871a53605eb17e730">01553</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             </span>
<a name="l01554"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6">01554</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span>
<a name="l01556"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga2900dd56a988a4ed27ad664d5642807e">01556</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             </span>
<a name="l01557"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga7b67e4506d7f464ef5dafd6219739756">01557</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span>
<a name="l01559"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga349ccea33accc705595624c2d334fbcb">01559</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             </span>
<a name="l01560"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga98d51538e645c2c1a422279cd85a0a25">01560</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span>
<a name="l01562"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga760a9a0d7f39951dc3f07d01f1f64772">01562</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17                                             </span>
<a name="l01563"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga9f881ade3151a73bc5b02b73fe6473ca">01563</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span>
<a name="l01565"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga20a71871ca8768019c51168c70c3f41d">01565</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             </span>
<a name="l01566"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac4cd6f3178de48f473d8903e8c847c07">01566</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span>
<a name="l01568"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga85747214e2656df6b05ec72e4d22bd6d">01568</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             </span>
<a name="l01569"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga53aa99b2e39a67622f3b9973e079c2b4">01569</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span>
<a name="l01571"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga0d2907400eb948a4ea3886ca083ec8e3">01571</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             </span>
<a name="l01572"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31">01572</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span>
<a name="l01574"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gae1fc39e80de54c0339cbb1b298a9f0f9">01574</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2                                             </span>
<a name="l01575"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gae6bda72fbd32cc5734ff3542170dc00d">01575</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span>
<a name="l01577"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gaddf1d43f8857e4efc3dc4e6b15509692">01577</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1                                             </span>
<a name="l01578"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f">01578</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span>
<a name="l01580"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gab557abb5b172b74d2cf44efb9d824e4e">01580</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             </span>
<a name="l01581"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gab815c741a4fc2a61988cd2fb7594210b">01581</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/</span>)     
<a name="l01583"></a>01583 <span class="comment">/* Debug Core Register Selector Register */</span>
<a name="l01584"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a">01584</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16                                             </span>
<a name="l01585"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5">01585</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span>
<a name="l01587"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga52182c8a9f63a52470244c0bc2064f7b">01587</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0                                             </span>
<a name="l01588"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga17cafbd72b55030219ce5609baa7c01d">01588</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/</span>)     
<a name="l01590"></a>01590 <span class="comment">/* Debug Exception and Monitor Control Register */</span>
<a name="l01591"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga6ff2102b98f86540224819a1b767ba39">01591</a> <span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24                                             </span>
<a name="l01592"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga5e99652c1df93b441257389f49407834">01592</a> <span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span>
<a name="l01594"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga341020a3b7450416d72544eaf8e57a64">01594</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19                                             </span>
<a name="l01595"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gae6384cbe8045051186d13ef9cdeace95">01595</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span>
<a name="l01597"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga9ae10710684e14a1a534e785ef390e1b">01597</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18                                             </span>
<a name="l01598"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga2ded814556de96fc369de7ae9a7ceb98">01598</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span>
<a name="l01600"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga1e2f706a59e0d8131279af1c7e152f8d">01600</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17                                             </span>
<a name="l01601"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga68ec55930269fab78e733dcfa32392f8">01601</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span>
<a name="l01603"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga802829678f6871863ae9ecf60a10425c">01603</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16                                             </span>
<a name="l01604"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac2b46b9b65bf8d23027f255fc9641977">01604</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span>
<a name="l01606"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gaed9f42053031a9a30cd8054623304c0a">01606</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             </span>
<a name="l01607"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga803fc98c5bb85f10f0347b23794847d1">01607</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span>
<a name="l01609"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga22079a6e436f23b90308be97e19cf07e">01609</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             </span>
<a name="l01610"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gad6815d8e3df302d2f0ff2c2c734ed29a">01610</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span>
<a name="l01612"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gab8e3d8f0f9590a51bbf10f6da3ad6933">01612</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             </span>
<a name="l01613"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b">01613</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span>
<a name="l01615"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac">01615</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             </span>
<a name="l01616"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gaa38b947d77672c48bba1280c0a642e19">01616</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span>
<a name="l01618"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga10fc7c53bca904c128bc8e1a03072d50">01618</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             </span>
<a name="l01619"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga2f98b461d19746ab2febfddebb73da6f">01619</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span>
<a name="l01621"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac9d13eb2add61f610d5ced1f7ad2adf8">01621</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             </span>
<a name="l01622"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga03ee58b1b02fdbf21612809034562f1c">01622</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span>
<a name="l01624"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga444454f7c7748e76cd76c3809c887c41">01624</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             </span>
<a name="l01625"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gad420a9b60620584faaca6289e83d3a87">01625</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span>
<a name="l01627"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga9fcf09666f7063a7303117aa32a85d5a">01627</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             </span>
<a name="l01628"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga906476e53c1e1487c30f3a1181df9e30">01628</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/</span>)  
<a name="l01630"></a>01630 
<a name="l01639"></a>01639 <span class="comment">/* Memory mapping of Cortex-M4 Hardware */</span>
<a name="l01640"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770">01640</a> <span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span>
<a name="l01641"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gadd76251e412a195ec0a8f47227a8359e">01641</a> <span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span>
<a name="l01642"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gafdab534f961bf8935eb456cb7700dcd2">01642</a> <span class="preprocessor">#define DWT_BASE            (0xE0001000UL)                            </span>
<a name="l01643"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga2b1eeff850a7e418844ca847145a1a68">01643</a> <span class="preprocessor">#define TPI_BASE            (0xE0040000UL)                            </span>
<a name="l01644"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga680604dbcda9e9b31a1639fcffe5230b">01644</a> <span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span>
<a name="l01645"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga58effaac0b93006b756d33209e814646">01645</a> <span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span>
<a name="l01646"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gaa0288691785a5f868238e0468b39523d">01646</a> <span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span>
<a name="l01647"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">01647</a> <span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span>
<a name="l01649"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga9fe0cd2eef83a8adad94490d9ecca63f">01649</a> <span class="preprocessor">#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   </span>
<a name="l01650"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">01650</a> <span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span>
<a name="l01651"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">01651</a> <span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span>
<a name="l01652"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">01652</a> <span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span>
<a name="l01653"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">01653</a> <span class="preprocessor">#define ITM                 ((ITM_Type       *)     ITM_BASE      )   </span>
<a name="l01654"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gabbe5a060185e1d5afa3f85b14e10a6ce">01654</a> <span class="preprocessor">#define DWT                 ((DWT_Type       *)     DWT_BASE      )   </span>
<a name="l01655"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga8b4dd00016aed25a0ea54e9a9acd1239">01655</a> <span class="preprocessor">#define TPI                 ((TPI_Type       *)     TPI_BASE      )   </span>
<a name="l01656"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gab6e30a2b802d9021619dbb0be7f5d63d">01656</a> <span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span>
<a name="l01658"></a>01658 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l01659"></a>01659 <span class="preprocessor"></span><span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span>
<a name="l01660"></a>01660 <span class="preprocessor">  #define MPU               ((MPU_Type       *)     MPU_BASE      )   </span>
<a name="l01661"></a>01661 <span class="preprocessor">#endif</span>
<a name="l01662"></a>01662 <span class="preprocessor"></span>
<a name="l01663"></a>01663 <span class="preprocessor">#if (__FPU_PRESENT == 1)</span>
<a name="l01664"></a>01664 <span class="preprocessor"></span><span class="preprocessor">  #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    </span>
<a name="l01665"></a>01665 <span class="preprocessor">  #define FPU               ((FPU_Type       *)     FPU_BASE      )   </span>
<a name="l01666"></a>01666 <span class="preprocessor">#endif</span>
<a name="l01667"></a>01667 <span class="preprocessor"></span>
<a name="l01672"></a>01672 <span class="comment">/*******************************************************************************</span>
<a name="l01673"></a>01673 <span class="comment"> *                Hardware Abstraction Layer</span>
<a name="l01674"></a>01674 <span class="comment">  Core Function Interface contains:</span>
<a name="l01675"></a>01675 <span class="comment">  - Core NVIC Functions</span>
<a name="l01676"></a>01676 <span class="comment">  - Core SysTick Functions</span>
<a name="l01677"></a>01677 <span class="comment">  - Core Debug Functions</span>
<a name="l01678"></a>01678 <span class="comment">  - Core Register Access Functions</span>
<a name="l01679"></a>01679 <span class="comment"> ******************************************************************************/</span>
<a name="l01685"></a>01685 <span class="comment">/* ##########################   NVIC functions  #################################### */</span>
<a name="l01702"></a>01702 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga77cfbb35a9d8027e392034321bed6904" title="Set Priority Grouping.">NVIC_SetPriorityGrouping</a>(uint32_t PriorityGroup)
<a name="l01703"></a>01703 {
<a name="l01704"></a>01704   uint32_t reg_value;
<a name="l01705"></a>01705   uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01706"></a>01706 
<a name="l01707"></a>01707   reg_value  =  <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span>
<a name="l01708"></a>01708   reg_value &amp;= ~((uint32_t)(<a class="code" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>));             <span class="comment">/* clear bits to change               */</span>
<a name="l01709"></a>01709   reg_value  =  (reg_value                                   |
<a name="l01710"></a>01710                 ((uint32_t)0x5FAUL &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |
<a name="l01711"></a>01711                 (PriorityGroupTmp &lt;&lt; 8)                       );              <span class="comment">/* Insert write key and priorty group */</span>
<a name="l01712"></a>01712   <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;
<a name="l01713"></a>01713 }
<a name="l01714"></a>01714 
<a name="l01715"></a>01715 
<a name="l01722"></a>01722 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga394f7ce2ca826c0da26284d17ac6524d" title="Get Priority Grouping.">NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)
<a name="l01723"></a>01723 {
<a name="l01724"></a>01724   <span class="keywordflow">return</span> ((uint32_t)((<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));
<a name="l01725"></a>01725 }
<a name="l01726"></a>01726 
<a name="l01727"></a>01727 
<a name="l01734"></a>01734 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3349f2e3580d7ce22d6530b7294e5921" title="Enable External Interrupt.">NVIC_EnableIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l01735"></a>01735 {
<a name="l01736"></a>01736   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)(int32_t)<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l01737"></a>01737 }
<a name="l01738"></a>01738 
<a name="l01739"></a>01739 
<a name="l01746"></a>01746 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga260fba04ac8346855c57f091d4ee1e71" title="Disable External Interrupt.">NVIC_DisableIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01747"></a>01747 {
<a name="l01748"></a>01748   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((uint32_t)(int32_t)<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l01749"></a>01749 }
<a name="l01750"></a>01750 
<a name="l01751"></a>01751 
<a name="l01762"></a>01762 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafec8042db64c0f8ed432b6c8386a05d8" title="Get Pending Interrupt.">NVIC_GetPendingIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01763"></a>01763 {
<a name="l01764"></a>01764   <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));
<a name="l01765"></a>01765 }
<a name="l01766"></a>01766 
<a name="l01767"></a>01767 
<a name="l01774"></a>01774 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3ecf446519da33e1690deffbf5be505f" title="Set Pending Interrupt.">NVIC_SetPendingIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01775"></a>01775 {
<a name="l01776"></a>01776   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)(int32_t)<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l01777"></a>01777 }
<a name="l01778"></a>01778 
<a name="l01779"></a>01779 
<a name="l01786"></a>01786 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga332e10ef9605dc6eb10b9e14511930f8" title="Clear Pending Interrupt.">NVIC_ClearPendingIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01787"></a>01787 {
<a name="l01788"></a>01788   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((uint32_t)(int32_t)<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l01789"></a>01789 }
<a name="l01790"></a>01790 
<a name="l01791"></a>01791 
<a name="l01801"></a>01801 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga47a0f52794068d076c9147aa3cb8d8a6" title="Get Active Interrupt.">NVIC_GetActive</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01802"></a>01802 {
<a name="l01803"></a>01803   <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));
<a name="l01804"></a>01804 }
<a name="l01805"></a>01805 
<a name="l01806"></a>01806 
<a name="l01816"></a>01816 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9" title="Set Interrupt Priority.">NVIC_SetPriority</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn, uint32_t priority)
<a name="l01817"></a>01817 {
<a name="l01818"></a>01818   <span class="keywordflow">if</span>((int32_t)IRQn &lt; 0) {
<a name="l01819"></a>01819     <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((uint32_t)(int32_t)<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);
<a name="l01820"></a>01820   }
<a name="l01821"></a>01821   <span class="keywordflow">else</span> {
<a name="l01822"></a>01822     <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[((uint32_t)(int32_t)<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)]                = (uint8_t)((priority &lt;&lt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);
<a name="l01823"></a>01823   }
<a name="l01824"></a>01824 }
<a name="l01825"></a>01825 
<a name="l01826"></a>01826 
<a name="l01838"></a>01838 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4" title="Get Interrupt Priority.">NVIC_GetPriority</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01839"></a>01839 {
<a name="l01840"></a>01840 
<a name="l01841"></a>01841   <span class="keywordflow">if</span>((int32_t)IRQn &lt; 0) {
<a name="l01842"></a>01842     <span class="keywordflow">return</span>(((uint32_t)<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((uint32_t)(int32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));
<a name="l01843"></a>01843   }
<a name="l01844"></a>01844   <span class="keywordflow">else</span> {
<a name="l01845"></a>01845     <span class="keywordflow">return</span>(((uint32_t)<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[((uint32_t)(int32_t)IRQn)]               &gt;&gt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));
<a name="l01846"></a>01846   }
<a name="l01847"></a>01847 }
<a name="l01848"></a>01848 
<a name="l01849"></a>01849 
<a name="l01862"></a>01862 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac" title="Encode Priority.">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
<a name="l01863"></a>01863 {
<a name="l01864"></a>01864   uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01865"></a>01865   uint32_t PreemptPriorityBits;
<a name="l01866"></a>01866   uint32_t SubPriorityBits;
<a name="l01867"></a>01867 
<a name="l01868"></a>01868   PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);
<a name="l01869"></a>01869   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));
<a name="l01870"></a>01870 
<a name="l01871"></a>01871   <span class="keywordflow">return</span> (
<a name="l01872"></a>01872            ((PreemptPriority &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL)) &lt;&lt; SubPriorityBits) |
<a name="l01873"></a>01873            ((SubPriority     &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL)))
<a name="l01874"></a>01874          );
<a name="l01875"></a>01875 }
<a name="l01876"></a>01876 
<a name="l01877"></a>01877 
<a name="l01890"></a>01890 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga4f23ef94633f75d3c97670a53949003c" title="Decode Priority.">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
<a name="l01891"></a>01891 {
<a name="l01892"></a>01892   uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01893"></a>01893   uint32_t PreemptPriorityBits;
<a name="l01894"></a>01894   uint32_t SubPriorityBits;
<a name="l01895"></a>01895 
<a name="l01896"></a>01896   PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);
<a name="l01897"></a>01897   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));
<a name="l01898"></a>01898 
<a name="l01899"></a>01899   *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL);
<a name="l01900"></a>01900   *pSubPriority     = (Priority                   ) &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL);
<a name="l01901"></a>01901 }
<a name="l01902"></a>01902 
<a name="l01903"></a>01903 
<a name="l01908"></a>01908 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1143dec48d60a3d6f238c4798a87759c" title="System Reset.">NVIC_SystemReset</a>(<span class="keywordtype">void</span>)
<a name="l01909"></a>01909 {
<a name="l01910"></a>01910   __DSB();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span>
<a name="l01911"></a>01911 <span class="comment">                                                                       buffered write are completed before reset */</span>
<a name="l01912"></a>01912   <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = (uint32_t)((0x5FAUL &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)    |
<a name="l01913"></a>01913                            (<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |
<a name="l01914"></a>01914                             <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>    );         <span class="comment">/* Keep priority group unchanged */</span>
<a name="l01915"></a>01915   __DSB();                                                          <span class="comment">/* Ensure completion of memory access */</span>
<a name="l01916"></a>01916   <span class="keywordflow">while</span>(1) { __NOP(); }                                             <span class="comment">/* wait until reset */</span>
<a name="l01917"></a>01917 }
<a name="l01918"></a>01918 
<a name="l01922"></a>01922 <span class="comment">/* ##########################  FPU functions  #################################### */</span>
<a name="l01937"></a><a class="code" href="group___c_m_s_i_s___core___fpu_functions.html#ga8f25126866314b5620223db80a581c09">01937</a> __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___fpu_functions.html#ga8f25126866314b5620223db80a581c09" title="get FPU type">SCB_GetFPUType</a>(<span class="keywordtype">void</span>)
<a name="l01938"></a>01938 {
<a name="l01939"></a>01939   uint32_t mvfr0;
<a name="l01940"></a>01940 
<a name="l01941"></a>01941   mvfr0 = <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;MVFR0;
<a name="l01942"></a>01942   <span class="keywordflow">if</span>        ((mvfr0 &amp; 0x00000FF0UL) == 0x220UL) {
<a name="l01943"></a>01943     <span class="keywordflow">return</span> 2UL;           <span class="comment">// Double + Single precision FPU</span>
<a name="l01944"></a>01944   } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((mvfr0 &amp; 0x00000FF0UL) == 0x020UL) {
<a name="l01945"></a>01945     <span class="keywordflow">return</span> 1UL;           <span class="comment">// Single precision FPU</span>
<a name="l01946"></a>01946   } <span class="keywordflow">else</span> {
<a name="l01947"></a>01947     <span class="keywordflow">return</span> 0UL;           <span class="comment">// No FPU</span>
<a name="l01948"></a>01948   }
<a name="l01949"></a>01949 }
<a name="l01950"></a>01950 
<a name="l01951"></a>01951 
<a name="l01956"></a>01956 <span class="comment">/* ##########################  Cache functions  #################################### */</span>
<a name="l01963"></a>01963 <span class="comment">/* Cache Size ID Register Macros */</span>
<a name="l01964"></a>01964 <span class="preprocessor">#define CCSIDR_WAYS(x)         (((x) &amp; SCB_CCSIDR_ASSOCIATIVITY_Msk) &gt;&gt; SCB_CCSIDR_ASSOCIATIVITY_Pos)</span>
<a name="l01965"></a>01965 <span class="preprocessor"></span><span class="preprocessor">#define CCSIDR_SETS(x)         (((x) &amp; SCB_CCSIDR_NUMSETS_Msk      ) &gt;&gt; SCB_CCSIDR_NUMSETS_Pos      )</span>
<a name="l01966"></a>01966 <span class="preprocessor"></span><span class="preprocessor">#define CCSIDR_LSSHIFT(x)      (((x) &amp; SCB_CCSIDR_LINESIZE_Msk     ) </span><span class="comment">/*&gt;&gt; SCB_CCSIDR_LINESIZE_Pos*/</span> )
<a name="l01967"></a>01967 
<a name="l01968"></a>01968 
<a name="l01973"></a><a class="code" href="group___c_m_s_i_s___core___cache_functions.html#gaf9e7c6c8e16ada1f95e5bf5a03505b68">01973</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___cache_functions.html#gaf9e7c6c8e16ada1f95e5bf5a03505b68" title="Enable I-Cache.">SCB_EnableICache</a> (<span class="keywordtype">void</span>)
<a name="l01974"></a>01974 {
<a name="l01975"></a>01975 <span class="preprocessor">  #if (__ICACHE_PRESENT == 1)</span>
<a name="l01976"></a>01976 <span class="preprocessor"></span>    __DSB();
<a name="l01977"></a>01977     __ISB();
<a name="l01978"></a>01978     <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;                     <span class="comment">// invalidate I-Cache</span>
<a name="l01979"></a>01979     <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR |=  (uint32_t)<a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a>;  <span class="comment">// enable I-Cache</span>
<a name="l01980"></a>01980     __DSB();
<a name="l01981"></a>01981     __ISB();
<a name="l01982"></a>01982 <span class="preprocessor">  #endif</span>
<a name="l01983"></a>01983 <span class="preprocessor"></span>}
<a name="l01984"></a>01984 
<a name="l01985"></a>01985 
<a name="l01990"></a><a class="code" href="group___c_m_s_i_s___core___cache_functions.html#gaba757390852f95b3ac2d8638c717d8d8">01990</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___cache_functions.html#gaba757390852f95b3ac2d8638c717d8d8" title="Disable I-Cache.">SCB_DisableICache</a> (<span class="keywordtype">void</span>)
<a name="l01991"></a>01991 {
<a name="l01992"></a>01992 <span class="preprocessor">  #if (__ICACHE_PRESENT == 1)</span>
<a name="l01993"></a>01993 <span class="preprocessor"></span>    __DSB();
<a name="l01994"></a>01994     __ISB();
<a name="l01995"></a>01995     <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp;= ~(uint32_t)<a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a>;  <span class="comment">// disable I-Cache</span>
<a name="l01996"></a>01996     <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;                     <span class="comment">// invalidate I-Cache</span>
<a name="l01997"></a>01997     __DSB();
<a name="l01998"></a>01998     __ISB();
<a name="l01999"></a>01999 <span class="preprocessor">  #endif</span>
<a name="l02000"></a>02000 <span class="preprocessor"></span>}
<a name="l02001"></a>02001 
<a name="l02002"></a>02002 
<a name="l02007"></a><a class="code" href="group___c_m_s_i_s___core___cache_functions.html#ga50d373a785edd782c5de5a3b55e30ff3">02007</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___cache_functions.html#ga50d373a785edd782c5de5a3b55e30ff3" title="Invalidate I-Cache.">SCB_InvalidateICache</a> (<span class="keywordtype">void</span>)
<a name="l02008"></a>02008 {
<a name="l02009"></a>02009 <span class="preprocessor">  #if (__ICACHE_PRESENT == 1)</span>
<a name="l02010"></a>02010 <span class="preprocessor"></span>    __DSB();
<a name="l02011"></a>02011     __ISB();
<a name="l02012"></a>02012     <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;
<a name="l02013"></a>02013     __DSB();
<a name="l02014"></a>02014     __ISB();
<a name="l02015"></a>02015 <span class="preprocessor">  #endif</span>
<a name="l02016"></a>02016 <span class="preprocessor"></span>}
<a name="l02017"></a>02017 
<a name="l02018"></a>02018 
<a name="l02023"></a><a class="code" href="group___c_m_s_i_s___core___cache_functions.html#ga63aa640d9006021a796a5dcf9c7180b6">02023</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___cache_functions.html#ga63aa640d9006021a796a5dcf9c7180b6" title="Enable D-Cache.">SCB_EnableDCache</a> (<span class="keywordtype">void</span>)
<a name="l02024"></a>02024 {
<a name="l02025"></a>02025 <span class="preprocessor">  #if (__DCACHE_PRESENT == 1)</span>
<a name="l02026"></a>02026 <span class="preprocessor"></span>    uint32_t ccsidr, sshift, wshift, sw;
<a name="l02027"></a>02027     uint32_t sets, ways;
<a name="l02028"></a>02028 
<a name="l02029"></a>02029     <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = (0UL &lt;&lt; 1) | 0UL;         <span class="comment">// Level 1 data cache</span>
<a name="l02030"></a>02030     ccsidr  = <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;
<a name="l02031"></a>02031     sets    = (uint32_t)(CCSIDR_SETS(ccsidr));
<a name="l02032"></a>02032     sshift  = (uint32_t)(CCSIDR_LSSHIFT(ccsidr) + 4UL);
<a name="l02033"></a>02033     ways    = (uint32_t)(CCSIDR_WAYS(ccsidr));
<a name="l02034"></a>02034     wshift  = (uint32_t)((uint32_t)__CLZ(ways) &amp; 0x1FUL);
<a name="l02035"></a>02035 
<a name="l02036"></a>02036     __DSB();
<a name="l02037"></a>02037 
<a name="l02038"></a>02038     <span class="keywordflow">do</span> {                                   <span class="comment">// invalidate D-Cache</span>
<a name="l02039"></a>02039          uint32_t tmpways = ways;
<a name="l02040"></a>02040          <span class="keywordflow">do</span> {
<a name="l02041"></a>02041               sw = ((tmpways &lt;&lt; wshift) | (sets &lt;&lt; sshift));
<a name="l02042"></a>02042               <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCISW = sw;
<a name="l02043"></a>02043             } <span class="keywordflow">while</span>(tmpways--);
<a name="l02044"></a>02044         } <span class="keywordflow">while</span>(sets--);
<a name="l02045"></a>02045     __DSB();
<a name="l02046"></a>02046 
<a name="l02047"></a>02047     <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR |=  (uint32_t)<a class="code" href="group___c_m_s_i_s___s_c_b.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a>;   <span class="comment">// enable D-Cache</span>
<a name="l02048"></a>02048 
<a name="l02049"></a>02049     __DSB();
<a name="l02050"></a>02050     __ISB();
<a name="l02051"></a>02051 <span class="preprocessor">  #endif</span>
<a name="l02052"></a>02052 <span class="preprocessor"></span>}
<a name="l02053"></a>02053 
<a name="l02054"></a>02054 
<a name="l02059"></a><a class="code" href="group___c_m_s_i_s___core___cache_functions.html#ga6468170f90d270caab8116e7a4f0b5fe">02059</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___cache_functions.html#ga6468170f90d270caab8116e7a4f0b5fe" title="Disable D-Cache.">SCB_DisableDCache</a> (<span class="keywordtype">void</span>)
<a name="l02060"></a>02060 {
<a name="l02061"></a>02061 <span class="preprocessor">  #if (__DCACHE_PRESENT == 1)</span>
<a name="l02062"></a>02062 <span class="preprocessor"></span>    uint32_t ccsidr, sshift, wshift, sw;
<a name="l02063"></a>02063     uint32_t sets, ways;
<a name="l02064"></a>02064 
<a name="l02065"></a>02065     <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = (0UL &lt;&lt; 1) | 0UL;         <span class="comment">// Level 1 data cache</span>
<a name="l02066"></a>02066     ccsidr  = <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;
<a name="l02067"></a>02067     sets    = (uint32_t)(CCSIDR_SETS(ccsidr));
<a name="l02068"></a>02068     sshift  = (uint32_t)(CCSIDR_LSSHIFT(ccsidr) + 4UL);
<a name="l02069"></a>02069     ways    = (uint32_t)(CCSIDR_WAYS(ccsidr));
<a name="l02070"></a>02070     wshift  = (uint32_t)((uint32_t)__CLZ(ways) &amp; 0x1FUL);
<a name="l02071"></a>02071 
<a name="l02072"></a>02072     __DSB();
<a name="l02073"></a>02073 
<a name="l02074"></a>02074     <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp;= ~(uint32_t)<a class="code" href="group___c_m_s_i_s___s_c_b.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a>;  <span class="comment">// disable D-Cache</span>
<a name="l02075"></a>02075 
<a name="l02076"></a>02076     <span class="keywordflow">do</span> {                                    <span class="comment">// clean &amp; invalidate D-Cache</span>
<a name="l02077"></a>02077          uint32_t tmpways = ways;
<a name="l02078"></a>02078          <span class="keywordflow">do</span> {
<a name="l02079"></a>02079               sw = ((tmpways &lt;&lt; wshift) | (sets &lt;&lt; sshift));
<a name="l02080"></a>02080               <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCISW = sw;
<a name="l02081"></a>02081             } <span class="keywordflow">while</span>(tmpways--);
<a name="l02082"></a>02082         } <span class="keywordflow">while</span>(sets--);
<a name="l02083"></a>02083 
<a name="l02084"></a>02084 
<a name="l02085"></a>02085     __DSB();
<a name="l02086"></a>02086     __ISB();
<a name="l02087"></a>02087 <span class="preprocessor">  #endif</span>
<a name="l02088"></a>02088 <span class="preprocessor"></span>}
<a name="l02089"></a>02089 
<a name="l02090"></a>02090 
<a name="l02095"></a><a class="code" href="group___c_m_s_i_s___core___cache_functions.html#gace2d30db08887d0bdb818b8a785a5ce6">02095</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___cache_functions.html#gace2d30db08887d0bdb818b8a785a5ce6" title="Invalidate D-Cache.">SCB_InvalidateDCache</a> (<span class="keywordtype">void</span>)
<a name="l02096"></a>02096 {
<a name="l02097"></a>02097 <span class="preprocessor">  #if (__DCACHE_PRESENT == 1)</span>
<a name="l02098"></a>02098 <span class="preprocessor"></span>    uint32_t ccsidr, sshift, wshift, sw;
<a name="l02099"></a>02099     uint32_t sets, ways;
<a name="l02100"></a>02100 
<a name="l02101"></a>02101     <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = (0UL &lt;&lt; 1) | 0UL;         <span class="comment">// Level 1 data cache</span>
<a name="l02102"></a>02102     ccsidr  = <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;
<a name="l02103"></a>02103     sets    = (uint32_t)(CCSIDR_SETS(ccsidr));
<a name="l02104"></a>02104     sshift  = (uint32_t)(CCSIDR_LSSHIFT(ccsidr) + 4UL);
<a name="l02105"></a>02105     ways    = (uint32_t)(CCSIDR_WAYS(ccsidr));
<a name="l02106"></a>02106     wshift  = (uint32_t)((uint32_t)__CLZ(ways) &amp; 0x1FUL);
<a name="l02107"></a>02107 
<a name="l02108"></a>02108     __DSB();
<a name="l02109"></a>02109 
<a name="l02110"></a>02110     <span class="keywordflow">do</span> {                                    <span class="comment">// invalidate D-Cache</span>
<a name="l02111"></a>02111          uint32_t tmpways = ways;
<a name="l02112"></a>02112          <span class="keywordflow">do</span> {
<a name="l02113"></a>02113               sw = ((tmpways &lt;&lt; wshift) | (sets &lt;&lt; sshift));
<a name="l02114"></a>02114               <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCISW = sw;
<a name="l02115"></a>02115             } <span class="keywordflow">while</span>(tmpways--);
<a name="l02116"></a>02116         } <span class="keywordflow">while</span>(sets--);
<a name="l02117"></a>02117 
<a name="l02118"></a>02118     __DSB();
<a name="l02119"></a>02119     __ISB();
<a name="l02120"></a>02120 <span class="preprocessor">  #endif</span>
<a name="l02121"></a>02121 <span class="preprocessor"></span>}
<a name="l02122"></a>02122 
<a name="l02123"></a>02123 
<a name="l02128"></a><a class="code" href="group___c_m_s_i_s___core___cache_functions.html#ga55583e3065c6eabca204b8b89b121c4c">02128</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___cache_functions.html#ga55583e3065c6eabca204b8b89b121c4c" title="Clean D-Cache.">SCB_CleanDCache</a> (<span class="keywordtype">void</span>)
<a name="l02129"></a>02129 {
<a name="l02130"></a>02130 <span class="preprocessor">  #if (__DCACHE_PRESENT == 1)</span>
<a name="l02131"></a>02131 <span class="preprocessor"></span>    uint32_t ccsidr, sshift, wshift, sw;
<a name="l02132"></a>02132     uint32_t sets, ways;
<a name="l02133"></a>02133 
<a name="l02134"></a>02134     <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = (0UL &lt;&lt; 1) | 0UL;         <span class="comment">// Level 1 data cache</span>
<a name="l02135"></a>02135     ccsidr  = <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;
<a name="l02136"></a>02136     sets    = (uint32_t)(CCSIDR_SETS(ccsidr));
<a name="l02137"></a>02137     sshift  = (uint32_t)(CCSIDR_LSSHIFT(ccsidr) + 4UL);
<a name="l02138"></a>02138     ways    = (uint32_t)(CCSIDR_WAYS(ccsidr));
<a name="l02139"></a>02139     wshift  = (uint32_t)((uint32_t)__CLZ(ways) &amp; 0x1FUL);
<a name="l02140"></a>02140 
<a name="l02141"></a>02141     __DSB();
<a name="l02142"></a>02142 
<a name="l02143"></a>02143     <span class="keywordflow">do</span> {                                    <span class="comment">// clean D-Cache</span>
<a name="l02144"></a>02144          uint32_t tmpways = ways;
<a name="l02145"></a>02145          <span class="keywordflow">do</span> {
<a name="l02146"></a>02146               sw = ((tmpways &lt;&lt; wshift) | (sets &lt;&lt; sshift));
<a name="l02147"></a>02147               <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCSW = sw;
<a name="l02148"></a>02148             } <span class="keywordflow">while</span>(tmpways--);
<a name="l02149"></a>02149         } <span class="keywordflow">while</span>(sets--);
<a name="l02150"></a>02150 
<a name="l02151"></a>02151     __DSB();
<a name="l02152"></a>02152     __ISB();
<a name="l02153"></a>02153 <span class="preprocessor">  #endif</span>
<a name="l02154"></a>02154 <span class="preprocessor"></span>}
<a name="l02155"></a>02155 
<a name="l02156"></a>02156 
<a name="l02161"></a><a class="code" href="group___c_m_s_i_s___core___cache_functions.html#ga1b741def9e3b2ca97dc9ea49b8ce505c">02161</a> __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___cache_functions.html#ga1b741def9e3b2ca97dc9ea49b8ce505c" title="Clean &amp; Invalidate D-Cache.">SCB_CleanInvalidateDCache</a> (<span class="keywordtype">void</span>)
<a name="l02162"></a>02162 {
<a name="l02163"></a>02163 <span class="preprocessor">  #if (__DCACHE_PRESENT == 1)</span>
<a name="l02164"></a>02164 <span class="preprocessor"></span>    uint32_t ccsidr, sshift, wshift, sw;
<a name="l02165"></a>02165     uint32_t sets, ways;
<a name="l02166"></a>02166 
<a name="l02167"></a>02167     <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = (0UL &lt;&lt; 1) | 0UL;         <span class="comment">// Level 1 data cache</span>
<a name="l02168"></a>02168     ccsidr  = <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;
<a name="l02169"></a>02169     sets    = (uint32_t)(CCSIDR_SETS(ccsidr));
<a name="l02170"></a>02170     sshift  = (uint32_t)(CCSIDR_LSSHIFT(ccsidr) + 4UL);
<a name="l02171"></a>02171     ways    = (uint32_t)(CCSIDR_WAYS(ccsidr));
<a name="l02172"></a>02172     wshift  = (uint32_t)((uint32_t)__CLZ(ways) &amp; 0x1FUL);
<a name="l02173"></a>02173 
<a name="l02174"></a>02174     __DSB();
<a name="l02175"></a>02175 
<a name="l02176"></a>02176     <span class="keywordflow">do</span> {                                    <span class="comment">// clean &amp; invalidate D-Cache</span>
<a name="l02177"></a>02177          uint32_t tmpways = ways;
<a name="l02178"></a>02178          <span class="keywordflow">do</span> {
<a name="l02179"></a>02179               sw = ((tmpways &lt;&lt; wshift) | (sets &lt;&lt; sshift));
<a name="l02180"></a>02180               <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCISW = sw;
<a name="l02181"></a>02181             } <span class="keywordflow">while</span>(tmpways--);
<a name="l02182"></a>02182         } <span class="keywordflow">while</span>(sets--);
<a name="l02183"></a>02183 
<a name="l02184"></a>02184     __DSB();
<a name="l02185"></a>02185     __ISB();
<a name="l02186"></a>02186 <span class="preprocessor">  #endif</span>
<a name="l02187"></a>02187 <span class="preprocessor"></span>}
<a name="l02188"></a>02188 
<a name="l02189"></a>02189 
<a name="l02196"></a>02196 __STATIC_INLINE <span class="keywordtype">void</span> SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
<a name="l02197"></a>02197 {
<a name="l02198"></a>02198 <span class="preprocessor">  #if (__DCACHE_PRESENT == 1)</span>
<a name="l02199"></a>02199 <span class="preprocessor"></span>    int32_t  op_size = dsize;
<a name="l02200"></a>02200     uint32_t op_addr = (uint32_t)addr;
<a name="l02201"></a>02201     uint32_t linesize = 32UL;               <span class="comment">// in Cortex-M7 size of cache line is fixed to 8 words (32 bytes)</span>
<a name="l02202"></a>02202 
<a name="l02203"></a>02203     __DSB();
<a name="l02204"></a>02204 
<a name="l02205"></a>02205     <span class="keywordflow">while</span> (op_size &gt; 0) {
<a name="l02206"></a>02206       <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCIMVAC = op_addr;
<a name="l02207"></a>02207       op_addr +=          linesize;
<a name="l02208"></a>02208       op_size -= (int32_t)linesize;
<a name="l02209"></a>02209     }
<a name="l02210"></a>02210 
<a name="l02211"></a>02211     __DSB();
<a name="l02212"></a>02212     __ISB();
<a name="l02213"></a>02213 <span class="preprocessor">  #endif</span>
<a name="l02214"></a>02214 <span class="preprocessor"></span>}
<a name="l02215"></a>02215 
<a name="l02216"></a>02216 
<a name="l02223"></a>02223 __STATIC_INLINE <span class="keywordtype">void</span> SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
<a name="l02224"></a>02224 {
<a name="l02225"></a>02225 <span class="preprocessor">  #if (__DCACHE_PRESENT == 1)</span>
<a name="l02226"></a>02226 <span class="preprocessor"></span>    int32_t  op_size = dsize;
<a name="l02227"></a>02227     uint32_t op_addr = (uint32_t) addr;
<a name="l02228"></a>02228     uint32_t linesize = 32UL;               <span class="comment">// in Cortex-M7 size of cache line is fixed to 8 words (32 bytes)</span>
<a name="l02229"></a>02229 
<a name="l02230"></a>02230     __DSB();
<a name="l02231"></a>02231 
<a name="l02232"></a>02232     <span class="keywordflow">while</span> (op_size &gt; 0) {
<a name="l02233"></a>02233       <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCMVAC = op_addr;
<a name="l02234"></a>02234       op_addr +=          linesize;
<a name="l02235"></a>02235       op_size -= (int32_t)linesize;
<a name="l02236"></a>02236     }
<a name="l02237"></a>02237 
<a name="l02238"></a>02238     __DSB();
<a name="l02239"></a>02239     __ISB();
<a name="l02240"></a>02240 <span class="preprocessor">  #endif</span>
<a name="l02241"></a>02241 <span class="preprocessor"></span>}
<a name="l02242"></a>02242 
<a name="l02243"></a>02243 
<a name="l02250"></a>02250 __STATIC_INLINE <span class="keywordtype">void</span> SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
<a name="l02251"></a>02251 {
<a name="l02252"></a>02252 <span class="preprocessor">  #if (__DCACHE_PRESENT == 1)</span>
<a name="l02253"></a>02253 <span class="preprocessor"></span>    int32_t  op_size = dsize;
<a name="l02254"></a>02254     uint32_t op_addr = (uint32_t) addr;
<a name="l02255"></a>02255     uint32_t linesize = 32UL;               <span class="comment">// in Cortex-M7 size of cache line is fixed to 8 words (32 bytes)</span>
<a name="l02256"></a>02256 
<a name="l02257"></a>02257     __DSB();
<a name="l02258"></a>02258 
<a name="l02259"></a>02259     <span class="keywordflow">while</span> (op_size &gt; 0) {
<a name="l02260"></a>02260       <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCIMVAC = op_addr;
<a name="l02261"></a>02261       op_addr +=          linesize;
<a name="l02262"></a>02262       op_size -= (int32_t)linesize;
<a name="l02263"></a>02263     }
<a name="l02264"></a>02264 
<a name="l02265"></a>02265     __DSB();
<a name="l02266"></a>02266     __ISB();
<a name="l02267"></a>02267 <span class="preprocessor">  #endif</span>
<a name="l02268"></a>02268 <span class="preprocessor"></span>}
<a name="l02269"></a>02269 
<a name="l02270"></a>02270 
<a name="l02275"></a>02275 <span class="comment">/* ##################################    SysTick function  ############################################ */</span>
<a name="l02282"></a>02282 <span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span>
<a name="l02283"></a>02283 <span class="preprocessor"></span>
<a name="l02299"></a>02299 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae4e8f0238527c69f522029b93c8e5b78" title="System Tick Configuration.">SysTick_Config</a>(uint32_t ticks)
<a name="l02300"></a>02300 {
<a name="l02301"></a>02301   <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>) { <span class="keywordflow">return</span> (1UL); }    <span class="comment">/* Reload value impossible */</span>
<a name="l02302"></a>02302 
<a name="l02303"></a>02303   <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span>
<a name="l02304"></a>02304   <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9" title="Set Interrupt Priority.">NVIC_SetPriority</a> (<a class="code" href="group___s_a_m_r21_g18_a__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span>
<a name="l02305"></a>02305   <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span>
<a name="l02306"></a>02306   <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |
<a name="l02307"></a>02307                    <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |
<a name="l02308"></a>02308                    <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span>
<a name="l02309"></a>02309   <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span>
<a name="l02310"></a>02310 }
<a name="l02311"></a>02311 
<a name="l02312"></a>02312 <span class="preprocessor">#endif</span>
<a name="l02313"></a>02313 <span class="preprocessor"></span>
<a name="l02318"></a>02318 <span class="comment">/* ##################################### Debug In/Output function ########################################### */</span>
<a name="l02325"></a>02325 <span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                    
<a name="l02326"></a><a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">02326</a> <span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY    0x5AA55AA5 </span>
<a name="l02339"></a>02339 <span class="preprocessor">__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)</span>
<a name="l02340"></a>02340 <span class="preprocessor"></span>{
<a name="l02341"></a>02341   <span class="keywordflow">if</span> (((<a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>) != 0UL) &amp;&amp;      <span class="comment">/* ITM enabled */</span>
<a name="l02342"></a>02342       ((<a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; 1UL               ) != 0UL)   )     <span class="comment">/* ITM Port #0 enabled */</span>
<a name="l02343"></a>02343   {
<a name="l02344"></a>02344     <span class="keywordflow">while</span> (<a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u32 == 0UL) { __NOP(); }
<a name="l02345"></a>02345     <a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u8 = (uint8_t)ch;
<a name="l02346"></a>02346   }
<a name="l02347"></a>02347   <span class="keywordflow">return</span> (ch);
<a name="l02348"></a>02348 }
<a name="l02349"></a>02349 
<a name="l02350"></a>02350 
<a name="l02358"></a>02358 __STATIC_INLINE int32_t <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53" title="ITM Receive Character.">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>) {
<a name="l02359"></a>02359   int32_t ch = -1;                           <span class="comment">/* no character available */</span>
<a name="l02360"></a>02360 
<a name="l02361"></a>02361   <span class="keywordflow">if</span> (ITM_RxBuffer != <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {
<a name="l02362"></a>02362     ch = <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;
<a name="l02363"></a>02363     ITM_RxBuffer = <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span>
<a name="l02364"></a>02364   }
<a name="l02365"></a>02365 
<a name="l02366"></a>02366   <span class="keywordflow">return</span> (ch);
<a name="l02367"></a>02367 }
<a name="l02368"></a>02368 
<a name="l02369"></a>02369 
<a name="l02377"></a>02377 __STATIC_INLINE int32_t <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29" title="ITM Check Character.">ITM_CheckChar</a> (<span class="keywordtype">void</span>) {
<a name="l02378"></a>02378 
<a name="l02379"></a>02379   <span class="keywordflow">if</span> (ITM_RxBuffer == <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {
<a name="l02380"></a>02380     <span class="keywordflow">return</span> (0);                                 <span class="comment">/* no character available */</span>
<a name="l02381"></a>02381   } <span class="keywordflow">else</span> {
<a name="l02382"></a>02382     <span class="keywordflow">return</span> (1);                                 <span class="comment">/*    character available */</span>
<a name="l02383"></a>02383   }
<a name="l02384"></a>02384 }
<a name="l02385"></a>02385 
<a name="l02391"></a>02391 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l02392"></a>02392 <span class="preprocessor"></span>}
<a name="l02393"></a>02393 <span class="preprocessor">#endif</span>
<a name="l02394"></a>02394 <span class="preprocessor"></span>
<a name="l02395"></a>02395 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM7_H_DEPENDANT */</span>
<a name="l02396"></a>02396 
<a name="l02397"></a>02397 <span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:05 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
