===== SP15 506 BUS BASED CACHE Configuration =====
L1_SIZE:              16384
L1_ASSOC:             4
L1_BLOCKSIZE:         64
NUMBER OF PROCESSORS: 4
COHERENCE PROTOCOL:   MESI with SCI
TRACE FILE:           canneal.04t.debug
============ Simulation results (Cache 0) ============ 
1 . number of reads:                      2339
2 . number of read misses:                210
3 . number of writes:                     269
4 . number of write misses:               3
5 . total miss rate:                      0.081672
6 . number of writebacks:                 43
7 . number of cache-to-cache transfers:   137
8 . number of SignalRds:                  158
9 . number of SignalRdXs:                 0
10. number of SignalUpgrs                 11
11. number of invalidations:              34
12. number of interventions:              413
============ Simulation results (Cache 1) ============ 
1 . number of reads:                      2341
2 . number of read misses:                217
3 . number of writes:                     229
4 . number of write misses:               2
5 . total miss rate:                      0.085214
6 . number of writebacks:                 47
7 . number of cache-to-cache transfers:   46
8 . number of SignalRds:                  151
9 . number of SignalRdXs:                 0
10. number of SignalUpgrs                 11
11. number of invalidations:              34
12. number of interventions:              304
============ Simulation results (Cache 2) ============ 
1 . number of reads:                      2396
2 . number of read misses:                205
3 . number of writes:                     253
4 . number of write misses:               2
5 . total miss rate:                      0.078143
6 . number of writebacks:                 40
7 . number of cache-to-cache transfers:   0
8 . number of SignalRds:                  147
9 . number of SignalRdXs:                 0
10. number of SignalUpgrs                 10
11. number of invalidations:              35
12. number of interventions:              234
============ Simulation results (Cache 3) ============ 
1 . number of reads:                      1969
2 . number of read misses:                226
3 . number of writes:                     204
4 . number of write misses:               0
5 . total miss rate:                      0.104004
6 . number of writebacks:                 70
7 . number of cache-to-cache transfers:   8
8 . number of SignalRds:                  130
9 . number of SignalRdXs:                 0
10. number of SignalUpgrs                 13
11. number of invalidations:              32
12. number of interventions:              216
