// -------------------------------------------------------------
// 
// File Name: C:\Users\Carlos Cajas\Desktop\DSP\nuevo_chale\FDHT_N\Complex4Multiply.v
// Created: 2020-12-08 16:13:17
// 
// Generated by MATLAB 9.3 and HDL Coder 3.11
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Complex4Multiply
// Source Path: FDHT_N/FDHT/DFT/RADIX22FFT_SDF1_3/Complex4Multiply
// Hierarchy Level: 3
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Complex4Multiply
          (clk,
           reset_x,
           enb,
           din_3_1_re_dly,
           din_3_1_im_dly,
           din_3_vld_dly,
           twdl_3_1_re,
           twdl_3_1_im,
           softReset,
           dinXTwdl_re,
           dinXTwdl_im,
           dinXTwdl_3_1_vld);


  input   clk;
  input   reset_x;
  input   enb;
  input   signed [14:0] din_3_1_re_dly;  // sfix15_En5
  input   signed [14:0] din_3_1_im_dly;  // sfix15_En5
  input   din_3_vld_dly;
  input   signed [14:0] twdl_3_1_re;  // sfix15_En13
  input   signed [14:0] twdl_3_1_im;  // sfix15_En13
  input   softReset;
  output  signed [14:0] dinXTwdl_re;  // sfix15_En5
  output  signed [14:0] dinXTwdl_im;  // sfix15_En5
  output  dinXTwdl_3_1_vld;

  reg signed [14:0] din_re_reg;  // sfix15_En5
  reg signed [14:0] din_im_reg;  // sfix15_En5
  reg signed [14:0] twdl_re_reg;  // sfix15_En13
  reg signed [14:0] twdl_im_reg;  // sfix15_En13
  reg signed [14:0] Complex4Multiply_din1_re_pipe1;  // sfix15
  reg signed [14:0] Complex4Multiply_din1_im_pipe1;  // sfix15
  reg signed [29:0] Complex4Multiply_mult1_re_pipe1;  // sfix30
  reg signed [29:0] Complex4Multiply_mult2_re_pipe1;  // sfix30
  reg signed [29:0] Complex4Multiply_mult1_im_pipe1;  // sfix30
  reg signed [29:0] Complex4Multiply_mult2_im_pipe1;  // sfix30
  reg signed [14:0] Complex4Multiply_twiddle_re_pipe1;  // sfix15
  reg signed [14:0] Complex4Multiply_twiddle_im_pipe1;  // sfix15
  reg signed [29:0] prod1_re;  // sfix30_En18
  reg signed [29:0] prod1_im;  // sfix30_En18
  reg signed [29:0] prod2_re;  // sfix30_En18
  reg signed [29:0] prod2_im;  // sfix30_En18
  reg  din_vld_dly1;
  reg  din_vld_dly2;
  reg  din_vld_dly3;
  reg  prod_vld;
  reg signed [30:0] Complex4Add_multRes_re_reg;  // sfix31
  reg signed [30:0] Complex4Add_multRes_im_reg;  // sfix31
  reg  Complex4Add_prod_vld_reg1;
  reg signed [29:0] Complex4Add_prod1_re_reg;  // sfix30
  reg signed [29:0] Complex4Add_prod1_im_reg;  // sfix30
  reg signed [29:0] Complex4Add_prod2_re_reg;  // sfix30
  reg signed [29:0] Complex4Add_prod2_im_reg;  // sfix30
  wire signed [30:0] Complex4Add_multRes_re_reg_next;  // sfix31_En18
  wire signed [30:0] Complex4Add_multRes_im_reg_next;  // sfix31_En18
  wire signed [30:0] Complex4Add_sub_cast;  // sfix31_En18
  wire signed [30:0] Complex4Add_sub_cast_1;  // sfix31_En18
  wire signed [30:0] Complex4Add_add_cast;  // sfix31_En18
  wire signed [30:0] Complex4Add_add_cast_1;  // sfix31_En18
  wire signed [30:0] mulResFP_re;  // sfix31_En18
  wire signed [30:0] mulResFP_im;  // sfix31_En18
  reg  dinXTwdl_3_1_vld_1;

  initial begin
    Complex4Multiply_din1_re_pipe1 = 15'sb000000000000000;
    Complex4Multiply_din1_im_pipe1 = 15'sb000000000000000;
    Complex4Multiply_twiddle_re_pipe1 = 15'sb000000000000000;
    Complex4Multiply_twiddle_im_pipe1 = 15'sb000000000000000;
    Complex4Multiply_mult1_re_pipe1 = 30'sb000000000000000000000000000000;
    Complex4Multiply_mult2_re_pipe1 = 30'sb000000000000000000000000000000;
    Complex4Multiply_mult1_im_pipe1 = 30'sb000000000000000000000000000000;
    Complex4Multiply_mult2_im_pipe1 = 30'sb000000000000000000000000000000;
    prod1_re = 30'sb000000000000000000000000000000;
    prod2_re = 30'sb000000000000000000000000000000;
    prod1_im = 30'sb000000000000000000000000000000;
    prod2_im = 30'sb000000000000000000000000000000;
  end

  always @(posedge clk)
    begin : intdelay_process
      if (reset_x == 1'b1) begin
        din_re_reg <= 15'sb000000000000000;
      end
      else begin
        if (enb) begin
          din_re_reg <= din_3_1_re_dly;
        end
      end
    end



  always @(posedge clk)
    begin : intdelay_1_process
      if (reset_x == 1'b1) begin
        din_im_reg <= 15'sb000000000000000;
      end
      else begin
        if (enb) begin
          din_im_reg <= din_3_1_im_dly;
        end
      end
    end



  always @(posedge clk)
    begin : intdelay_2_process
      if (reset_x == 1'b1) begin
        twdl_re_reg <= 15'sb000000000000000;
      end
      else begin
        if (enb) begin
          twdl_re_reg <= twdl_3_1_re;
        end
      end
    end



  always @(posedge clk)
    begin : intdelay_3_process
      if (reset_x == 1'b1) begin
        twdl_im_reg <= 15'sb000000000000000;
      end
      else begin
        if (enb) begin
          twdl_im_reg <= twdl_3_1_im;
        end
      end
    end



  // Complex4Multiply
  always @(posedge clk)
    begin : Complex4Multiply_1_process
      if (enb) begin
        prod1_re <= Complex4Multiply_mult1_re_pipe1;
        prod2_re <= Complex4Multiply_mult2_re_pipe1;
        prod1_im <= Complex4Multiply_mult1_im_pipe1;
        prod2_im <= Complex4Multiply_mult2_im_pipe1;
        Complex4Multiply_twiddle_re_pipe1 <= twdl_re_reg;
        Complex4Multiply_twiddle_im_pipe1 <= twdl_im_reg;
        Complex4Multiply_din1_re_pipe1 <= din_re_reg;
        Complex4Multiply_din1_im_pipe1 <= din_im_reg;
        Complex4Multiply_mult1_re_pipe1 <= Complex4Multiply_din1_re_pipe1 * Complex4Multiply_twiddle_re_pipe1;
        Complex4Multiply_mult2_re_pipe1 <= Complex4Multiply_din1_im_pipe1 * Complex4Multiply_twiddle_im_pipe1;
        Complex4Multiply_mult1_im_pipe1 <= Complex4Multiply_din1_re_pipe1 * Complex4Multiply_twiddle_im_pipe1;
        Complex4Multiply_mult2_im_pipe1 <= Complex4Multiply_din1_im_pipe1 * Complex4Multiply_twiddle_re_pipe1;
      end
    end



  always @(posedge clk)
    begin : intdelay_4_process
      if (reset_x == 1'b1) begin
        din_vld_dly1 <= 1'b0;
      end
      else begin
        if (enb) begin
          din_vld_dly1 <= din_3_vld_dly;
        end
      end
    end



  always @(posedge clk)
    begin : intdelay_5_process
      if (reset_x == 1'b1) begin
        din_vld_dly2 <= 1'b0;
      end
      else begin
        if (enb) begin
          din_vld_dly2 <= din_vld_dly1;
        end
      end
    end



  always @(posedge clk)
    begin : intdelay_6_process
      if (reset_x == 1'b1) begin
        din_vld_dly3 <= 1'b0;
      end
      else begin
        if (enb) begin
          din_vld_dly3 <= din_vld_dly2;
        end
      end
    end



  always @(posedge clk)
    begin : intdelay_7_process
      if (reset_x == 1'b1) begin
        prod_vld <= 1'b0;
      end
      else begin
        if (enb) begin
          prod_vld <= din_vld_dly3;
        end
      end
    end



  // Complex4Add
  always @(posedge clk)
    begin : Complex4Add_process
      if (reset_x == 1'b1) begin
        Complex4Add_multRes_re_reg <= 31'sb0000000000000000000000000000000;
        Complex4Add_multRes_im_reg <= 31'sb0000000000000000000000000000000;
        Complex4Add_prod1_re_reg <= 30'sb000000000000000000000000000000;
        Complex4Add_prod1_im_reg <= 30'sb000000000000000000000000000000;
        Complex4Add_prod2_re_reg <= 30'sb000000000000000000000000000000;
        Complex4Add_prod2_im_reg <= 30'sb000000000000000000000000000000;
        Complex4Add_prod_vld_reg1 <= 1'b0;
        dinXTwdl_3_1_vld_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          Complex4Add_multRes_re_reg <= Complex4Add_multRes_re_reg_next;
          Complex4Add_multRes_im_reg <= Complex4Add_multRes_im_reg_next;
          Complex4Add_prod1_re_reg <= prod1_re;
          Complex4Add_prod1_im_reg <= prod1_im;
          Complex4Add_prod2_re_reg <= prod2_re;
          Complex4Add_prod2_im_reg <= prod2_im;
          dinXTwdl_3_1_vld_1 <= Complex4Add_prod_vld_reg1;
          Complex4Add_prod_vld_reg1 <= prod_vld;
        end
      end
    end

  assign Complex4Add_sub_cast = {Complex4Add_prod1_re_reg[29], Complex4Add_prod1_re_reg};
  assign Complex4Add_sub_cast_1 = {Complex4Add_prod2_re_reg[29], Complex4Add_prod2_re_reg};
  assign Complex4Add_multRes_re_reg_next = Complex4Add_sub_cast - Complex4Add_sub_cast_1;
  assign Complex4Add_add_cast = {Complex4Add_prod1_im_reg[29], Complex4Add_prod1_im_reg};
  assign Complex4Add_add_cast_1 = {Complex4Add_prod2_im_reg[29], Complex4Add_prod2_im_reg};
  assign Complex4Add_multRes_im_reg_next = Complex4Add_add_cast + Complex4Add_add_cast_1;
  assign mulResFP_re = Complex4Add_multRes_re_reg;
  assign mulResFP_im = Complex4Add_multRes_im_reg;



  assign dinXTwdl_re = mulResFP_re[27:13];



  assign dinXTwdl_im = mulResFP_im[27:13];



  assign dinXTwdl_3_1_vld = dinXTwdl_3_1_vld_1;

endmodule  // Complex4Multiply

