Version,Chiplet,Base Address,Chiplet Id - range,Bit Mask,User,Register name,Description/Usage,Type
,MC,080108EB,0x08,,K. Wong,OD.ODC.MMIO.SCOMEWD,SCOM write data log after an error,read_denylist
,MC,080108E9,0x08,,K. Wong,OD.ODC.MMIO.MMIOEWD,MMIO write data log after an error,read_denylist
,MC,08011C03,0x08,,L. Friedman,OD.ODC.WDF.REGS.AADR,Write Buffer data port,read_denylist
,MC,08011C04,0x08,,L. Friedman,OD.ODC.WDF.REGS.AAER,Write Buffer data port,read_denylist
,MC,0801182A,0x08,,L. Friedman,OD.ODC.RDF0.SCOM.AADR,Read Buffer data port,read_denylist
,MC,0801182B,0x08,,L. Friedman,OD.ODC.RDF0.SCOM.AAER,Read Buffer data port,read_denylist
,MC,0801282A,0x08,,L. Friedman,OD.ODC.RDF1.SCOM.AADR,Read Buffer data port,read_denylist
,MC,0801282B,0x08,,L. Friedman,OD.ODC.RDF1.SCOM.AAER,Read Buffer data port,read_denylist
,MC,08010822,0x08,,K. Wong,OD.ODC.MMIO.OVERCFG,OpenCAPI Transport Layer Configuration,write_allowlist
,MC,08010824,0x08,,K. Wong,OD.ODC.MMIO.OTTCFG,OpenCAPI TLX Transmit Template Configurations ,write_allowlist
,MC,0801082D,0x08,,K. Wong,OD.ODC.MMIO.OTRCFG76,OpenCAPI TLX Flit Transmit Rate per Template Configurations,write_allowlist
,MC,08010880,0x08,,K. Wong,OD.ODC.MMIO.O1MBIT_O1DID,OpenCAPI Function 1 Device ID & Vendor ID,write_allowlist
,MC,08010882,0x08,,K. Wong,OD.ODC.MMIO.O1BAR0,OpenCAPI Function 1 MMIO Base Address 0,write_allowlist
,MC,080108B1,0x08,,K. Wong,OD.ODC.MMIO.O1ACTAG_O1FNID,OpenCAPI acTag and Function DVSEC ID,write_allowlist
,MC,080108D1,0x08,,K. Wong,OD.ODC.MMIO.OCTRLEND_OCTRLID,OpenCAPI AFU Control,write_allowlist
,MC,080108D2,0x08,,K. Wong,OD.ODC.MMIO.OCTRLPID,OpenCAPI AFU Control,write_allowlist
,MC,080108D3,0x08,,K. Wong,OD.ODC.MMIO.OCTRLTAG,OpenCAPI AFU Control,write_allowlist
,MC,08010400,0x08,,J. Fenkes,OD.T.TCMC.TRA0.TRA.SCOMSAT_ARRAY_SELECT#0.SAMP.TRACE_HI_DATA_REG,Trace Data,read_denylist
,MC,08010401,0x08,,J. Fenkes,OD.T.TCMC.TRA0.TRA.SCOMSAT_ARRAY_SELECT#0.SAMP.TRACE_LO_DATA_REG,Trace Data,read_denylist
,MC,08010410,0x08,,J. Fenkes,OD.T.TCMC.TRA0.TRA.SCOMSAT_ARRAY_SELECT#1.SAMP.TRACE_HI_DATA_REG,Trace Data,read_denylist
,MC,08010411,0x08,,J. Fenkes,OD.T.TCMC.TRA0.TRA.SCOMSAT_ARRAY_SELECT#1.SAMP.TRACE_LO_DATA_REG,Trace Data,read_denylist
,MC,08012010,0x08,,N. Rolfe,OD.ODC.TLXT.TLXT_REGS.TLXTINTHLD0,Interrupt handles,write_allowlist
,MC,08012011,0x08,,N. Rolfe,OD.ODC.TLXT.TLXT_REGS.TLXTINTHLD1,Interrupt handles,write_allowlist
,MC,08012012,0x08,,N. Rolfe,OD.ODC.TLXT.TLXT_REGS.TLXTINTHLD2,Interrupt handles,write_allowlist
,MC,08012013,0x08,,N. Rolfe,OD.ODC.TLXT.TLXT_REGS.TLXTINTHLD3,Interrupt handles,write_allowlist
,MC,0801200D,0x08,,N. Rolfe,OD.ODC.TLXT.TLXT_REGS.TLXCFG1,Interrupt handles,write_allowlist
,TP,000B0120,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE_ACC,Pipe Access Control Register,read_denylist
,TP,000B0123,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE_ACCMID,Pipe Access Control ControllerID Register,read_denylist
,TP,000B0101,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE1_STATUS,Status register of PIPE1,read_denylist
,TP,000B0110,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE1_DATA_IN,Enqueuing location of PIPE1 for writing/adding data,read_denylist
,TP,000B0100,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE1_DATA_OUT,Dequeuing location of PIPE1 for reading/removing data,read_denylist
,TP,000B0112,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE1_SIG_EOT,Signaling location for EndOfTransfer (EOT),read_denylist
,TP,000B0113,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE1_REQ_RESET,Signaling location for requesting FIFO reset,read_denylist
,TP,000B0104,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE1_RESET,Applying reset function to FIFO,read_denylist
,TP,000B0105,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE1_ACK_EOT,Acknowledging EndOfTransfer (EOT),read_denylist
,TP,000B0201,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE2_STATUS,Status register of PIPE2,read_denylist
,TP,000B0210,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE2_DATA_IN,Enqueuing location of PIPE2 for writing/adding data,read_denylist
,TP,000B0200,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE2_DATA_OUT,Dequeuing location of PIPE2 for reading/removing data,read_denylist
,TP,000B0212,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE2_SIG_EOT,Signaling location for EndOfTransfer (EOT),read_denylist
,TP,000B0213,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE2_REQ_RESET,Signaling location for requesting FIFO reset,read_denylist
,TP,000B0204,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE2_RESET,Applying reset function to FIFO,read_denylist
,TP,000B0205,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE2_ACK_EOT,Acknowledging EndOfTransfer (EOT),read_denylist
,TP,000B0301,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE3_STATUS,Status register of PIPE3,read_denylist
,TP,000B0310,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE3_DATA_IN,Enqueuing location of PIPE3 for writing/adding data,read_denylist
,TP,000B0300,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE3_DATA_OUT,Dequeuing location of PIPE3 for reading/removing data,read_denylist
,TP,000B0312,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE3_SIG_EOT,Signaling location for EndOfTransfer (EOT),read_denylist
,TP,000B0313,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE3_REQ_RESET,Signaling location for requesting FIFO reset,read_denylist
,TP,000B0304,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE3_RESET,Applying reset function to FIFO,read_denylist
,TP,000B0305,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE3_ACK_EOT,Acknowledging EndOfTransfer (EOT),read_denylist
,TP,000B0401,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE4_STATUS,Status register of PIPE4,read_denylist
,TP,000B0410,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE4_DATA_IN,Enqueuing location of PIPE4 for writing/adding data,read_denylist
,TP,000B0400,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE4_DATA_OUT,Dequeuing location of PIPE4 for reading/removing data,read_denylist
,TP,000B0412,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE4_SIG_EOT,Signaling location for EndOfTransfer (EOT),read_denylist
,TP,000B0413,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE4_REQ_RESET,Signaling location for requesting FIFO reset,read_denylist
,TP,000B0404,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE4_RESET,Applying reset function to FIFO,read_denylist
,TP,000B0405,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE4_ACK_EOT,Acknowledging EndOfTransfer (EOT),read_denylist
,TP,000B0501,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE5_STATUS,Status register of PIPE5,read_denylist
,TP,000B0510,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE5_DATA_IN,Enqueuing location of PIPE5 for writing/adding data,read_denylist
,TP,000B0500,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE5_DATA_OUT,Dequeuing location of PIPE5 for reading/removing data,read_denylist
,TP,000B0512,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE5_SIG_EOT,Signaling location for EndOfTransfer (EOT),read_denylist
,TP,000B0513,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE5_REQ_RESET,Signaling location for requesting FIFO reset,read_denylist
,TP,000B0504,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE5_RESET,Applying reset function to FIFO,read_denylist
,TP,000B0505,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE5_ACK_EOT,Acknowledging EndOfTransfer (EOT),read_denylist
,TP,000B0601,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE6_STATUS,Status register of PIPE6,read_denylist
,TP,000B0610,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE6_DATA_IN,Enqueuing location of PIPE6 for writing/adding data,read_denylist
,TP,000B0600,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE6_DATA_OUT,Dequeuing location of PIPE6 for reading/removing data,read_denylist
,TP,000B0612,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE6_SIG_EOT,Signaling location for EndOfTransfer (EOT),read_denylist
,TP,000B0613,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE6_REQ_RESET,Signaling location for requesting FIFO reset,read_denylist
,TP,000B0604,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE6_RESET,Applying reset function to FIFO,read_denylist
,TP,000B0605,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE6_ACK_EOT,Acknowledging EndOfTransfer (EOT),read_denylist
,TP,000B0701,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE7_STATUS,Status register of PIPE7,read_denylist
,TP,000B0710,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE7_DATA_IN,Enqueuing location of PIPE7 for writing/adding data,read_denylist
,TP,000B0700,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE7_DATA_OUT,Dequeuing location of PIPE7 for reading/removing data,read_denylist
,TP,000B0712,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE7_SIG_EOT,Signaling location for EndOfTransfer (EOT),read_denylist
,TP,000B0713,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE7_REQ_RESET,Signaling location for requesting FIFO reset,read_denylist
,TP,000B0704,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE7_RESET,Applying reset function to FIFO,read_denylist
,TP,000B0705,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE7_ACK_EOT,Acknowledging EndOfTransfer (EOT),read_denylist
,TP,000B0801,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE8_STATUS,Status register of PIPE8,read_denylist
,TP,000B0810,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE8_DATA_IN,Enqueuing location of PIPE8 for writing/adding data,read_denylist
,TP,000B0800,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE8_DATA_OUT,Dequeuing location of PIPE8 for reading/removing data,read_denylist
,TP,000B0812,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE8_SIG_EOT,Signaling location for EndOfTransfer (EOT),read_denylist
,TP,000B0813,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE8_REQ_RESET,Signaling location for requesting FIFO reset,read_denylist
,TP,000B0804,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE8_RESET,Applying reset function to FIFO,read_denylist
,TP,000B0805,0x00,,SBE FW team,OD.T.CFAM.FSI.W.FSI_SBE_FIFO.FSB_PIPE8_ACK_EOT,Acknowledging EndOfTransfer (EOT),read_denylist
,MC,08012411,0x08,,IO HWP Team,ODC.DLX.D.REG.DL0_CONFIG1,"IO DL configuration settings, useful for debug and writing EDPL threshold",write_allowlist
,MC,08010C0D,0x08,,IO HWP Team,IOO.PHY_PPE_WRAP0.PPE.ARB.ARB.CSAR,PPE Local SRAM Address Register,write_allowlist
,MC,08010C3F,0x08,,IO HWP Team,HW IO PHY Indirect 64 bit registers ,HW IO PHY Indirect 64 bit registers ,write_allowlist
,MC,08012415,0x08,,IO HWP Team,ODC.DLX.D.REG.DL0_EDPL_MAX_COUNT,Update the maximum EDPL count during debug,write_allowlist
,TP,000A0001,0x00,,PRD Team,OD.T.TPCHIP.PIB.I2CC.RESET_REGISTER_B,Used by PRD to clear/mask FIRs,write_allowlist
,TP,000F001F,0x00,,PRD Team,OD.T.TPCHIP.PIB.PCBCTL.ERROR_REG,Used by PRD to clear/mask FIRs,write_allowlist
,TP,01010001,0x01,,PRD Team,OD.T.TPCHIP.TPC.EPS.PSC.PSC.PSCOM_STATUS_ERROR_REG,Used by PRD to clear/mask FIRs,write_allowlist
,TP,01010786,0x01,,PRD Team,OD.T.TPCHIP.TPC.ITR.FMU.FMU_ERROR_RPT,Used by PRD to clear/mask FIRs,write_allowlist
,TP,0103000F,0x01,,PRD Team,OD.T.TPCHIP.TPC.ERROR_STATUS,Used by PRD to clear/mask FIRs,write_allowlist
,TP,01040100,0x01,,PRD Team,OD.T.TPCHIP.TPC.LFIR,Used by PRD to clear/mask FIRs,write_allowlist
,TP,01040103,0x01,,PRD Team,OD.T.TPCHIP.TPC.EPS.MASK,Used by PRD to clear/mask FIRs,write_allowlist
,TP,0105002F,0x01,,PRD Team,OD.T.TPCHIP.TPC.EPS.DTS_ERROR_REG,Used by PRD to clear/mask FIRs,write_allowlist
,TP,010F001E,0x01,,PRD Team,OD.T.TPCHIP.NET.PCBRSPPERV.RESPONDER_CONFIG_REG,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08010001,0x08,,PRD Team,OD.T.TCMC.EPS.PSC.PSC.PSCOM_STATUS_ERROR_REG,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08010870,0x08,,PRD Team,OD.ODC.MMIO.MFIR,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08010873,0x08,,PRD Team,OD.ODC.MMIO.MFIRMASK,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08010C00,0x08,,PRD Team,OD.IOO.PHY_SCOM_MAC0.LFIR_REG,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08010C03,0x08,,PRD Team,OD.IOO.PHY_SCOM_MAC0.LFIR_MASK_REG,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08011000,0x08,,PRD Team,OD.ODC.SRQ.LFIR,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08011003,0x08,,PRD Team,OD.ODC.SRQ.MASK,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08011400,0x08,,PRD Team,OD.ODC.MCBIST.SCOM.MCBISTFIRQ,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08011403,0x08,,PRD Team,OD.ODC.MCBIST.SCOM.MCBISTFIRMASK,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08011800,0x08,,PRD Team,OD.ODC.RDF0.SCOM.FIR,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08011803,0x08,,PRD Team,OD.ODC.RDF0.SCOM.RDFFIRMASK,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08012000,0x08,,PRD Team,OD.ODC.TLXT.TLXT_REGS.TLX_LFIR,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08012003,0x08,,PRD Team,OD.ODC.TLXT.TLXT_REGS.TLX_MASK,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08012400,0x08,,PRD Team,OD.ODC.DLX.D.REG.MC_OMI_FIR_REG,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08012403,0x08,,PRD Team,OD.ODC.DLX.D.REG.MC_OMI_FIR_MASK_REG,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08012800,0x08,,PRD Team,OD.ODC.RDF1.SCOM.FIR,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08012803,0x08,,PRD Team,OD.ODC.RDF1.SCOM.RDFFIRMASK,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08013000,0x08,,PRD Team,OD.ODP.TOP0.S.LFIR,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08013003,0x08,,PRD Team,OD.ODP.TOP0.S.MASK,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08013400,0x08,,PRD Team,OD.ODP.TOP1.S.LFIR,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08013403,0x08,,PRD Team,OD.ODP.TOP1.S.MASK,Used by PRD to clear/mask FIRs,write_allowlist
,MC,0803000F,0x08,,PRD Team,OD.T.TCMC.ERROR_STATUS,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08040100,0x08,,PRD Team,OD.T.TCMC.LFIR,Used by PRD to clear/mask FIRs,write_allowlist
,MC,08040103,0x08,,PRD Team,OD.T.TCMC.EPS.MASK,Used by PRD to clear/mask FIRs,write_allowlist
,MC,0805002F,0x08,,PRD Team,OD.T.TCMC.EPS.DTS_ERROR_REG,Used by PRD to clear/mask FIRs,write_allowlist
,MC,080F001E,0x08,,PRD Team,OD.T.TPCHIP.NET.PCBRSPMC.RESPONDER_CONFIG_REG,Used by PRD to clear/mask FIRs,write_allowlist
,All,470F001F,0x00-0x08,,PRD Team,"OD.T.TPCHIP.PIB.PCBCTL.ERROR_REG, OD.T.TPCHIP.NET.PCBRSPPERV.ERROR_REG, OD.T.TPCHIP.NET.PCBRSPMC.ERROR_REG (Multicast)",Used by PRD to clear/mask FIRs,write_allowlist
