{"vcs1":{"timestamp_begin":1701297612.252344122, "rt":0.92, "ut":0.49, "st":0.34}}
{"vcselab":{"timestamp_begin":1701297613.268262069, "rt":0.93, "ut":0.62, "st":0.28}}
{"link":{"timestamp_begin":1701297614.260157512, "rt":0.51, "ut":0.17, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1701297611.190758681}
{"VCS_COMP_START_TIME": 1701297611.190758681}
{"VCS_COMP_END_TIME": 1701297614.869374051}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -debug -gui library.sv task2.sv"}
{"vcs1": {"peak_mem": 338500}}
{"stitch_vcselab": {"peak_mem": 239068}}
