// Seed: 3813220645
module module_0;
  assign id_1 = id_1 ^ 1 + 1;
  module_2(
      id_1, id_1, id_1, id_1
  );
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always_comb @({1'b0,
    1'b0 == 1
  })
  begin
    id_1 <= 1;
    id_1 = id_2[1 : 1];
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  rtran (1'd0, 1);
  wire id_5;
endmodule
