$date
	Wed Jan 28 14:19:02 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_unique_dirty_with_transitions $end
$var wire 1 ! write_main_mem $end
$var wire 1 " write_cache $end
$var wire 1 # unique_dirty $end
$var wire 1 $ unique_clean $end
$var wire 1 % read_main_mem $end
$var wire 1 & read_cache $end
$var wire 1 ' invalid $end
$var reg 1 ( acsnoop $end
$var reg 1 ) acvalid $end
$var reg 1 * arvalid $end
$var reg 1 + awvalid $end
$var reg 1 , clk $end
$var reg 1 - crready $end
$var reg 1 . rst_n $end
$scope module dut $end
$var wire 1 ( acsnoop $end
$var wire 1 ) acvalid $end
$var wire 1 * arvalid $end
$var wire 1 + awvalid $end
$var wire 1 , clk $end
$var wire 1 - crready $end
$var wire 1 . rst_n $end
$var reg 1 ' invalid $end
$var reg 2 / next_state [1:0] $end
$var reg 1 & read_cache $end
$var reg 1 % read_main_mem $end
$var reg 2 0 state [1:0] $end
$var reg 1 $ unique_clean $end
$var reg 1 # unique_dirty $end
$var reg 1 " write_cache $end
$var reg 1 ! write_main_mem $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 0
b0 /
0.
0-
0,
0+
0*
0)
x(
1'
0&
0%
0$
0#
0"
0!
$end
#5000
1,
#10000
0,
#15000
1,
#20000
0,
1.
#25000
1,
#30000
1'
b10 /
0,
1)
#35000
1#
0'
b10 0
1,
#40000
1#
0,
0)
#45000
1,
#50000
0,
#55000
1,
#60000
1%
1#
0,
1-
1*
#65000
1,
#70000
1"
1!
0%
1#
0,
1)
1+
0-
0*
#75000
1,
#80000
0"
0!
1#
0,
0)
0+
#85000
1,
#90000
b1 /
0,
1(
#95000
1$
0#
b0 /
b1 0
1,
#100000
0,
#105000
1'
0$
b0 0
1,
#110000
0,
x(
#115000
1,
#120000
0,
#125000
1,
#130000
0,
#135000
1,
#140000
1'
b10 /
0,
1)
#145000
1#
0'
b10 0
1,
#150000
1#
0,
0)
#155000
1,
#160000
b0 /
0,
0(
#165000
1'
0#
b0 0
1,
#170000
0,
#175000
1,
#180000
0,
