

================================================================
== Vitis HLS Report for 'delete_patch'
================================================================
* Date:           Thu Jul 18 17:18:04 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.873 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_368_1                                     |        ?|        ?|       205|          -|          -|     ?|        no|
        | + VITIS_LOOP_370_2_VITIS_LOOP_372_3                   |       80|       80|         2|          1|          1|    80|       yes|
        | + VITIS_LOOP_378_4_VITIS_LOOP_380_5_VITIS_LOOP_382_6  |      120|      120|         2|          1|          1|   120|       yes|
        |- Loop 2                                               |       80|       80|         1|          1|          1|    80|       yes|
        |- Loop 3                                               |      120|      120|         1|          1|          1|   120|       yes|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      711|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      269|    -|
|Register             |        -|     -|      147|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      147|      980|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_fu_360_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln370_1_fu_462_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln370_fu_474_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln372_fu_534_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln374_1_fu_404_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln374_2_fu_506_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln374_3_fu_546_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln374_4_fu_523_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln374_5_fu_560_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln374_fu_382_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln378_1_fu_570_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln378_fu_582_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln380_1_fu_801_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln380_fu_670_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln382_fu_795_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln384_1_fu_635_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln384_2_fu_702_p2     |         +|   0|  0|  70|          63|          63|
    |add_ln384_3_fu_738_p2     |         +|   0|  0|  70|          63|          63|
    |add_ln384_4_fu_778_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln384_5_fu_789_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln384_fu_618_p2       |         +|   0|  0|  15|           8|           8|
    |empty_124_fu_428_p2       |         +|   0|  0|  19|          12|          12|
    |empty_128_fu_825_p2       |         +|   0|  0|  14|           7|           1|
    |empty_130_fu_841_p2       |         +|   0|  0|  19|          12|          12|
    |empty_132_fu_851_p2       |         +|   0|  0|  14|           7|           1|
    |empty_134_fu_867_p2       |         +|   0|  0|  19|          12|          12|
    |i_19_fu_819_p2            |         +|   0|  0|  15|           8|           1|
    |sub_fu_345_p2             |         +|   0|  0|  15|           8|           2|
    |empty_126_fu_456_p2       |         -|   0|  0|  19|          12|          12|
    |sub_ln384_1_fu_768_p2     |         -|   0|  0|  17|          12|          12|
    |sub_ln384_fu_732_p2       |         -|   0|  0|  17|          12|          12|
    |and_ln378_fu_664_p2       |       and|   0|  0|   2|           1|           1|
    |exitcond2110_fu_831_p2    |      icmp|   0|  0|  10|           7|           7|
    |exitcond9_fu_857_p2       |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln361_fu_335_p2      |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln368_fu_351_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln370_fu_468_p2      |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln372_fu_480_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln378_fu_576_p2      |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln380_fu_588_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln382_fu_658_p2      |      icmp|   0|  0|   8|           3|           3|
    |or_ln380_fu_676_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln370_1_fu_494_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln370_fu_486_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln378_1_fu_602_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln378_fu_594_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln380_1_fu_690_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln380_2_fu_807_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln380_fu_682_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1   |       xor|   0|  0|   2|           2|           1|
    |xor_ln378_fu_652_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 711|         447|         392|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |a_3_reg_257                    |   9|          2|    3|          6|
    |a_reg_224                      |   9|          2|    3|          6|
    |ap_NS_fsm                      |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1        |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |  14|          3|    1|          3|
    |ap_phi_mux_a_3_phi_fu_261_p4   |   9|          2|    3|          6|
    |ap_phi_mux_a_phi_fu_228_p4     |   9|          2|    3|          6|
    |ap_phi_mux_b_7_phi_fu_283_p4   |   9|          2|    3|          6|
    |b_7_reg_279                    |   9|          2|    3|          6|
    |b_reg_235                      |   9|          2|    5|         10|
    |c_reg_290                      |   9|          2|    3|          6|
    |empty_127_reg_301              |   9|          2|    7|         14|
    |empty_131_reg_312              |   9|          2|    7|         14|
    |i_18_reg_203                   |   9|          2|    8|         16|
    |indvar_flatten21_reg_246       |   9|          2|    7|         14|
    |indvar_flatten7_reg_268        |   9|          2|    6|         12|
    |indvar_flatten_reg_213         |   9|          2|    7|         14|
    |patches_parameters_V_address0  |  14|          3|   12|         36|
    |patches_parameters_V_d0        |  14|          3|   32|         96|
    |patches_superpoints_address0   |  14|          3|   12|         36|
    |patches_superpoints_d0         |  14|          3|   64|        192|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 269|         57|  191|        513|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |a_3_reg_257               |   3|   0|    3|          0|
    |a_reg_224                 |   3|   0|    3|          0|
    |add_ln374_1_reg_910       |  11|   0|   11|          0|
    |add_ln374_reg_904         |   8|   0|    8|          0|
    |add_ln384_5_reg_980       |  12|   0|   12|          0|
    |ap_CS_fsm                 |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |b_7_reg_279               |   3|   0|    3|          0|
    |b_reg_235                 |   5|   0|    5|          0|
    |c_reg_290                 |   3|   0|    3|          0|
    |empty_124_reg_916         |   8|   0|   12|          4|
    |empty_126_reg_921         |   9|   0|   12|          3|
    |empty_127_reg_301         |   7|   0|    7|          0|
    |empty_131_reg_312         |   7|   0|    7|          0|
    |i_18_reg_203              |   8|   0|    8|          0|
    |icmp_ln361_reg_881        |   1|   0|    1|          0|
    |icmp_ln370_reg_931        |   1|   0|    1|          0|
    |icmp_ln378_reg_961        |   1|   0|    1|          0|
    |indvar_flatten21_reg_246  |   7|   0|    7|          0|
    |indvar_flatten7_reg_268   |   6|   0|    6|          0|
    |indvar_flatten_reg_213    |   7|   0|    7|          0|
    |select_ln370_1_reg_935    |   3|   0|    3|          0|
    |select_ln378_1_reg_965    |   3|   0|    3|          0|
    |select_ln380_1_reg_970    |   3|   0|    3|          0|
    |sub_reg_890               |   8|   0|    8|          0|
    |tmp_74_reg_877            |   1|   0|    1|          0|
    |zext_ln374_6_reg_941      |   5|   0|   12|          7|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 147|   0|  161|         14|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|          delete_patch|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|          delete_patch|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|          delete_patch|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|          delete_patch|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|          delete_patch|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|          delete_patch|  return value|
|n_patches                      |  out|    8|      ap_vld|             n_patches|       pointer|
|n_patches_ap_vld               |  out|    1|      ap_vld|             n_patches|       pointer|
|n_patches_read                 |   in|    8|     ap_none|        n_patches_read|        scalar|
|patches_superpoints_address0   |  out|   12|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_ce0        |  out|    1|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_we0        |  out|    1|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_d0         |  out|   64|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_address1   |  out|   12|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_ce1        |  out|    1|   ap_memory|   patches_superpoints|         array|
|patches_superpoints_q1         |   in|   64|   ap_memory|   patches_superpoints|         array|
|index                          |   in|    9|     ap_none|                 index|        scalar|
|patches_parameters_V_address0  |  out|   12|   ap_memory|  patches_parameters_V|         array|
|patches_parameters_V_ce0       |  out|    1|   ap_memory|  patches_parameters_V|         array|
|patches_parameters_V_we0       |  out|    1|   ap_memory|  patches_parameters_V|         array|
|patches_parameters_V_d0        |  out|   32|   ap_memory|  patches_parameters_V|         array|
|patches_parameters_V_address1  |  out|   12|   ap_memory|  patches_parameters_V|         array|
|patches_parameters_V_ce1       |  out|    1|   ap_memory|  patches_parameters_V|         array|
|patches_parameters_V_q1        |   in|   32|   ap_memory|  patches_parameters_V|         array|
+-------------------------------+-----+-----+------------+----------------------+--------------+

