
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version N-2017.09-SP3 for linux64 - Jan 18, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...

 ┌────────────────────────────────────────────────────────────────────────────┐ 
 │                                                                            │ 
 │               Provided by EUROPRACTICE DESIGN TOOLS service.               │ 
 │                             (2017/18 Release)                              │ 
 │                                                                            │ 
 │ For details of additional EDA design tools, design flows, training         │ 
 │ technical support please contact the Microelectronics Support Centre.      │ 
 │                                                                            │ 
 │                      Microelectronics Support Centre                       │ 
 │                 Science and Technology Facilities Council                  │ 
 │                       Rutherford Appleton Laboratory                       │ 
 │                               Harwell Oxford                               │ 
 │                                Oxfordshire                                 │ 
 │                                 OX11 0QX                                   │ 
 │                               United Kingdom                               │ 
 │                                                                            │ 
 │                              +44 1235 445327                               │ 
 │                     MicroelectronicsCentre@stfc.ac.uk                      │ 
 │                        wwww.europractice.stfc.ac.uk                        │ 
 │                                                                            │ 
 └────────────────────────────────────────────────────────────────────────────┘ 

set mydesign c1355
c1355
remove_design -all
1
analyze -f verilog ${mydesign}.v
Running PRESTO HDLC
Compiling source file ./c1355.v
Presto compilation completed successfully.
Loading db file '/localdisk/libraries/UMCL18U250D2_2.4/design_compiler/umcl18u250t2_wc.db'
1
elaborate $mydesign
Loading db file '/eda/synopsys/2017-18/RHELx86/SYN_2017.09-SP3/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2017-18/RHELx86/SYN_2017.09-SP3/libraries/syn/standard.sldb'
Warning: The library named umcl18u250t2_wc specifies a very small trip-point value (0). (TIM-163)
Warning: The library named umcl18u250t2_wc specifies a very small trip-point value (0). (TIM-163)
  Loading link library 'umcl18u250t2_wc'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'c1355'.
1
current_design $mydesign
Current design is 'c1355'.
{c1355}
create_clock -period 8  -name clk
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
set_clock_latency    2  clk
1
set_input_delay      2 -clock clk [remove_from_collection [all_inputs] clk]
Warning: Nothing implicitly matched 'clk' (SEL-003)
1
set_output_delay     2 -clock clk [all_outputs]
1
set_driving_cell -library umcl18u250t2_wc -lib_cell INVD1 [remove_from_collection [all_inputs] clk]
Warning: Nothing implicitly matched 'clk' (SEL-003)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_load 0.1 [all_outputs]
1
set_max_fanout 8 [all_inputs]
1
set_fanout_load 8 [all_outputs]
1
set_max_area 0
1
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'c1355'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    5244.6      0.00       0.0       8.0                          
    0:00:05    5244.6      0.00       0.0       8.0                          
    0:00:05    5244.6      0.00       0.0       8.0                          
    0:00:05    5244.6      0.00       0.0       8.0                          
    0:00:05    5244.6      0.00       0.0       8.0                          
    0:00:05    4236.4      0.16       2.4       8.0                          
    0:00:06    4236.4      0.03       0.6       8.0                          
    0:00:06    4317.7      0.02       0.0       8.0                          
    0:00:06    4269.0      0.09       0.9       8.0                          
    0:00:06    4297.4      0.33       0.3       8.0                          
    0:00:06    4317.8      0.56       2.9       8.0                          
    0:00:07    4321.8      0.46       2.8       8.0                          
    0:00:07    4419.4      0.28       1.1       8.0                          
    0:00:07    4435.7      0.16       1.2       8.0                          
    0:00:08    4423.5      0.10       0.6       8.0                          
    0:00:08    4431.6      0.09       0.5       8.0                          
    0:00:08    4492.6      0.03       0.1       8.0                          
    0:00:08    4512.9      0.00       0.0       8.0                          
    0:00:08    4512.9      0.00       0.0       8.0                          
    0:00:08    4512.9      0.00       0.0       8.0                          
    0:00:08    4512.9      0.00       0.0       8.0                          
    0:00:08    4512.9      0.00       0.0       8.0                          
    0:00:08    4512.9      0.00       0.0       8.0                          
    0:00:08    4512.9      0.00       0.0       8.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08    4512.9      0.00       0.0       8.0                          
    0:00:08    4512.9      0.00       0.0       8.0                          
    0:00:08    4512.9      0.00       0.0       8.0                          


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08    4512.9      0.00       0.0       8.0                          
    0:00:09    4529.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09    4529.2      0.00       0.0       0.0                          
    0:00:09    4529.2      0.00       0.0       0.0                          
    0:00:09    4488.5      0.00       0.0       0.0                          
    0:00:09    4488.5      0.00       0.0       0.0                          
    0:00:09    4488.5      0.00       0.0       0.0                          
    0:00:09    4488.5      0.00       0.0       0.0                          
    0:00:09    4427.5      0.08       0.6       0.0                          
    0:00:09    4427.5      0.08       0.6       0.0                          
    0:00:09    4427.5      0.08       0.6       0.0                          
    0:00:09    4427.5      0.08       0.6       0.0                          
    0:00:09    4427.5      0.08       0.6       0.0                          
    0:00:09    4427.5      0.08       0.6       0.0                          
    0:00:09    4464.1      0.00       0.0       0.0                          
    0:00:09    4451.9      0.00       0.0       0.0                          
    0:00:09    4451.9      0.00       0.0       0.0                          
    0:00:09    4451.9      0.00       0.0       0.0                          
    0:00:09    4451.9      0.00       0.0       0.0                          
    0:00:09    4451.9      0.00       0.0       0.0                          
    0:00:09    4451.9      0.00       0.0       0.0                          
    0:00:09    4468.2      0.00       0.0       0.0                          
Loading db file '/localdisk/libraries/UMCL18U250D2_2.4/design_compiler/umcl18u250t2_wc.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
1
report_constraint -all_violators
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : c1355
Version: N-2017.09-SP3
Date   : Mon Oct 31 11:29:33 2022
****************************************


   max_area

                             Required        Actual
   Design                      Area           Area           Slack
   -----------------------------------------------------------------
   c1355                        0.00        4468.18       -4468.18  (VIOLATED)


1
write -format verilog -hierarchy -output ${mydesign}_synth.v
Writing verilog file '/localdisk/users/pmit/vlsi_testing_lab2/exercise1/c1355_synth.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write -format verilog -hierarchy -output ${mydesign}_synth.v
Writing verilog file '/localdisk/users/pmit/vlsi_testing_lab2/exercise1/c1355_synth.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdf ${mydesign}_synth.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/localdisk/users/pmit/vlsi_testing_lab2/exercise1/c1355_synth.sdf'. (WT-3)
1
write_sdc  ${mydesign}.sdc
1
1
dc_shell> exit

Thank you...
