Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec 11 16:23:41 2022
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file heartbeat_synth_timing_summary_routed.rpt -pb heartbeat_synth_timing_summary_routed.pb -rpx heartbeat_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : heartbeat_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.514        0.000                      0                   52        0.252        0.000                      0                   52        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.514        0.000                      0                   52        0.252        0.000                      0                   52        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 heartbeat/ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            heartbeat/ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 2.133ns (39.011%)  route 3.335ns (60.989%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.627     5.148    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  heartbeat/ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  heartbeat/ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.182     6.786    heartbeat/ms_reg_reg[2]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.910 r  heartbeat/count_reg[1]_i_5/O
                         net (fo=1, routed)           0.543     7.453    heartbeat/count_reg[1]_i_5_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  heartbeat/count_reg[1]_i_2/O
                         net (fo=35, routed)          1.601     9.178    heartbeat/count_reg[1]_i_2_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  heartbeat/ms_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     9.302    heartbeat/ms_reg[4]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.703 r  heartbeat/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    heartbeat/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  heartbeat/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    heartbeat/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  heartbeat/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    heartbeat/ms_reg_reg[12]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  heartbeat/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    heartbeat/ms_reg_reg[20]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  heartbeat/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.282    heartbeat/ms_reg_reg[24]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.616 r  heartbeat/ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.616    heartbeat/ms_reg_reg[28]_i_1_n_6
    SLICE_X63Y25         FDCE                                         r  heartbeat/ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502    14.843    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  heartbeat/ms_reg_reg[29]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.062    15.130    heartbeat/ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 heartbeat/ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            heartbeat/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 2.112ns (38.776%)  route 3.335ns (61.224%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.627     5.148    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  heartbeat/ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  heartbeat/ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.182     6.786    heartbeat/ms_reg_reg[2]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.910 r  heartbeat/count_reg[1]_i_5/O
                         net (fo=1, routed)           0.543     7.453    heartbeat/count_reg[1]_i_5_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  heartbeat/count_reg[1]_i_2/O
                         net (fo=35, routed)          1.601     9.178    heartbeat/count_reg[1]_i_2_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  heartbeat/ms_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     9.302    heartbeat/ms_reg[4]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.703 r  heartbeat/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    heartbeat/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  heartbeat/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    heartbeat/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  heartbeat/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    heartbeat/ms_reg_reg[12]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  heartbeat/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    heartbeat/ms_reg_reg[20]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  heartbeat/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.282    heartbeat/ms_reg_reg[24]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.595 r  heartbeat/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.595    heartbeat/ms_reg_reg[28]_i_1_n_4
    SLICE_X63Y25         FDCE                                         r  heartbeat/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502    14.843    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  heartbeat/ms_reg_reg[31]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.062    15.130    heartbeat/ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 heartbeat/ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            heartbeat/ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 2.038ns (37.933%)  route 3.335ns (62.067%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.627     5.148    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  heartbeat/ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  heartbeat/ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.182     6.786    heartbeat/ms_reg_reg[2]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.910 r  heartbeat/count_reg[1]_i_5/O
                         net (fo=1, routed)           0.543     7.453    heartbeat/count_reg[1]_i_5_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  heartbeat/count_reg[1]_i_2/O
                         net (fo=35, routed)          1.601     9.178    heartbeat/count_reg[1]_i_2_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  heartbeat/ms_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     9.302    heartbeat/ms_reg[4]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.703 r  heartbeat/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    heartbeat/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  heartbeat/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    heartbeat/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  heartbeat/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    heartbeat/ms_reg_reg[12]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  heartbeat/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    heartbeat/ms_reg_reg[20]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  heartbeat/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.282    heartbeat/ms_reg_reg[24]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.521 r  heartbeat/ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.521    heartbeat/ms_reg_reg[28]_i_1_n_5
    SLICE_X63Y25         FDCE                                         r  heartbeat/ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502    14.843    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  heartbeat/ms_reg_reg[30]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.062    15.130    heartbeat/ms_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 heartbeat/ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            heartbeat/ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 2.022ns (37.748%)  route 3.335ns (62.252%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.627     5.148    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  heartbeat/ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  heartbeat/ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.182     6.786    heartbeat/ms_reg_reg[2]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.910 r  heartbeat/count_reg[1]_i_5/O
                         net (fo=1, routed)           0.543     7.453    heartbeat/count_reg[1]_i_5_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  heartbeat/count_reg[1]_i_2/O
                         net (fo=35, routed)          1.601     9.178    heartbeat/count_reg[1]_i_2_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  heartbeat/ms_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     9.302    heartbeat/ms_reg[4]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.703 r  heartbeat/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    heartbeat/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  heartbeat/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    heartbeat/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  heartbeat/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    heartbeat/ms_reg_reg[12]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  heartbeat/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    heartbeat/ms_reg_reg[20]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.273 r  heartbeat/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.282    heartbeat/ms_reg_reg[24]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.505 r  heartbeat/ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.505    heartbeat/ms_reg_reg[28]_i_1_n_7
    SLICE_X63Y25         FDCE                                         r  heartbeat/ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502    14.843    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  heartbeat/ms_reg_reg[28]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.062    15.130    heartbeat/ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 heartbeat/ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            heartbeat/ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 2.019ns (37.776%)  route 3.326ns (62.224%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.627     5.148    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  heartbeat/ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  heartbeat/ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.182     6.786    heartbeat/ms_reg_reg[2]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.910 r  heartbeat/count_reg[1]_i_5/O
                         net (fo=1, routed)           0.543     7.453    heartbeat/count_reg[1]_i_5_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  heartbeat/count_reg[1]_i_2/O
                         net (fo=35, routed)          1.601     9.178    heartbeat/count_reg[1]_i_2_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  heartbeat/ms_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     9.302    heartbeat/ms_reg[4]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.703 r  heartbeat/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    heartbeat/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  heartbeat/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    heartbeat/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  heartbeat/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    heartbeat/ms_reg_reg[12]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  heartbeat/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    heartbeat/ms_reg_reg[20]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.493 r  heartbeat/ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.493    heartbeat/ms_reg_reg[24]_i_1_n_6
    SLICE_X63Y24         FDCE                                         r  heartbeat/ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502    14.843    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  heartbeat/ms_reg_reg[25]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.062    15.144    heartbeat/ms_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 heartbeat/ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            heartbeat/ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.998ns (37.531%)  route 3.326ns (62.469%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.627     5.148    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  heartbeat/ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  heartbeat/ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.182     6.786    heartbeat/ms_reg_reg[2]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.910 r  heartbeat/count_reg[1]_i_5/O
                         net (fo=1, routed)           0.543     7.453    heartbeat/count_reg[1]_i_5_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  heartbeat/count_reg[1]_i_2/O
                         net (fo=35, routed)          1.601     9.178    heartbeat/count_reg[1]_i_2_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  heartbeat/ms_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     9.302    heartbeat/ms_reg[4]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.703 r  heartbeat/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    heartbeat/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  heartbeat/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    heartbeat/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  heartbeat/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    heartbeat/ms_reg_reg[12]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  heartbeat/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    heartbeat/ms_reg_reg[20]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.472 r  heartbeat/ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.472    heartbeat/ms_reg_reg[24]_i_1_n_4
    SLICE_X63Y24         FDCE                                         r  heartbeat/ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502    14.843    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  heartbeat/ms_reg_reg[27]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.062    15.144    heartbeat/ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.472    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 heartbeat/ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            heartbeat/ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.924ns (36.650%)  route 3.326ns (63.350%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.627     5.148    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  heartbeat/ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  heartbeat/ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.182     6.786    heartbeat/ms_reg_reg[2]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.910 r  heartbeat/count_reg[1]_i_5/O
                         net (fo=1, routed)           0.543     7.453    heartbeat/count_reg[1]_i_5_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  heartbeat/count_reg[1]_i_2/O
                         net (fo=35, routed)          1.601     9.178    heartbeat/count_reg[1]_i_2_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  heartbeat/ms_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     9.302    heartbeat/ms_reg[4]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.703 r  heartbeat/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    heartbeat/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  heartbeat/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    heartbeat/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  heartbeat/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    heartbeat/ms_reg_reg[12]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  heartbeat/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    heartbeat/ms_reg_reg[20]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.398 r  heartbeat/ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.398    heartbeat/ms_reg_reg[24]_i_1_n_5
    SLICE_X63Y24         FDCE                                         r  heartbeat/ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502    14.843    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  heartbeat/ms_reg_reg[26]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.062    15.144    heartbeat/ms_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 heartbeat/ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            heartbeat/ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.908ns (36.457%)  route 3.326ns (63.543%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.627     5.148    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  heartbeat/ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  heartbeat/ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.182     6.786    heartbeat/ms_reg_reg[2]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.910 r  heartbeat/count_reg[1]_i_5/O
                         net (fo=1, routed)           0.543     7.453    heartbeat/count_reg[1]_i_5_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  heartbeat/count_reg[1]_i_2/O
                         net (fo=35, routed)          1.601     9.178    heartbeat/count_reg[1]_i_2_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  heartbeat/ms_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     9.302    heartbeat/ms_reg[4]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.703 r  heartbeat/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    heartbeat/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  heartbeat/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    heartbeat/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  heartbeat/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    heartbeat/ms_reg_reg[12]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  heartbeat/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    heartbeat/ms_reg_reg[20]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.382 r  heartbeat/ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.382    heartbeat/ms_reg_reg[24]_i_1_n_7
    SLICE_X63Y24         FDCE                                         r  heartbeat/ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502    14.843    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  heartbeat/ms_reg_reg[24]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.062    15.144    heartbeat/ms_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 heartbeat/ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            heartbeat/ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.905ns (36.420%)  route 3.326ns (63.580%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.627     5.148    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  heartbeat/ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  heartbeat/ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.182     6.786    heartbeat/ms_reg_reg[2]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.910 r  heartbeat/count_reg[1]_i_5/O
                         net (fo=1, routed)           0.543     7.453    heartbeat/count_reg[1]_i_5_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  heartbeat/count_reg[1]_i_2/O
                         net (fo=35, routed)          1.601     9.178    heartbeat/count_reg[1]_i_2_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  heartbeat/ms_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     9.302    heartbeat/ms_reg[4]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.703 r  heartbeat/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    heartbeat/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  heartbeat/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    heartbeat/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  heartbeat/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    heartbeat/ms_reg_reg[12]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.379 r  heartbeat/ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.379    heartbeat/ms_reg_reg[20]_i_1_n_6
    SLICE_X63Y23         FDCE                                         r  heartbeat/ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504    14.845    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  heartbeat/ms_reg_reg[21]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDCE (Setup_fdce_C_D)        0.062    15.146    heartbeat/ms_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 heartbeat/ms_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            heartbeat/ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 1.884ns (36.164%)  route 3.326ns (63.836%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.627     5.148    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  heartbeat/ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  heartbeat/ms_reg_reg[2]/Q
                         net (fo=2, routed)           1.182     6.786    heartbeat/ms_reg_reg[2]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.910 r  heartbeat/count_reg[1]_i_5/O
                         net (fo=1, routed)           0.543     7.453    heartbeat/count_reg[1]_i_5_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.577 r  heartbeat/count_reg[1]_i_2/O
                         net (fo=35, routed)          1.601     9.178    heartbeat/count_reg[1]_i_2_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  heartbeat/ms_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     9.302    heartbeat/ms_reg[4]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.703 r  heartbeat/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    heartbeat/ms_reg_reg[4]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  heartbeat/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    heartbeat/ms_reg_reg[8]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  heartbeat/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    heartbeat/ms_reg_reg[12]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.358 r  heartbeat/ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.358    heartbeat/ms_reg_reg[20]_i_1_n_4
    SLICE_X63Y23         FDCE                                         r  heartbeat/ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504    14.845    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  heartbeat/ms_reg_reg[23]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDCE (Setup_fdce_C_D)        0.062    15.146    heartbeat/ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  4.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 segment_heart/q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_heart/q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.584     1.467    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  segment_heart/q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  segment_heart/q_reg_reg[15]/Q
                         net (fo=1, routed)           0.108     1.716    segment_heart/q_reg_reg_n_0_[15]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  segment_heart/q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.824    segment_heart/q_reg_reg[12]_i_1_n_4
    SLICE_X61Y21         FDCE                                         r  segment_heart/q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.852     1.979    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  segment_heart/q_reg_reg[15]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.105     1.572    segment_heart/q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 segment_heart/q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_heart/q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.468    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  segment_heart/q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  segment_heart/q_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     1.717    segment_heart/q_reg_reg_n_0_[11]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  segment_heart/q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    segment_heart/q_reg_reg[8]_i_1_n_4
    SLICE_X61Y20         FDCE                                         r  segment_heart/q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.853     1.980    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  segment_heart/q_reg_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.105     1.573    segment_heart/q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 segment_heart/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_heart/q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.587     1.470    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  segment_heart/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  segment_heart/q_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     1.719    segment_heart/q_reg_reg_n_0_[3]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  segment_heart/q_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    segment_heart/q_reg_reg[0]_i_1_n_4
    SLICE_X61Y18         FDCE                                         r  segment_heart/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.855     1.982    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  segment_heart/q_reg_reg[3]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.105     1.575    segment_heart/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 segment_heart/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_heart/q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.586     1.469    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  segment_heart/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  segment_heart/q_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.718    segment_heart/q_reg_reg_n_0_[7]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  segment_heart/q_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    segment_heart/q_reg_reg[4]_i_1_n_4
    SLICE_X61Y19         FDCE                                         r  segment_heart/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.854     1.981    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  segment_heart/q_reg_reg[7]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.105     1.574    segment_heart/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 segment_heart/q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_heart/q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.584     1.467    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  segment_heart/q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  segment_heart/q_reg_reg[12]/Q
                         net (fo=1, routed)           0.105     1.713    segment_heart/q_reg_reg_n_0_[12]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.828 r  segment_heart/q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.828    segment_heart/q_reg_reg[12]_i_1_n_7
    SLICE_X61Y21         FDCE                                         r  segment_heart/q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.852     1.979    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  segment_heart/q_reg_reg[12]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.105     1.572    segment_heart/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 segment_heart/q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_heart/q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.468    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  segment_heart/q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  segment_heart/q_reg_reg[8]/Q
                         net (fo=1, routed)           0.105     1.714    segment_heart/q_reg_reg_n_0_[8]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  segment_heart/q_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    segment_heart/q_reg_reg[8]_i_1_n_7
    SLICE_X61Y20         FDCE                                         r  segment_heart/q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.853     1.980    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  segment_heart/q_reg_reg[8]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.105     1.573    segment_heart/q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 segment_heart/q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_heart/q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.586     1.469    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  segment_heart/q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  segment_heart/q_reg_reg[4]/Q
                         net (fo=1, routed)           0.105     1.715    segment_heart/q_reg_reg_n_0_[4]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  segment_heart/q_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    segment_heart/q_reg_reg[4]_i_1_n_7
    SLICE_X61Y19         FDCE                                         r  segment_heart/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.854     1.981    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  segment_heart/q_reg_reg[4]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.105     1.574    segment_heart/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 segment_heart/q_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_heart/q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.584     1.467    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  segment_heart/q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  segment_heart/q_reg_reg[14]/Q
                         net (fo=1, routed)           0.109     1.718    segment_heart/q_reg_reg_n_0_[14]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  segment_heart/q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    segment_heart/q_reg_reg[12]_i_1_n_5
    SLICE_X61Y21         FDCE                                         r  segment_heart/q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.852     1.979    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  segment_heart/q_reg_reg[14]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.105     1.572    segment_heart/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 segment_heart/q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_heart/q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.468    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  segment_heart/q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  segment_heart/q_reg_reg[10]/Q
                         net (fo=1, routed)           0.109     1.719    segment_heart/q_reg_reg_n_0_[10]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  segment_heart/q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    segment_heart/q_reg_reg[8]_i_1_n_5
    SLICE_X61Y20         FDCE                                         r  segment_heart/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.853     1.980    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  segment_heart/q_reg_reg[10]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.105     1.573    segment_heart/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 segment_heart/q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_heart/q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.587     1.470    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  segment_heart/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  segment_heart/q_reg_reg[2]/Q
                         net (fo=1, routed)           0.109     1.721    segment_heart/q_reg_reg_n_0_[2]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  segment_heart/q_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    segment_heart/q_reg_reg[0]_i_1_n_5
    SLICE_X61Y18         FDCE                                         r  segment_heart/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.855     1.982    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  segment_heart/q_reg_reg[2]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.105     1.575    segment_heart/q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   heartbeat/count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   heartbeat/count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   heartbeat/ms_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   heartbeat/ms_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   heartbeat/ms_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   heartbeat/ms_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   heartbeat/ms_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   heartbeat/ms_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   heartbeat/ms_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   heartbeat/count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   heartbeat/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   heartbeat/count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   heartbeat/count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   heartbeat/ms_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   heartbeat/ms_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   heartbeat/ms_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   heartbeat/ms_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   heartbeat/ms_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   heartbeat/ms_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   heartbeat/count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   heartbeat/count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   heartbeat/count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   heartbeat/count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   heartbeat/ms_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   heartbeat/ms_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   heartbeat/ms_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   heartbeat/ms_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   heartbeat/ms_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   heartbeat/ms_reg_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.108ns  (logic 4.958ns (69.748%)  route 2.150ns (30.252%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=68, routed)          2.150     3.603    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.108 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.108    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.427ns (75.410%)  route 0.465ns (24.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=68, routed)          0.465     0.686    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.892 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.892    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 heartbeat/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.314ns (60.346%)  route 2.835ns (39.654%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.620     5.141    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  heartbeat/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  heartbeat/count_reg_reg[0]/Q
                         net (fo=4, routed)           0.972     6.570    heartbeat/count_reg_reg[0]_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.152     6.722 r  heartbeat/seg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.863     8.584    seg_OBUF[4]
    V5                   OBUF (Prop_obuf_I_O)         3.706    12.291 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.291    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_heart/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.089ns  (logic 4.336ns (61.166%)  route 2.753ns (38.834%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.620     5.141    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  segment_heart/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  segment_heart/q_reg_reg[17]/Q
                         net (fo=7, routed)           0.988     6.586    segment_heart/p_0_in[1]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.154     6.740 r  segment_heart/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.764     8.504    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.726    12.230 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.230    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_heart/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.064ns  (logic 4.313ns (61.057%)  route 2.751ns (38.943%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.620     5.141    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  segment_heart/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  segment_heart/q_reg_reg[16]/Q
                         net (fo=7, routed)           0.995     6.592    segment_heart/p_0_in[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.150     6.742 r  segment_heart/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.756     8.498    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.707    12.205 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.205    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 heartbeat/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 4.330ns (61.636%)  route 2.695ns (38.364%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.620     5.141    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  heartbeat/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  heartbeat/count_reg_reg[0]/Q
                         net (fo=4, routed)           0.972     6.570    heartbeat/count_reg_reg[0]_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.152     6.722 r  heartbeat/seg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.723     8.444    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722    12.166 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.166    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_heart/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.945ns  (logic 4.090ns (58.893%)  route 2.855ns (41.107%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.620     5.141    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  segment_heart/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  segment_heart/q_reg_reg[17]/Q
                         net (fo=7, routed)           0.988     6.586    segment_heart/p_0_in[1]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.710 r  segment_heart/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.867     8.576    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.087 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.087    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_heart/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.927ns  (logic 4.115ns (59.410%)  route 2.811ns (40.590%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.620     5.141    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  segment_heart/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  segment_heart/q_reg_reg[16]/Q
                         net (fo=7, routed)           0.995     6.592    segment_heart/p_0_in[0]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.716 r  segment_heart/seg_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.817     8.533    seg_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.068 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.068    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_heart/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.907ns  (logic 4.109ns (59.496%)  route 2.797ns (40.504%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.620     5.141    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  segment_heart/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  segment_heart/q_reg_reg[16]/Q
                         net (fo=7, routed)           0.995     6.592    segment_heart/p_0_in[0]
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.716 r  segment_heart/seg_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.803     8.519    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.048 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.048    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 heartbeat/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.851ns  (logic 4.083ns (59.596%)  route 2.768ns (40.404%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.620     5.141    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  heartbeat/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  heartbeat/count_reg_reg[1]/Q
                         net (fo=8, routed)           0.685     6.282    segment_heart/an_en0
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.406 r  segment_heart/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.083     8.489    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.992 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.992    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment_heart/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.472ns (73.189%)  route 0.539ns (26.811%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.584     1.467    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  segment_heart/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  segment_heart/q_reg_reg[17]/Q
                         net (fo=7, routed)           0.176     1.785    heartbeat/p_0_in[1]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.048     1.833 r  heartbeat/seg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.363     2.195    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.283     3.478 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.478    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 heartbeat/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.422ns (69.895%)  route 0.612ns (30.105%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  heartbeat/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  heartbeat/count_reg_reg[0]/Q
                         net (fo=4, routed)           0.234     1.841    segment_heart/seg[1]
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.886 r  segment_heart/seg_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.379     2.265    seg_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.501 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.501    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 heartbeat/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.416ns (69.567%)  route 0.619ns (30.433%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  heartbeat/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  heartbeat/count_reg_reg[0]/Q
                         net (fo=4, routed)           0.234     1.841    segment_heart/seg[1]
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.886 r  segment_heart/seg_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.386     2.272    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.502 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.502    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_heart/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.457ns (71.093%)  route 0.592ns (28.907%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.584     1.467    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  segment_heart/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  segment_heart/q_reg_reg[17]/Q
                         net (fo=7, routed)           0.176     1.785    heartbeat/p_0_in[1]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.048     1.833 r  heartbeat/seg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.416     2.248    seg_OBUF[4]
    V5                   OBUF (Prop_obuf_I_O)         1.268     3.516 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.516    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_heart/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.390ns (67.039%)  route 0.683ns (32.961%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.584     1.467    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  segment_heart/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  segment_heart/q_reg_reg[17]/Q
                         net (fo=7, routed)           0.176     1.785    segment_heart/p_0_in[1]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.830 r  segment_heart/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.337    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.541 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.541    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 heartbeat/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.450ns (69.233%)  route 0.645ns (30.767%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  heartbeat/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  heartbeat/count_reg_reg[1]/Q
                         net (fo=8, routed)           0.259     1.866    segment_heart/an_en0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.042     1.908 r  segment_heart/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.385     2.294    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.267     3.561 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.561    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_heart/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.397ns (65.501%)  route 0.736ns (34.499%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.584     1.467    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  segment_heart/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  segment_heart/q_reg_reg[16]/Q
                         net (fo=7, routed)           0.305     1.914    segment_heart/p_0_in[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I0_O)        0.045     1.959 r  segment_heart/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.431     2.389    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.601 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.601    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_heart/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.472ns (67.433%)  route 0.711ns (32.567%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.584     1.467    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  segment_heart/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  segment_heart/q_reg_reg[16]/Q
                         net (fo=7, routed)           0.305     1.914    segment_heart/p_0_in[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.042     1.956 r  segment_heart/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.361    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.289     3.650 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.650    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            heartbeat/ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.015ns  (logic 2.677ns (38.166%)  route 4.338ns (61.834%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          4.329     5.770    heartbeat/btnC_IBUF
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.894 r  heartbeat/ms_reg[16]_i_4/O
                         net (fo=1, routed)           0.000     5.894    heartbeat/ms_reg[16]_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.444 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.444    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  heartbeat/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    heartbeat/ms_reg_reg[20]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.672 r  heartbeat/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.681    heartbeat/ms_reg_reg[24]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.015 r  heartbeat/ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.015    heartbeat/ms_reg_reg[28]_i_1_n_6
    SLICE_X63Y25         FDCE                                         r  heartbeat/ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502     4.843    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  heartbeat/ms_reg_reg[29]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            heartbeat/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.994ns  (logic 2.656ns (37.980%)  route 4.338ns (62.020%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          4.329     5.770    heartbeat/btnC_IBUF
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.894 r  heartbeat/ms_reg[16]_i_4/O
                         net (fo=1, routed)           0.000     5.894    heartbeat/ms_reg[16]_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.444 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.444    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  heartbeat/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    heartbeat/ms_reg_reg[20]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.672 r  heartbeat/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.681    heartbeat/ms_reg_reg[24]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.994 r  heartbeat/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.994    heartbeat/ms_reg_reg[28]_i_1_n_4
    SLICE_X63Y25         FDCE                                         r  heartbeat/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502     4.843    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  heartbeat/ms_reg_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            heartbeat/ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.920ns  (logic 2.582ns (37.317%)  route 4.338ns (62.683%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          4.329     5.770    heartbeat/btnC_IBUF
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.894 r  heartbeat/ms_reg[16]_i_4/O
                         net (fo=1, routed)           0.000     5.894    heartbeat/ms_reg[16]_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.444 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.444    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  heartbeat/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    heartbeat/ms_reg_reg[20]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.672 r  heartbeat/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.681    heartbeat/ms_reg_reg[24]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.920 r  heartbeat/ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.920    heartbeat/ms_reg_reg[28]_i_1_n_5
    SLICE_X63Y25         FDCE                                         r  heartbeat/ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502     4.843    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  heartbeat/ms_reg_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            heartbeat/ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.904ns  (logic 2.566ns (37.172%)  route 4.338ns (62.828%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          4.329     5.770    heartbeat/btnC_IBUF
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.894 r  heartbeat/ms_reg[16]_i_4/O
                         net (fo=1, routed)           0.000     5.894    heartbeat/ms_reg[16]_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.444 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.444    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  heartbeat/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    heartbeat/ms_reg_reg[20]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.672 r  heartbeat/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.681    heartbeat/ms_reg_reg[24]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.904 r  heartbeat/ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.904    heartbeat/ms_reg_reg[28]_i_1_n_7
    SLICE_X63Y25         FDCE                                         r  heartbeat/ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502     4.843    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  heartbeat/ms_reg_reg[28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            heartbeat/ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.892ns  (logic 2.563ns (37.193%)  route 4.329ns (62.807%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          4.329     5.770    heartbeat/btnC_IBUF
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.894 r  heartbeat/ms_reg[16]_i_4/O
                         net (fo=1, routed)           0.000     5.894    heartbeat/ms_reg[16]_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.444 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.444    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  heartbeat/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    heartbeat/ms_reg_reg[20]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.892 r  heartbeat/ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.892    heartbeat/ms_reg_reg[24]_i_1_n_6
    SLICE_X63Y24         FDCE                                         r  heartbeat/ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502     4.843    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  heartbeat/ms_reg_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            heartbeat/ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.871ns  (logic 2.542ns (37.001%)  route 4.329ns (62.999%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          4.329     5.770    heartbeat/btnC_IBUF
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.894 r  heartbeat/ms_reg[16]_i_4/O
                         net (fo=1, routed)           0.000     5.894    heartbeat/ms_reg[16]_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.444 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.444    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  heartbeat/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    heartbeat/ms_reg_reg[20]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.871 r  heartbeat/ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.871    heartbeat/ms_reg_reg[24]_i_1_n_4
    SLICE_X63Y24         FDCE                                         r  heartbeat/ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502     4.843    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  heartbeat/ms_reg_reg[27]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            heartbeat/ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.797ns  (logic 2.468ns (36.315%)  route 4.329ns (63.685%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          4.329     5.770    heartbeat/btnC_IBUF
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.894 r  heartbeat/ms_reg[16]_i_4/O
                         net (fo=1, routed)           0.000     5.894    heartbeat/ms_reg[16]_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.444 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.444    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  heartbeat/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    heartbeat/ms_reg_reg[20]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.797 r  heartbeat/ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.797    heartbeat/ms_reg_reg[24]_i_1_n_5
    SLICE_X63Y24         FDCE                                         r  heartbeat/ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502     4.843    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  heartbeat/ms_reg_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            heartbeat/ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.781ns  (logic 2.452ns (36.165%)  route 4.329ns (63.835%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          4.329     5.770    heartbeat/btnC_IBUF
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.894 r  heartbeat/ms_reg[16]_i_4/O
                         net (fo=1, routed)           0.000     5.894    heartbeat/ms_reg[16]_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.444 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.444    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.558 r  heartbeat/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    heartbeat/ms_reg_reg[20]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.781 r  heartbeat/ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.781    heartbeat/ms_reg_reg[24]_i_1_n_7
    SLICE_X63Y24         FDCE                                         r  heartbeat/ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502     4.843    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  heartbeat/ms_reg_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            heartbeat/ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.778ns  (logic 2.449ns (36.137%)  route 4.329ns (63.863%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          4.329     5.770    heartbeat/btnC_IBUF
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.894 r  heartbeat/ms_reg[16]_i_4/O
                         net (fo=1, routed)           0.000     5.894    heartbeat/ms_reg[16]_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.444 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.444    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.778 r  heartbeat/ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.778    heartbeat/ms_reg_reg[20]_i_1_n_6
    SLICE_X63Y23         FDCE                                         r  heartbeat/ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504     4.845    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  heartbeat/ms_reg_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            heartbeat/ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.757ns  (logic 2.428ns (35.938%)  route 4.329ns (64.062%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          4.329     5.770    heartbeat/btnC_IBUF
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.894 r  heartbeat/ms_reg[16]_i_4/O
                         net (fo=1, routed)           0.000     5.894    heartbeat/ms_reg[16]_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.444 r  heartbeat/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.444    heartbeat/ms_reg_reg[16]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.757 r  heartbeat/ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.757    heartbeat/ms_reg_reg[20]_i_1_n_4
    SLICE_X63Y23         FDCE                                         r  heartbeat/ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.504     4.845    heartbeat/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  heartbeat/ms_reg_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment_heart/q_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.553ns  (logic 0.210ns (13.495%)  route 1.343ns (86.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          1.343     1.553    segment_heart/btnC_IBUF
    SLICE_X61Y18         FDCE                                         f  segment_heart/q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.855     1.982    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  segment_heart/q_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment_heart/q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.553ns  (logic 0.210ns (13.495%)  route 1.343ns (86.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          1.343     1.553    segment_heart/btnC_IBUF
    SLICE_X61Y18         FDCE                                         f  segment_heart/q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.855     1.982    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  segment_heart/q_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment_heart/q_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.553ns  (logic 0.210ns (13.495%)  route 1.343ns (86.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          1.343     1.553    segment_heart/btnC_IBUF
    SLICE_X61Y18         FDCE                                         f  segment_heart/q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.855     1.982    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  segment_heart/q_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment_heart/q_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.553ns  (logic 0.210ns (13.495%)  route 1.343ns (86.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          1.343     1.553    segment_heart/btnC_IBUF
    SLICE_X61Y18         FDCE                                         f  segment_heart/q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.855     1.982    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  segment_heart/q_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment_heart/q_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.210ns (12.888%)  route 1.416ns (87.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          1.416     1.626    segment_heart/btnC_IBUF
    SLICE_X61Y19         FDCE                                         f  segment_heart/q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.854     1.981    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  segment_heart/q_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment_heart/q_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.210ns (12.888%)  route 1.416ns (87.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          1.416     1.626    segment_heart/btnC_IBUF
    SLICE_X61Y19         FDCE                                         f  segment_heart/q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.854     1.981    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  segment_heart/q_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment_heart/q_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.210ns (12.888%)  route 1.416ns (87.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          1.416     1.626    segment_heart/btnC_IBUF
    SLICE_X61Y19         FDCE                                         f  segment_heart/q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.854     1.981    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  segment_heart/q_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment_heart/q_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.210ns (12.888%)  route 1.416ns (87.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          1.416     1.626    segment_heart/btnC_IBUF
    SLICE_X61Y19         FDCE                                         f  segment_heart/q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.854     1.981    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  segment_heart/q_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment_heart/q_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.210ns (12.405%)  route 1.480ns (87.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          1.480     1.689    segment_heart/btnC_IBUF
    SLICE_X61Y20         FDCE                                         f  segment_heart/q_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.853     1.980    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  segment_heart/q_reg_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment_heart/q_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.210ns (12.405%)  route 1.480ns (87.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=85, routed)          1.480     1.689    segment_heart/btnC_IBUF
    SLICE_X61Y20         FDCE                                         f  segment_heart/q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.853     1.980    segment_heart/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  segment_heart/q_reg_reg[11]/C





