// Seed: 1881453063
module module_0;
  wire id_1;
  tri0 id_2;
  bit  id_3;
  wire id_4;
  always begin : LABEL_0
    id_3 <= -1;
  end
  integer id_5 (
      .id_0((id_1)),
      .id_1(1 - -1 + id_3)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_20 :
  assert property (@(posedge id_8 or id_19) id_11) id_7 = id_20;
  or primCall (
      id_1,
      id_10,
      id_11,
      id_13,
      id_15,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_3,
      id_4,
      id_5,
      id_6,
      id_8,
      id_9
  );
  wire id_21;
  assign id_17 = id_2[1!==!1];
  module_0 modCall_1 ();
  assign modCall_1.type_7 = 0;
  wire id_22;
  wire id_23;
  assign id_16 = 1;
endmodule
