Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sun Jul  9 20:35:28 2017
| Host         : daniele-Inspiron-7559 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file design_for_gpio_wrapper_control_sets_placed.rpt
| Design       : design_for_gpio_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    47 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             166 |           55 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             176 |           56 |
| Yes          | No                    | No                     |             415 |          107 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             121 |           36 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                             Enable Signal                                                                            |                                                                 Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                                 |                1 |              2 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | design_for_gpio_i/axi_gpio_0/U0/bus2ip_reset                                                                                                    |                1 |              4 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | design_for_gpio_i/axi_gpio_1/U0/bus2ip_reset                                                                                                    |                1 |              4 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                        | design_for_gpio_i/axi_gpio_1/U0/bus2ip_reset                                                                                                    |                1 |              4 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                  | design_for_gpio_i/axi_gpio_0/U0/bus2ip_reset                                                                                                    |                1 |              4 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | design_for_gpio_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | design_for_gpio_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                       |                1 |              4 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | design_for_gpio_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                2 |              4 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                2 |              4 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                     | design_for_gpio_i/axi_gpio_0/U0/bus2ip_reset                                                                                                    |                2 |              5 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | design_for_gpio_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                1 |              5 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                     | design_for_gpio_i/axi_gpio_1/U0/bus2ip_reset                                                                                                    |                1 |              5 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                                 |                2 |              5 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | design_for_gpio_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                                 |                3 |              8 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                    | design_for_gpio_i/axi_gpio_1/U0/bus2ip_reset                                                                                                    |                1 |              8 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                    | design_for_gpio_i/axi_gpio_0/U0/bus2ip_reset                                                                                                    |                1 |              8 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | design_for_gpio_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                        |                3 |              8 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]      |                                                                                                                                                 |                8 |             12 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                                 |                3 |             12 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                                 |                3 |             12 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                 |                5 |             12 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | design_for_gpio_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                5 |             12 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                 |                4 |             13 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                                 |                2 |             14 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                 |                2 |             14 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                                 |                3 |             16 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | design_for_gpio_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                    |                6 |             17 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | design_for_gpio_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                    |                6 |             17 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                 |               11 |             20 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   |                                                                                                                                                 |                9 |             20 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | design_for_gpio_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                7 |             23 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | design_for_gpio_i/axi_gpio_1/U0/bus2ip_reset                                                                                                    |                9 |             30 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                 |               10 |             34 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | design_for_gpio_i/axi_gpio_0/U0/bus2ip_reset                                                                                                    |               13 |             44 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                                 |                8 |             47 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                 |                9 |             47 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                                 |               11 |             48 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                                 |                9 |             48 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                                 |               10 |             48 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                                 |               12 |             48 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               18 |             57 |
|  design_for_gpio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      |                                                                                                                                                 |               56 |            167 |
+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                    11 |
| 5      |                     4 |
| 6      |                     1 |
| 8      |                     5 |
| 12     |                     5 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    17 |
+--------+-----------------------+


