m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/dannd/Desktop/Verilog-An4/TSC/lab2/TSC/lab2
vinstr_register
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 DXx4 work 18 instr_register_pkg 0 22 ;RQ5]IFSN@UgK^IFYc5Be2
!s110 1709423659
!i10b 1
!s100 UTh;QXzX;;lV;Na05a[dD3
IkG]<4giMm9mj3;mbK]9Yh3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 instr_register_sv_unit
S1
R0
w1709423407
8C:/Users/dannd/Desktop/Verilog-An4/TSC/lab2/TSC/lab2/lab_dut/instr_register.sv
FC:/Users/dannd/Desktop/Verilog-An4/TSC/lab2/TSC/lab2/lab_dut/instr_register.sv
L0 9
Z4 OV;L;10.5b;63
r1
!s85 0
31
!s108 1709423659.000000
!s107 C:/Users/dannd/Desktop/Verilog-An4/TSC/lab2/TSC/lab2/lab_dut/instr_register.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dannd/Desktop/Verilog-An4/TSC/lab2/TSC/lab2/lab_dut/instr_register.sv|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
Xinstr_register_pkg
R1
!s110 1709423658
!i10b 1
!s100 XYZBdJb<6Uf<MLLFk[0Kc1
I;RQ5]IFSN@UgK^IFYc5Be2
V;RQ5]IFSN@UgK^IFYc5Be2
S1
R0
w1709423045
8C:/Users/dannd/Desktop/Verilog-An4/TSC/lab2/TSC/lab2/lab_dut/instr_register_pkg.sv
FC:/Users/dannd/Desktop/Verilog-An4/TSC/lab2/TSC/lab2/lab_dut/instr_register_pkg.sv
L0 5
R4
r1
!s85 0
31
!s108 1709423658.000000
!s107 C:/Users/dannd/Desktop/Verilog-An4/TSC/lab2/TSC/lab2/lab_dut/instr_register_pkg.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dannd/Desktop/Verilog-An4/TSC/lab2/TSC/lab2/lab_dut/instr_register_pkg.sv|
!i113 1
R5
R6
vinstr_register_test
R1
R2
!s110 1709423665
!i10b 1
!s100 EDi?WP4b_Km[C]54?4I241
IhF;Y69C8:3em`=M`eW8P:1
R3
!s105 instr_register_test_sv_unit
S1
R0
w1709423609
8C:/Users/dannd/Desktop/Verilog-An4/TSC/lab2/TSC/lab2/lab01_testbench-interface/instr_register_test.sv
FC:/Users/dannd/Desktop/Verilog-An4/TSC/lab2/TSC/lab2/lab01_testbench-interface/instr_register_test.sv
L0 8
R4
r1
!s85 0
31
!s108 1709423665.000000
!s107 C:/Users/dannd/Desktop/Verilog-An4/TSC/lab2/TSC/lab2/lab01_testbench-interface/instr_register_test.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dannd/Desktop/Verilog-An4/TSC/lab2/TSC/lab2/lab01_testbench-interface/instr_register_test.sv|
!i113 1
R5
R6
vtop
R1
R2
!s110 1709423666
!i10b 1
!s100 Tj`25_lNil0?F<jbd2ab12
I?eUQA^GzM]`<jV?iS2QJS0
R3
!s105 top_sv_unit
S1
R0
w1709102444
8C:/Users/dannd/Desktop/Verilog-An4/TSC/lab2/TSC/lab2/lab01_testbench-interface/top.sv
FC:/Users/dannd/Desktop/Verilog-An4/TSC/lab2/TSC/lab2/lab01_testbench-interface/top.sv
L0 5
R4
r1
!s85 0
31
!s108 1709423666.000000
!s107 C:/Users/dannd/Desktop/Verilog-An4/TSC/lab2/TSC/lab2/lab01_testbench-interface/top.sv|
!s90 -reportprogress|300|-work|work|C:/Users/dannd/Desktop/Verilog-An4/TSC/lab2/TSC/lab2/lab01_testbench-interface/top.sv|
!i113 1
R5
R6
