#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 12 16:31:15 2025
# Process ID: 10324
# Current directory: D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.runs/synth_1
# Command line: vivado.exe -log Top_Module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Module.tcl
# Log file: D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.runs/synth_1/Top_Module.vds
# Journal file: D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Module.tcl -notrace
Command: synth_design -top Top_Module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14500
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1107.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Module' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/stopwatch_cu.v:3]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/stopwatch_cu.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/stopwatch_cu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (1#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/stopwatch_cu.v:3]
WARNING: [Synth 8-6104] Input port 'clear' has an internal driver [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:33]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/stopwatch_dp.v:76]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (2#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/stopwatch_dp.v:76]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/stopwatch_dp.v:76]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (2#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/stopwatch_dp.v:76]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/stopwatch_dp.v:76]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (2#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/stopwatch_dp.v:76]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/stopwatch_dp.v:122]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100' (3#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/stopwatch_dp.v:122]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (4#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/stopwatch_dp.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'msec' does not match port width (7) of module 'stopwatch_dp' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:41]
INFO: [Synth 8-6157] synthesizing module 'Clock_CU' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/new/clock_cu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Clock_CU' (5#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/new/clock_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'Clock_DP' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/new/clock_dp.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Clock_DP' (6#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/new/clock_dp.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'clock_sec' does not match port width (6) of module 'Clock_DP' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:65]
WARNING: [Synth 8-689] width (1) of port connection 'clock_min' does not match port width (6) of module 'Clock_DP' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:66]
WARNING: [Synth 8-689] width (1) of port connection 'clock_hour' does not match port width (5) of module 'Clock_DP' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:67]
INFO: [Synth 8-6157] synthesizing module 'mux_8x4' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:100]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x4' (7#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:100]
WARNING: [Synth 8-689] width (10) of port connection 'msec' does not match port width (7) of module 'mux_8x4' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:76]
WARNING: [Synth 8-689] width (1) of port connection 'f_msec' does not match port width (7) of module 'mux_8x4' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:80]
WARNING: [Synth 8-689] width (1) of port connection 'f_sec' does not match port width (6) of module 'mux_8x4' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:81]
WARNING: [Synth 8-689] width (1) of port connection 'f_min' does not match port width (6) of module 'mux_8x4' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:82]
WARNING: [Synth 8-689] width (1) of port connection 'f_hour' does not match port width (5) of module 'mux_8x4' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:83]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:143]
	Parameter FCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (8#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:143]
INFO: [Synth 8-6157] synthesizing module 'clk_dot_divider' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:172]
	Parameter FCOUNT bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_dot_divider' (9#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:172]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:202]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (10#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:202]
WARNING: [Synth 8-689] width (4) of port connection 'o_sel' does not match port width (3) of module 'counter_8' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:41]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:222]
INFO: [Synth 8-226] default block is never used [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:229]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (11#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:222]
WARNING: [Synth 8-689] width (4) of port connection 'seg_sel' does not match port width (3) of module 'decoder_3x8' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:46]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:244]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (12#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:244]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized0' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:244]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized0' (12#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:244]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized1' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:244]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized1' (12#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:244]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:257]
INFO: [Synth 8-226] default block is never used [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:271]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (13#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:257]
WARNING: [Synth 8-689] width (4) of port connection 'sel' does not match port width (3) of module 'mux_8x1' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:96]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:286]
INFO: [Synth 8-226] default block is never used [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:294]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (14#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:286]
WARNING: [Synth 8-689] width (4) of port connection 'sel' does not match port width (3) of module 'mux_8x1' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:115]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:303]
INFO: [Synth 8-226] default block is never used [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:310]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (15#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:303]
INFO: [Synth 8-6157] synthesizing module 'dot_m' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:332]
INFO: [Synth 8-6155] done synthesizing module 'dot_m' (16#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:332]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (17#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Top_Module' (18#1) [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1107.516 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1107.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/constrs_1/imports/harman_FPGA/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn_clear'. [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/constrs_1/imports/harman_FPGA/Basys-3-Master.xdc:71]
Finished Parsing XDC File [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/constrs_1/imports/harman_FPGA/Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/constrs_1/imports/harman_FPGA/Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_Module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/constrs_1/imports/harman_FPGA/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1173.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1173.715 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.715 ; gain = 66.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.715 ; gain = 66.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.715 ; gain = 66.199
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stopwatch_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                               00
                     RUN |                              010 |                               01
                   CLEAR |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'stopwatch_cu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.715 ; gain = 66.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input   26 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 7     
	   2 Input    5 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin clear with 1st driver pin 'U_Stopwatch_CU/FSM_onehot_state_reg[2]/Q' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/stopwatch_cu.v:20]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin clear with 2nd driver pin 'clear' [D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:3]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1173.715 ; gain = 66.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1173.715 ; gain = 66.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.715 ; gain = 66.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.715 ; gain = 66.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module mux_8x4 has unconnected pin clock_msec[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1179.719 ; gain = 72.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1179.719 ; gain = 72.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1179.719 ; gain = 72.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1179.719 ; gain = 72.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1179.719 ; gain = 72.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1179.719 ; gain = 72.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mux_8x4       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |mux_8x4 |     1|
|2     |BUFG    |     1|
|3     |CARRY4  |    13|
|4     |LUT1    |     7|
|5     |LUT2    |    10|
|6     |LUT3    |     5|
|7     |LUT4    |     9|
|8     |LUT5    |    53|
|9     |LUT6    |    13|
|10    |FDCE    |    64|
|11    |IBUF    |     6|
|12    |OBUF    |    12|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1179.719 ; gain = 72.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1179.719 ; gain = 6.004
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1179.719 ; gain = 72.203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1191.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1191.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 16 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1191.750 ; gain = 84.234
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/working/harman_FPGA/250312_STOP_WATCH_YUN/250312_STOP_WATCH_YUN.runs/synth_1/Top_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Module_utilization_synth.rpt -pb Top_Module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 12 16:31:40 2025...
