# This script segment is generated automatically by AutoPilot

set id 39
set name myproject_mux_205_16_1_1
set corename simcore_mux
set op mux
set stage_num 1
set max_latency -1
set registered_input 1
set din0_width 16
set din0_signed 0
set din1_width 16
set din1_signed 0
set din2_width 16
set din2_signed 0
set din3_width 16
set din3_signed 0
set din4_width 16
set din4_signed 0
set din5_width 16
set din5_signed 0
set din6_width 16
set din6_signed 0
set din7_width 16
set din7_signed 0
set din8_width 16
set din8_signed 0
set din9_width 16
set din9_signed 0
set din10_width 16
set din10_signed 0
set din11_width 16
set din11_signed 0
set din12_width 16
set din12_signed 0
set din13_width 16
set din13_signed 0
set din14_width 16
set din14_signed 0
set din15_width 16
set din15_signed 0
set din16_width 16
set din16_signed 0
set din17_width 16
set din17_signed 0
set din18_width 16
set din18_signed 0
set din19_width 16
set din19_signed 0
set din20_width 5
set din20_signed 0
set dout_width 16
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mux] == "ap_gen_simcore_mux"} {
eval "ap_gen_simcore_mux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    din16_width ${din16_width} \
    din16_signed ${din16_signed} \
    din17_width ${din17_width} \
    din17_signed ${din17_signed} \
    din18_width ${din18_width} \
    din18_signed ${din18_signed} \
    din19_width ${din19_width} \
    din19_signed ${din19_signed} \
    din20_width ${din20_width} \
    din20_signed ${din20_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mux, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mux
set corename MuxnS
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    din16_width ${din16_width} \
    din16_signed ${din16_signed} \
    din17_width ${din17_width} \
    din17_signed ${din17_signed} \
    din18_width ${din18_width} \
    din18_signed ${din18_signed} \
    din19_width ${din19_width} \
    din19_signed ${din19_signed} \
    din20_width ${din20_width} \
    din20_signed ${din20_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


# Memory (RAM/ROM)  definition:
set ID 101
set hasByteEnable 0
set MemName dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_wr2_V
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 956
set AddrRange 20
set AddrWd 5
set TrueReset 0
set IsROM 1
set ROMData { "00001101010100000010010000001111101011111110111111110101111100000000010001011111110110010100111111110000111111111110101110111111111001111000000000010110110000000000100110010000000100110011000000000111001111111100111101010000000010101000111111111000001011111111011110101111111001111111000000001011010100000000110101010000001110000011111111101001010000000010011111101111110111110001111110101001011000001000100001100000001110011010000000100111011100000000111100101111111111001011111111111010011111111111010101101111111000101100000000001010101000000000010110101111101111101100111111110001011111111110011011100000000001101000111110111101010000000000011101001111111001110111000000101011101000000100101010001111000101110000000000001101011111111111101110100000000101011000000000001111111000001011101111000000000010110100111111111011100011111001100110111111111110101000000000111010111000000011111111100000000000011001111111111000110000000011101110010000000100100101" "11100000110011111111010000010000000110100110111111111001101100000000101001110000000100001101111111011000011100000000110110110000000010100100111111110111011011111111001100100000000100110000111111101100000011111111010111100000000000000100111111111001101000000001011011111111111001011110000000001000110000000000110010010000000110000111111111010110111100000010001111110000001110010100000000101110110011111101010011110000000001111001111111011110101111111011011111100000000011101100111111101001001111111101111010110000001001101010000000010110100100000010011001000000001111101110111111100000101100000001011110011111110110011101000000111010010111111110000101011111111011101011000001111011111000000100101011010001101011101000111111110001110000000000101101001111110111100011111111111100001111111111110111001111100110101010111111011100101111111101001011001111110101111001111111001101111000000010110001111111110001011101000000000110101011111110010001111111111011111110" "00001100110000000010000111000000000011011010000000000001100000000000101011010000000010010011000000101010100000000001101100000000010110110101000000000100111011111111100110111111111100110110111111100010101100000000000000010000000101000110000000001011111011111111110011000000001000111010000000000010001111111110100001101111101001100010111111100101111100000000010001110000001100011000000000000100101011110101101011000000000001101101111110111000001111111011110110110000000100101001111111011100011011111101000110001111111010100001000000001001001011111110001100010000000010001101111111111110011111111101100000001111110110111011111111110100011100000010100010001111111101000011111111100110011000000101111100000000100010110011111111101100000011111011100101001111110001100101111111101011000100000001010110100000000110011101111111111110000100001111010110100000000101011001000000010010011100000001010000100000010001011010111111110111110111111110100001101111111110000000" "11100010011100000000001000011111111100000001000000100010110100000000101011000000000111110110111111101010101100000000101101101111110011000000000000011111001111111110011110111111111010110101000000000110010011111111111010100000000001111001111111101010100100000001001000100000000010100111111111011010110000000000100111011111111110000101111111000111111011111111100111101111101011010000111111101000111011111111110101011111111110010010111111111010111000000101010101000000010001011000111111101100011111111111110111010000000110100010111111011001101000000000011110001111101110100101111111110101100011111111001111001111110000000110111111110100011100000001001010101111011001011011000000101111010011101101101111111111010000001100111111010001101011111110110011010000000111001101000000000000100011101111100011000000100001000110000001111011101111111111001011000000100101110011111111001001000011111011110110111111101111101000000000000011011100000000001101000000001110001010" "11111010101000000010001111001111111110100000000000001011100100000000101100111111111100011011111111010110001100000101101001100000000011100001111111110110010111111111001100001111111100010101111111110100000100000001100110001111111111110011000001001001100000000000000111100000100001010011111111110101101011111101110101010000000111100101000000111000010011111110111011000000011100111010111111011011011011110101110101100000000011111011111110101101011111111111101010010000001011101100000000000001010011111110111001011111111111100010000000011100110011111101010011110000010110001100000000101000010100000000011000111111111010001111000000010110010000001011101110101111111101111101111111000001110111110100100111100000000100011111000101010111010111111111110011110000001011100101000001010001000000000101100110110000010000011000111111100010111100001101110101000000100010011011000000111101011011111010101011100001001111000000111111001111011000000010011101111111111110000000" "11111010110011111111111011100000000000100101000000000111010011111110111000000000000010000100111111101001011100000000000101011111111011000100000000001000101111111111100101001111111010011101000000000010101011111111100101000000000111111111111111101100001000000000010001010000000100011000111111010100110111111111101001011111110011110101111111111101011111111010110010110000000000010110111111111100010111111110100001110000001100101011000000001110101100000110011110010000001000100100000000001001011011111111011110101111111101000001111111111011101011111011110100011111111101111110111111100010010100000000001110110000000111101001111111111001001000000011110111101111111100001011111111011010111000000100000011101111100111111001000001111001010011111110111111101111111101100100000001000011011011110111101111100000000100101111000001010011100100000111110011010000000111100001111111000111110100000010000001000000010001111111000000001111111000000000011001010000100100010011" "11001100000011111011011110110000001100111011111111110100101111111110011001000000001110111110000000001100011100000011110011110000000000111000000000110001101011111100111101111111110100100101000000001011101100000011010110101111100011111010111111110100111000000000100001010000001000101111111111111000110111111111011100110000001100101110111101110010011000000100010110101111100000010001000001100100001111111000101011011111100100110001111110101110111011111110110101000000001111011011111111010111000111111110001111010000011101110000111111000111001000000111101100101111110011100110111111110110000100000010100111001111110001110011000000011100011100000010111011111111101011110010000001110111011011101111110111001111101000001010000000100101110111111110111010100000100001000001111111111010011111101011011110010000010100010101000001000001001111111000010011010000011001110111111110111010001011111100001101111111010110100100111111011110001011110010101010101111001010001111" "11101010010100000000110001110000000100011000111111110010000111111111000011110000001100001010000000010110000100000011111010010000001100001011111111001110111100000011101100011111111111100011000000011110010111111111111110000000001000010001111111101110000100000000011011001111111101000100000001100011100000000011010000100000010001000101000000010111100011111110000101111111111100000011111111110010000000000110111101101111110101011010111110001011110100000011101101010000001010011001111110111100010100000100111011010000010000001011111110101110101111111000111100010000010101011010111111100010101000000000010101000000001001101100000001100101001011111101111000010000010001101111000011000010001111110001001100100000101001110011000000101000001100001010000011100000111100100111000000100001110000000000001111100000010000011010111101010101111000001000101100011111111001100010000001110010101111110001000000010000100010101010000001101010011000001001110111111110111110010010" "00000110000011111111000101111111111000110011111111110101110100000000110110011111111110001100000000001000010111111110111101011111111111010010000000010011111100000000110010100000000010011110000000010110100111111110111011001111111101111111000000001100101111111110001101110000000000011111000000000000110011111111111111110000001000010110000000001000010000000000111001101111111011001000111110111011100100000110111110100000000101000101000000001111100000000010000011100000000111111011000000011010011111111100101000101111111000110111111111111110100000000001011110001111110001111011000000001000100111111111011000111111111110001100111111000001000100000100111010101111111111101101111111110100101000000001000101111110100011011101000010000000001000000000101000010000001000011000000000111011010000000000010010000000001011000100000000100010111111111001011001001111111011111111000000111000011111111111100000111111110111011101000000000011101100000100101000110000010101110001" "00010100001000000000010100000000000001100110111111100010111100000000000100101111111011000011111111110011000111111111110100000000001000001111111111110011010000000100001000110000001111011010000000010101000100000000100000010000000001101100000000001100010011111111001001111111111100000100000000110010100100000000101110010000010011011010111111011011011111111110001101101111111100010110111111101110100100000100101111100000011110011110000000010111111100000000111000000000001000001110111111100001000111111100010011001111111100001110111110111001111111111111010111010000000111001110111111111111101111111111111010110000000000010010111111100111110100000010101110000000011111100011000010101111111100000001011001001111101011000101000001001100101100000111001011100000010000011110000000001111000100001000011111111111111001101101000000001000010000000001111010011111101010011110000001011101011000000110110011111111110110011110111111010110001011111111100001101111110000100110" "01001101100111111001001100000000000110111100000000001110000100000001101110001111100101100010000001101111000000000001001001110000000011101101000000100111101100000010011111100000001100100111111111010101001011111110101010010000000000110011111111111010010011111100111110110000000011011101000000001110000100000011000101101111110010000101000001010000000011110111001101100000010111000101000000010011100100001100101100000000001110011110111111001011111011111011101110100000100000101010000001001000001000000001000110101111101100111101000000100100010111111010100100110000100110111001000001000110101111111011000110000000001000000001000001100100100011110111101101010000100011010111111101001110010111111101000101110000101110110101111010111011010011111010000110011111100111010101111111101101000100100100001000101111000110001111111101000000110100000010000110101111110010110100000000001001111011111110111001000000011010010001000000011101100100000110010100111111111010000000" "00100101000100000010001110100000000011111111000000001011001011111111101110110000000001000110000001000010111111111111101110010000001010011011000000000010110000000000001010100000000110011011000000010111011111111111101100011111111010101000111111110001110000000000011111100000000011001010000000100111111111111111111001001111101101000101111111000111111011111101010010111111111110101110111111110100101011111101001001010000001011001100111111010010001111111110001111000000000111111011111111000110011111111010101010001111111101111111000000000110001100000001111111011111101111001010111111110100101000000001001101010000001011100001111111110101011000000010110101110000001100011000111110010010010000010000111001110000101010000110000000000010100011110011000001101111111010111000111111010001011000000110010000111111111001010101111110111010111011111111101110101111011111000000000001000101111111111110001111111111101011101001000000010101010100000110001001101111110010010101" "11100011110111111101110110001111111100110001111111101011001100000001101111001111111101001001000000010111101100000010011100000000000111111001111111111110100011111110101001011111111101000010111111111101101000000000011000110000001001001111111111111001011100000000110011100000000110111001000000000111001011111111001101011111110110101101111101011011100000000000101101100000011110001011000000101010010111111101001001100000001000110001111111101000100111111111100100111111111011100110111111010101011011111110110110110000000010010101000000001001101011111110001101100000000101010101111111110001110100000000111010001111110010101100000000011011111000000001100010111111110011010110111110111110010111111100100101000000010100010011111110100101100111111011000100001111100011001001111111010011111000001001010000110000000101111001111111001001100100001111011110111111110001010000000000100110001011111111001100011111111111100101111111100111011000001010000001001111101001110011" "11101011010011111110111111011111111111111011000000000010001000000000000110010000000101010011000000010000000111111110100000101111111111010111111111110001000100000010101100010000001001010000000000000100110100000000000101010000000001010100000000001001110111111111101010111111111111111100111111111011000111111111010110111111110101001100000000001111001111111111000010010000001110100001000000000110100000000001011011101111011110111100000000000000111111111111101110000000001111101001000000100001100011111101000111110000000010100101111111110100111000000000011110111111111000000011111111101011111011111100111000010000010000000010111111000001110111111110101110010000001010101000000000001101100100000100011100110000011000101000111110101000000011111010000000111111110111011011111111000001100000000001011011011111011101111011111111101011111111111110100000101111011110110101111110011000011011111110100010001111011100000011111111110100110011111010101110001111111100101011" "11000010111111111111010100010000000011111001000000001011011000000000001100110000000011001110111111011000111100000000101000111111111111110101111111110111010000000000110100101111110110010000111111101010000100000000101101111111110111100100111111111101101111111111010100001111111101101101111111011010101011111111110101011111110000011010000010000010000000000100000110001111111111100110000000100010010111111001111100011111011000001111111111010001010000000001001100011111100110100000000000000100101000000010100100010000000011101011111111111110010000000101000100011111111110001001000000000111101011111111100110011111100000000010000000111011101111110011110101111111101010101011000010010101011011111110111110110000101001110111111100000011011000000011111011100000000101000000111110111100101111111000001000001111111110000010000000001011100111111110101011111111101001110100111110101001010011111101100001110000000111001001111111111111000011110111010010011111111010010000" "00101010101100000000011011111111110111101000111111001101111100000010101000001111111000100001111111100000000111111010000110110000000001100101000000111101001011111110101110011111111111011011111111000000010011111110000000100000000011101111000001000011111111111111111000001111111100000100111111000001011111111100110111011111101100110000000000110100001000000011101111110001000001010101111111100011000011111001000001000000010111000111000001010111011111111100111100010000011001001011111111110111011111111010011101111111101001011001000001101001110000000001111110000000001010110100000001001001000111111011011100011111011000111101111110110111001100000111111011111111010010010100111101110101011000011100110100011111010011001110000011011101101111110110110100111110100001010001000000111001101000000000100110110000001010111101000000100101010000000011000110100000010110111110111111001100110000010000100001010000000011000101111110000011010111111000111101100001011011010110" "00100011000100000010100110001111101011001010000000010101111000000001001101001111111101100101111111111001000011111011110001001111110011100111000000011111101000000001100110100000000100011000111111010010001111111110111000001111111000011110000000100100000100000000101010101111111001001110111111101001111111111110010100001111101110010110000000111011110100000011110010011111100000100101000000001101011000000011010110101111111001100110000001001011010000000110001110000000000001111110000000111011110111111111000101101111111010101000111111111100001100000100010101001111001101000001111111110010100111111110110110111111101011100011111110010011110000000001110000101111110100010000000000100111100100001111010101111111100101101111000001000000000011111101110011101111011011110111111111011111100011110101100111100000000100111010000001100110001111110100001000001111111110101011111111011100100100000111011111101111101110010010111111001110110111111111101101110000110101101001" "11011000101011111111110011000000000001110011000001000011001011111111111110100000000101010001000000011011010100000010011101001111111010001101111111110000111100000001010111100000001001101000111111110100001000000000001011100000000001011110111111011001101111111111010111110000000010101011111111100100110000000010111111110000000110011110111110100011011000000011000001011111111101011100000000001001010011111110110101111111101100011111111111011110010100000000101100011111111101101010111111111010010011111111101111000000000010001011111111110011101100000001100111011111111010110111000000000000110111111110100110010000001100100101000000100101110111110100010011100000000001100110000001010010111111111101100011000000010111110010111011101100000000000001110011011111111111001111111110011001011111111100000000001111100110000010000000001011101111111101100010011111100000011100111101111001100000000010100001001111011100001100000000011011011111110100100011011111011100011110" "11111101010000000011001101111111111100101011000000100001010011111111100101110000000100011100000000101000011011111100110100111111111100001000111111111111010111111101111001100000000011100111111111111110010000000000000001010000001010110101111111111001111111111111100001100000000001010001111110011111000011111110001111111111111011011111000000111011010111111100110000000000000110110110111111011011111111110110101010010000001110100111000000010010000100001000100100101111111110000101000000010111101011111111101101110000000001001000000001000010101011111100001100100000000000110011000000001100111100000001100001100000000110010001111111011100110100000111010000100000001111111001000000000000100000010001100000111111000111111101000010001100001111111011011000110000010001100010000001100000010100000011001110010000000011111010000001000101010111111010000011100000010110111000000010101010110111111010001100100000011011110100000000001110001100000011111001010000010100111000" "00100101001000000001010101011111111101101001111111110000010111111110111001100000000010111011000000101000100000000000100000000000000111000010111111111010001111111111001101110000000101100110111111111111100000000000011001010000000001011001111111110101101011111111010111101111111010101001000000001011101100000001001110011111101111010111111111101110110011111110001110101111111001111010000000100000110100000010010101100000010000011111111111001001110100000000111000100000010011110011111111101011101011111110111101011111110111111001111111111000110111111111101101011111111101100011000000010100100100000000000011010000000111010110111111100010000000000100111011010000100111000000111111010010111000000101100001010000000000100001000010100001000111111010111011010000000001110000000000000100101111111011000000010000001000011011000000011001011111111000001001001111101001011110000000011100101111111101000110111111110001010101000000101011011000001001100011101111110100000101" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 1.158
set ClkPeriod 5
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name h_state_V_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_0 \
    op interface \
    ports { h_state_V_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name h_state_V_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_1 \
    op interface \
    ports { h_state_V_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name h_state_V_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_2 \
    op interface \
    ports { h_state_V_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name h_state_V_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_3 \
    op interface \
    ports { h_state_V_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name h_state_V_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_4 \
    op interface \
    ports { h_state_V_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name h_state_V_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_5 \
    op interface \
    ports { h_state_V_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name h_state_V_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_6 \
    op interface \
    ports { h_state_V_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name h_state_V_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_7 \
    op interface \
    ports { h_state_V_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name h_state_V_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_8 \
    op interface \
    ports { h_state_V_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name h_state_V_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_9 \
    op interface \
    ports { h_state_V_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name h_state_V_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_10 \
    op interface \
    ports { h_state_V_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name h_state_V_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_11 \
    op interface \
    ports { h_state_V_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name h_state_V_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_12 \
    op interface \
    ports { h_state_V_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name h_state_V_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_13 \
    op interface \
    ports { h_state_V_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name h_state_V_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_14 \
    op interface \
    ports { h_state_V_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name h_state_V_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_15 \
    op interface \
    ports { h_state_V_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name h_state_V_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_16 \
    op interface \
    ports { h_state_V_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name h_state_V_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_17 \
    op interface \
    ports { h_state_V_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name h_state_V_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_18 \
    op interface \
    ports { h_state_V_18 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name h_state_V_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_state_V_19 \
    op interface \
    ports { h_state_V_19 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


