# *Week 4* VSD RISC-V Tapeout Program ![NgSpice Analysis](https://img.shields.io/badge/NgSpice_Analysis-Done-darkgreen)

`12/10/2025` to `18/10/2025`

This documentation provides a solid foundation in circuit simulation using Ngspice, covering DC, AC, and transient analyses. It offers hands-on guidance for writing and running SPICE netlists, interpreting results, and verifying analog and digital circuit behavior.

---

## Table of Contents
  
1. [Objectives](#objectives)  
2. [Day-wise Folders](#day-wise-folders)
3. [Acknowledgements](#acknowledgements)  
4. [Contributor](#contributor)

---

## Objectives

---

## Day-wise Folders:

---

## Acknowledgements

Special thanks to Mr. [Kunal Ghosh](https://in.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836) and VSD team for providing guidance and resources.  
Gratitude to the SKY130 PDK community, Contributors of VSDBabySoC repository and open-source tools contributors like NgSpice, OpenSTA, Yosys, Icarus Verilog, and GTKWave.

---

## Contributor
  Navneet Prasad ([LinkedIn](https://linkedin.com/in/navneetprasad1311)) 

---

Previous week, Week 3 (GLS & STA) : [Week 3 Repository](https://github.com/navneetprasad1311/vsd-soc-pgrm-w3)
