

================================================================
== Vitis HLS Report for 'mul_body_Pipeline_VITIS_LOOP_169_1'
================================================================
* Date:           Tue Feb  8 15:34:48 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |       20|       20|        17|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    5325|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    15|    1065|    1047|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     714|     192|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    15|    1779|    6600|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U448  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U449  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U450  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U451   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U452   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U453   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  15| 1065| 1047|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln169_fu_154_p2       |         +|   0|  0|   10|           3|           1|
    |add_ln172_2_fu_368_p2     |         +|   0|  0|   10|           3|           3|
    |add_ln172_fu_253_p2       |         +|   0|  0|   10|           3|           2|
    |add_ln173_1_fu_184_p2     |         +|   0|  0|   15|           8|           7|
    |add_ln173_2_fu_280_p2     |         +|   0|  0|   45|          38|           6|
    |add_ln173_3_fu_290_p2     |         +|   0|  0|   45|          38|           7|
    |add_ln173_4_fu_395_p2     |         +|   0|  0|   45|          38|           6|
    |add_ln173_5_fu_405_p2     |         +|   0|  0|   45|          38|           7|
    |add_ln173_fu_174_p2       |         +|   0|  0|   15|           8|           6|
    |sub_ln173_1_fu_336_p2     |         -|   0|  0|  135|         128|         128|
    |sub_ln173_2_fu_451_p2     |         -|   0|  0|  135|         128|         128|
    |sub_ln173_fu_222_p2       |         -|   0|  0|  135|         128|         128|
    |and_ln173_1_fu_342_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln173_2_fu_457_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln173_fu_228_p2       |       and|   0|  0|  128|         128|         128|
    |icmp_ln169_fu_148_p2      |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln172_3_fu_258_p2    |      icmp|   0|  0|    8|           3|           2|
    |icmp_ln172_4_fu_373_p2    |      icmp|   0|  0|    8|           3|           2|
    |icmp_ln172_fu_160_p2      |      icmp|   0|  0|    8|           3|           2|
    |icmp_ln173_1_fu_431_p2    |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln173_fu_316_p2      |      icmp|   0|  0|   19|          31|           1|
    |lshr_ln173_1_fu_347_p2    |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln173_2_fu_462_p2    |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln173_fu_234_p2      |      lshr|   0|  0|  423|         128|         128|
    |select_ln173_1_fu_322_p3  |    select|   0|  0|  107|           1|           1|
    |select_ln173_2_fu_437_p3  |    select|   0|  0|  107|           1|           1|
    |select_ln173_fu_208_p3    |    select|   0|  0|  107|           1|           1|
    |tmp_78_fu_361_p3          |    select|   0|  0|   32|           1|          32|
    |tmp_81_fu_476_p3          |    select|   0|  0|   32|           1|          32|
    |tmp_85_fu_482_p3          |    select|   0|  0|   32|           1|          32|
    |shl_ln173_1_fu_216_p2     |       shl|   0|  0|  423|           1|         128|
    |shl_ln173_2_fu_300_p2     |       shl|   0|  0|  423|           1|         128|
    |shl_ln173_3_fu_330_p2     |       shl|   0|  0|  423|           1|         128|
    |shl_ln173_4_fu_415_p2     |       shl|   0|  0|  423|           1|         128|
    |shl_ln173_5_fu_445_p2     |       shl|   0|  0|  423|           1|         128|
    |shl_ln173_fu_194_p2       |       shl|   0|  0|  423|           1|         128|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 5325|        1416|        2077|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_9     |   9|          2|    3|          6|
    |i_fu_74                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_9_reg_520                        |   3|   0|    3|          0|
    |i_fu_74                            |   3|   0|    3|          0|
    |icmp_ln172_3_reg_551               |   1|   0|    1|          0|
    |icmp_ln172_4_reg_577               |   1|   0|    1|          0|
    |icmp_ln172_reg_531                 |   1|   0|    1|          0|
    |mul_1_i_i_reg_572                  |  32|   0|   32|          0|
    |mul_2_i_i_reg_598                  |  32|   0|   32|          0|
    |mul_i_i_reg_546                    |  32|   0|   32|          0|
    |tmp_78_reg_566                     |  32|   0|   32|          0|
    |tmp_81_reg_592                     |  32|   0|   32|          0|
    |tmp_85_reg_603                     |  32|   0|   32|          0|
    |trunc_ln173_1_reg_556              |  32|   0|   32|          0|
    |trunc_ln173_2_reg_582              |  32|   0|   32|          0|
    |trunc_ln173_reg_536                |  32|   0|   32|          0|
    |i_9_reg_520                        |  64|  32|    3|          0|
    |icmp_ln172_3_reg_551               |  64|  32|    1|          0|
    |icmp_ln172_4_reg_577               |  64|  32|    1|          0|
    |icmp_ln172_reg_531                 |  64|  32|    1|          0|
    |tmp_78_reg_566                     |  64|  32|   32|          0|
    |tmp_81_reg_592                     |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 714| 192|  400|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  mul_body_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  mul_body_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  mul_body_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  mul_body_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  mul_body_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  mul_body_Pipeline_VITIS_LOOP_169_1|  return value|
|p_read13      |   in|  128|     ap_none|                            p_read13|        scalar|
|empty_16      |   in|   32|     ap_none|                            empty_16|        scalar|
|empty_17      |   in|   32|     ap_none|                            empty_17|        scalar|
|empty         |   in|   32|     ap_none|                               empty|        scalar|
|aux_address0  |  out|    3|   ap_memory|                                 aux|         array|
|aux_ce0       |  out|    1|   ap_memory|                                 aux|         array|
|aux_we0       |  out|    1|   ap_memory|                                 aux|         array|
|aux_d0        |  out|   32|   ap_memory|                                 aux|         array|
+--------------+-----+-----+------------+------------------------------------+--------------+

