INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado projects/Digital_design_project/Digital_design_project.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado projects/Digital_design_project/Digital_design_project.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_generator_tb
