RCSTM8 COMPILER V2.26.09.317,  STM8S_TIM1         02/16/10  16:41:05

QCW(0x009638A0)

RCSTM8 COMPILER V2.26.09.317, COMPILATION OF MODULE STM8S_TIM1
OBJECT MODULE PLACED IN Debug\stm8s_tim1.o
COMPILER INVOKED BY: OBJECT(Debug\stm8s_tim1.o) PIN(C:\Program Files\Raisonance\Ride\inc\ST7) PIN(C:\Program Files\Raisonance\Ride\inc) WRV(0) STM8(SMALL) DEBUG DGC(page0) AUTO OT(0) PR(Debug\stm8s_tim1.lst) CD CO SB LAOB PIN(..\..\includes) PIN(..\..\..\..\libraries\stm8s_stdperiph_driver\inc) 

stmt level    source
   1          /**
   2            ******************************************************************************
   3            * @file stm8s_tim1.c
   4            * @brief This file contains all the functions for the TIM1 peripheral.
   5            * @author STMicroelectronics - MCD Application Team
   6            * @version V1.1.1
   7            * @date 06/05/2009
   8            ******************************************************************************
   9            *
  10            * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  11            * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  12            * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  13            * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  14            * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  15            * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  16            *
  17            * <h2><center>&copy; COPYRIGHT 2009 STMicroelectronics</center></h2>
  18            * @image html logo.bmp
  19            ******************************************************************************
  20            */
  21          
  22          /* Includes ------------------------------------------------------------------*/
  23          #include "stm8s_tim1.h"
  24          
  25          /* Private typedef -----------------------------------------------------------*/
  26          /* Private define ------------------------------------------------------------*/
  27          /* Private macro -------------------------------------------------------------*/
  28          /* Private variables ---------------------------------------------------------*/
  29          /* Private function prototypes -----------------------------------------------*/
  30          static void TI1_Config(u8 TIM1_ICPolarity, u8 TIM1_ICSelection,
  31                                 u8 TIM1_ICFilter);
  32          static void TI2_Config(u8 TIM1_ICPolarity, u8 TIM1_ICSelection,
  33                                 u8 TIM1_ICFilter);
  34          static void TI3_Config(u8 TIM1_ICPolarity, u8 TIM1_ICSelection,
  35                                 u8 TIM1_ICFilter);
  36          static void TI4_Config(u8 TIM1_ICPolarity, u8 TIM1_ICSelection,
  37                                 u8 TIM1_ICFilter);
  38          
  39          /**
  40            * @addtogroup TIM1_Public_Functions
  41            * @{
  42            */
  43          
  44          /**
  45            * @brief Deinitializes the TIM1 peripheral registers to their default reset values.
  46            * @par Parameters:
  47            * None
  48            * @retval None
  49            */
  50          void TIM1_DeInit(void)
  51          {
  52   1          TIM1->CR1  = TIM1_CR1_RESET_VALUE;
  53   1          TIM1->CR2  = TIM1_CR2_RESET_VALUE;
  54   1          TIM1->SMCR = TIM1_SMCR_RESET_VALUE;
  55   1          TIM1->ETR  = TIM1_ETR_RESET_VALUE;
  56   1          TIM1->IER  = TIM1_IER_RESET_VALUE;
  57   1          TIM1->SR2  = TIM1_SR2_RESET_VALUE;
  58   1          /* Disable channels */
  59   1          TIM1->CCER1 = TIM1_CCER1_RESET_VALUE;
  60   1          TIM1->CCER2 = TIM1_CCER2_RESET_VALUE;
  61   1          /* Configure channels as inputs: it is necessary if lock level is equal to 2 or 3 */
  62   1          TIM1->CCMR1 = 0x01;
  63   1          TIM1->CCMR2 = 0x01;
  64   1          TIM1->CCMR3 = 0x01;
  65   1          TIM1->CCMR4 = 0x01;
  66   1          /* Then reset channel registers: it also works if lock level is equal to 2 or 3 */
  67   1          TIM1->CCER1 = TIM1_CCER1_RESET_VALUE;
  68   1          TIM1->CCER2 = TIM1_CCER2_RESET_VALUE;
  69   1          TIM1->CCMR1 = TIM1_CCMR1_RESET_VALUE;
  70   1          TIM1->CCMR2 = TIM1_CCMR2_RESET_VALUE;
  71   1          TIM1->CCMR3 = TIM1_CCMR3_RESET_VALUE;
  72   1          TIM1->CCMR4 = TIM1_CCMR4_RESET_VALUE;
  73   1          TIM1->CNTRH = TIM1_CNTRH_RESET_VALUE;
  74   1          TIM1->CNTRL = TIM1_CNTRL_RESET_VALUE;
  75   1          TIM1->PSCRH = TIM1_PSCRH_RESET_VALUE;
  76   1          TIM1->PSCRL = TIM1_PSCRL_RESET_VALUE;
  77   1          TIM1->ARRH  = TIM1_ARRH_RESET_VALUE;
  78   1          TIM1->ARRL  = TIM1_ARRL_RESET_VALUE;
  79   1          TIM1->CCR1H = TIM1_CCR1H_RESET_VALUE;
  80   1          TIM1->CCR1L = TIM1_CCR1L_RESET_VALUE;
  81   1          TIM1->CCR2H = TIM1_CCR2H_RESET_VALUE;
  82   1          TIM1->CCR2L = TIM1_CCR2L_RESET_VALUE;
  83   1          TIM1->CCR3H = TIM1_CCR3H_RESET_VALUE;
  84   1          TIM1->CCR3L = TIM1_CCR3L_RESET_VALUE;
  85   1          TIM1->CCR4H = TIM1_CCR4H_RESET_VALUE;
  86   1          TIM1->CCR4L = TIM1_CCR4L_RESET_VALUE;
  87   1          TIM1->OISR  = TIM1_OISR_RESET_VALUE;
  88   1          TIM1->EGR   = 0x01; /* TIM1_EGR_UG */
  89   1          TIM1->DTR   = TIM1_DTR_RESET_VALUE;
  90   1          TIM1->BKR   = TIM1_BKR_RESET_VALUE;
  91   1          TIM1->RCR   = TIM1_RCR_RESET_VALUE;
  92   1          TIM1->SR1   = TIM1_SR1_RESET_VALUE;
  93   1      }
  94          
  95          /**
  96            * @brief Initializes the TIM1 Time Base Unit according to the specified parameters.
  97            * @param[in]  TIM1_Prescaler specifies the Prescaler value.
  98            * @param[in]  TIM1_CounterMode specifies the counter mode  from @ref TIM1_CounterMode_TypeDef .
  99            * @param[in]  TIM1_Period specifies the Period value.
 100            * @param[in]  TIM1_RepetitionCounter specifies the Repetition counter value
 101            * @retval None
 102            */
 103          void TIM1_TimeBaseInit(u16 TIM1_Prescaler,
 104                                 TIM1_CounterMode_TypeDef TIM1_CounterMode,
 105                                 u16 TIM1_Period,
 106                                 u8 TIM1_RepetitionCounter)
 107          {
 108   1      
 109   1          /* Check parameters */
 110   1          assert_param(IS_TIM1_COUNTER_MODE_OK(TIM1_CounterMode));
 111   1      
 112   1          /* Set the Autoreload value */
 113   1          TIM1->ARRH = (u8)(TIM1_Period >> 8);
 114   1          TIM1->ARRL = (u8)(TIM1_Period);
 115   1      
 116   1          /* Set the Prescaler value */
 117   1          TIM1->PSCRH = (u8)(TIM1_Prescaler >> 8);
 118   1          TIM1->PSCRL = (u8)(TIM1_Prescaler);
 119   1      
 120   1          /* Select the Counter Mode */
 121   1          TIM1->CR1 = (u8)(((TIM1->CR1) & (u8)(~(TIM1_CR1_CMS | TIM1_CR1_DIR))) | (u8)(TIM1_CounterMode));
 122   1      
 123   1          /* Set the Repetition Counter value */
 124   1          TIM1->RCR = TIM1_RepetitionCounter;
 125   1      
 126   1      }
 127          
 128          /**
 129            * @brief Initializes the TIM1 Channel1 according to the specified parameters.
 130            * @param[in] TIM1_OCMode specifies the Output Compare mode from @ref TIM1_OCMode_TypeDef.
 131            * @param[in] TIM1_OutputState specifies the Output State from @ref TIM1_OutputState_TypeDef.
 132            * @param[in] TIM1_OutputNState specifies the Complementary Output State from @ref TIM1_OutputNState_TypeDef.
 133            * @param[in] TIM1_Pulse specifies the Pulse width value.
 134            * @param[in] TIM1_OCPolarity specifies the Output Compare Polarity from @ref TIM1_OCPolarity_TypeDef.
 135            * @param[in] TIM1_OCNPolarity specifies the Complementary Output Compare Polarity from @ref TIM1_OCNPolarity_TypeDef.
 136            * @param[in] TIM1_OCIdleState specifies the Output Compare Idle State from @ref TIM1_OCIdleState_TypeDef.
 137            * @param[in] TIM1_OCNIdleState specifies the Complementary Output Compare Idle State from @ref TIM1_OCIdleState_TypeDef.
 138            * @retval None
 139            */
 140          void TIM1_OC1Init(TIM1_OCMode_TypeDef TIM1_OCMode,
 141                            TIM1_OutputState_TypeDef TIM1_OutputState,
 142                            TIM1_OutputNState_TypeDef TIM1_OutputNState,
 143                            u16 TIM1_Pulse,
 144                            TIM1_OCPolarity_TypeDef TIM1_OCPolarity,
 145                            TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity,
 146                            TIM1_OCIdleState_TypeDef TIM1_OCIdleState,
 147                            TIM1_OCNIdleState_TypeDef TIM1_OCNIdleState)
 148          {
 149   1          /* Check the parameters */
 150   1          assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
 151   1          assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
 152   1          assert_param(IS_TIM1_OUTPUTN_STATE_OK(TIM1_OutputNState));
 153   1          assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
 154   1          assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
 155   1          assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
 156   1          assert_param(IS_TIM1_OCNIDLE_STATE_OK(TIM1_OCNIdleState));
 157   1      
 158   1          /* Disable the Channel 1: Reset the CCE Bit, Set the Output State , the Output N State, the Output Polarity & the Output N Polarity*/
 159   1          TIM1->CCER1 &= (u8)(~( TIM1_CCER1_CC1E | TIM1_CCER1_CC1NE | TIM1_CCER1_CC1P | TIM1_CCER1_CC1NP));
 160   1          /* Set the Output State & Set the Output N State & Set the Output Polarity & Set the Output N Polarity */
 161   1          TIM1->CCER1 |= (u8)((TIM1_OutputState & TIM1_CCER1_CC1E  ) | (TIM1_OutputNState & TIM1_CCER1_CC1NE ) | (TIM1_OCPolarity  & TIM1_CCER1_CC1P  ) | (TIM1_OCNPolarity & TIM1_CCER1_CC1NP ));
 162   1      
 163   1          /* Reset the Output Compare Bits & Set the Ouput Compare Mode */
 164   1          TIM1->CCMR1 = (u8)((TIM1->CCMR1 & (u8)(~TIM1_CCMR_OCM)) | (u8)TIM1_OCMode);
 165   1      
 166   1          /* Reset the Output Idle state & the Output N Idle state bits */
 167   1          TIM1->OISR &= (u8)(~(TIM1_OISR_OIS1 | TIM1_OISR_OIS1N));
 168   1          /* Set the Output Idle state & the Output N Idle state configuration */
 169   1          TIM1->OISR |= (u8)(( TIM1_OCIdleState & TIM1_OISR_OIS1 ) | ( TIM1_OCNIdleState & TIM1_OISR_OIS1N ));
 170   1      
 171   1          /* Set the Pulse value */
 172   1          TIM1->CCR1H = (u8)(TIM1_Pulse >> 8);
 173   1          TIM1->CCR1L = (u8)(TIM1_Pulse);
 174   1      }
 175          
 176          /**
 177            * @brief Initializes the TIM1 Channel2 according to the specified parameters.
 178            * @param[in] TIM1_OCMode specifies the Output Compare mode from @ref TIM1_OCMode_TypeDef.
 179            * @param[in] TIM1_OutputState specifies the Output State from @ref TIM1_OutputState_TypeDef.
 180            * @param[in] TIM1_OutputNState specifies the Complementary Output State from @ref TIM1_OutputNState_TypeDef.
 181            * @param[in] TIM1_Pulse specifies the Pulse width value.
 182            * @param[in] TIM1_OCPolarity specifies the Output Compare Polarity from @ref TIM1_OCPolarity_TypeDef.
 183            * @param[in] TIM1_OCNPolarity specifies the Complementary Output Compare Polarity from @ref TIM1_OCNPolarity_TypeDef.
 184            * @param[in] TIM1_OCIdleState specifies the Output Compare Idle State from @ref TIM1_OCIdleState_TypeDef.
 185            * @param[in] TIM1_OCNIdleState specifies the Complementary Output Compare Idle State from @ref TIM1_OCIdleState_TypeDef.
 186            * @retval None
 187            */
 188          void TIM1_OC2Init(TIM1_OCMode_TypeDef TIM1_OCMode,
 189                            TIM1_OutputState_TypeDef TIM1_OutputState,
 190                            TIM1_OutputNState_TypeDef TIM1_OutputNState,
 191                            u16 TIM1_Pulse,
 192                            TIM1_OCPolarity_TypeDef TIM1_OCPolarity,
 193                            TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity,
 194                            TIM1_OCIdleState_TypeDef TIM1_OCIdleState,
 195                            TIM1_OCNIdleState_TypeDef TIM1_OCNIdleState)
 196          {
 197   1      
 198   1      
 199   1          /* Check the parameters */
 200   1          assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
 201   1          assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
 202   1          assert_param(IS_TIM1_OUTPUTN_STATE_OK(TIM1_OutputNState));
 203   1          assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
 204   1          assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
 205   1          assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
 206   1          assert_param(IS_TIM1_OCNIDLE_STATE_OK(TIM1_OCNIdleState));
 207   1      
 208   1          /* Disable the Channel 1: Reset the CCE Bit, Set the Output State , the Output N State, the Output Polarity & the Output N Polarity*/
 209   1          TIM1->CCER1 &= (u8)(~( TIM1_CCER1_CC2E | TIM1_CCER1_CC2NE | TIM1_CCER1_CC2P | TIM1_CCER1_CC2NP));
 210   1          /* Set the Output State & Set the Output N State & Set the Output Polarity & Set the Output N Polarity */
 211   1          TIM1->CCER1 |= (u8)((TIM1_OutputState & TIM1_CCER1_CC2E  ) | (TIM1_OutputNState & TIM1_CCER1_CC2NE ) | (TIM1_OCPolarity  & TIM1_CCER1_CC2P  ) | (TIM1_OCNPolarity & TIM1_CCER1_CC2NP ));
 212   1      
 213   1      
 214   1          /* Reset the Output Compare Bits & Set the Ouput Compare Mode */
 215   1          TIM1->CCMR2 = (u8)((TIM1->CCMR2 & (u8)(~TIM1_CCMR_OCM)) | (u8)TIM1_OCMode);
 216   1      
 217   1          /* Reset the Output Idle state & the Output N Idle state bits */
 218   1          TIM1->OISR &= (u8)(~(TIM1_OISR_OIS2 | TIM1_OISR_OIS2N));
 219   1          /* Set the Output Idle state & the Output N Idle state configuration */
 220   1          TIM1->OISR |= (u8)((TIM1_OISR_OIS2 & TIM1_OCIdleState) | (TIM1_OISR_OIS2N & TIM1_OCNIdleState));
 221   1      
 222   1          /* Set the Pulse value */
 223   1          TIM1->CCR2H = (u8)(TIM1_Pulse >> 8);
 224   1          TIM1->CCR2L = (u8)(TIM1_Pulse);
 225   1      
 226   1      }
 227          
 228          /**
 229            * @brief Initializes the TIM1 Channel3 according to the specified parameters.
 230            * @param[in] TIM1_OCMode specifies the Output Compare mode  from @ref TIM1_OCMode_TypeDef.
 231            * @param[in] TIM1_OutputState specifies the Output State  from @ref TIM1_OutputState_TypeDef.
 232            * @param[in] TIM1_OutputNState specifies the Complementary Output State   from @ref TIM1_OutputNState_TypeDef.
 233            * @param[in] TIM1_Pulse specifies the Pulse width value.
 234            * @param[in] TIM1_OCPolarity specifies the Output Compare Polarity  from @ref TIM1_OCPolarity_TypeDef.
 235            * @param[in] TIM1_OCNPolarity specifies the Complementary  Output Compare Polarity from @ref TIM1_OCNPolarity_TypeDef.
 236            * @param[in] TIM1_OCIdleState specifies the Output Compare Idle State  from @ref TIM1_OCIdleState_TypeDef.
 237            * @param[in] TIM1_OCNIdleState specifies the Complementary Output Compare Idle State  from @ref TIM1_OCIdleState_TypeDef.
 238            * @retval None
 239            */
 240          void TIM1_OC3Init(TIM1_OCMode_TypeDef TIM1_OCMode,
 241                            TIM1_OutputState_TypeDef TIM1_OutputState,
 242                            TIM1_OutputNState_TypeDef TIM1_OutputNState,
 243                            u16 TIM1_Pulse,
 244                            TIM1_OCPolarity_TypeDef TIM1_OCPolarity,
 245                            TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity,
 246                            TIM1_OCIdleState_TypeDef TIM1_OCIdleState,
 247                            TIM1_OCNIdleState_TypeDef TIM1_OCNIdleState)
 248          {
 249   1      
 250   1          /* Check the parameters */
 251   1          assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
 252   1          assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
 253   1          assert_param(IS_TIM1_OUTPUTN_STATE_OK(TIM1_OutputNState));
 254   1          assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
 255   1          assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
 256   1          assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
 257   1          assert_param(IS_TIM1_OCNIDLE_STATE_OK(TIM1_OCNIdleState));
 258   1      
 259   1          /* Disable the Channel 1: Reset the CCE Bit, Set the Output State , the Output N State, the Output Polarity & the Output N Polarity*/
 260   1          TIM1->CCER2 &= (u8)(~( TIM1_CCER2_CC3E | TIM1_CCER2_CC3NE | TIM1_CCER2_CC3P | TIM1_CCER2_CC3NP));
 261   1          /* Set the Output State & Set the Output N State & Set the Output Polarity & Set the Output N Polarity */
 262   1          TIM1->CCER2 |= (u8)((TIM1_OutputState  & TIM1_CCER2_CC3E   ) |                 (TIM1_OutputNState & TIM1_CCER2_CC3NE  ) | (TIM1_OCPolarity   & TIM1_CCER2_CC3P   ) | (TIM1_OCNPolarity  & TIM1_CCER2_CC3NP  ));
 263   1      
 264   1      
 265   1      
 266   1          /* Reset the Output Compare Bits & Set the Ouput Compare Mode */
 267   1          TIM1->CCMR3 = (u8)((TIM1->CCMR3 & (u8)(~TIM1_CCMR_OCM)) | (u8)TIM1_OCMode);
 268   1      
 269   1          /* Reset the Output Idle state & the Output N Idle state bits */
 270   1          TIM1->OISR &= (u8)(~(TIM1_OISR_OIS3 | TIM1_OISR_OIS3N));
 271   1          /* Set the Output Idle state & the Output N Idle state configuration */
 272   1          TIM1->OISR |= (u8)((TIM1_OISR_OIS3 & TIM1_OCIdleState) | (TIM1_OISR_OIS3N & TIM1_OCNIdleState));
 273   1      
 274   1          /* Set the Pulse value */
 275   1          TIM1->CCR3H = (u8)(TIM1_Pulse >> 8);
 276   1          TIM1->CCR3L = (u8)(TIM1_Pulse);
 277   1      
 278   1      }
 279          
 280          /**
 281            * @brief Initializes the TIM1 Channel4 according to the specified parameters.
 282            * @param[in] TIM1_OCMode specifies the Output Compare mode  from @ref TIM1_OCMode_TypeDef.
 283            * @param[in] TIM1_OutputState specifies the Output State  from @ref TIM1_OutputState_TypeDef.
 284            * @param[in] TIM1_Pulse specifies the Pulse width  value.
 285            * @param[in] TIM1_OCPolarity specifies the Output Compare Polarity  from @ref TIM1_OCPolarity_TypeDef.
 286            * @param[in] TIM1_OCIdleState specifies the Output Compare Idle State  from @ref TIM1_OCIdleState_TypeDef.
 287            * @retval None
 288            */
 289          void TIM1_OC4Init(TIM1_OCMode_TypeDef TIM1_OCMode,
 290                            TIM1_OutputState_TypeDef TIM1_OutputState,
 291                            u16 TIM1_Pulse,
 292                            TIM1_OCPolarity_TypeDef TIM1_OCPolarity,
 293                            TIM1_OCIdleState_TypeDef TIM1_OCIdleState)
 294          {
 295   1      
 296   1          /* Check the parameters */
 297   1          assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
 298   1          assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
 299   1          assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
 300   1          assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
 301   1      
 302   1      
 303   1      
 304   1          /* Disable the Channel 4: Reset the CCE Bit */
 305   1          TIM1->CCER2 &= (u8)(~(TIM1_CCER2_CC4E | TIM1_CCER2_CC4P));
 306   1          /* Set the Output State  &  the Output Polarity */
 307   1          TIM1->CCER2 |= (u8)((TIM1_OutputState & TIM1_CCER2_CC4E ) |  (TIM1_OCPolarity  & TIM1_CCER2_CC4P ));
 308   1      
 309   1          /* Reset the Output Compare Bit  and Set the Ouput Compare Mode */
 310   1          TIM1->CCMR4 = (u8)((TIM1->CCMR4 & (u8)(~TIM1_CCMR_OCM)) | (TIM1_OCMode));
 311   1      
 312   1          /* Set the Output Idle state */
 313   1          if (TIM1_OCIdleState != TIM1_OCIDLESTATE_RESET)
 314   1          {
 315   2              TIM1->OISR |= (u8)(~TIM1_CCER2_CC4P);
 316   2          }
 317   1          else
 318   1          {
 319   2              TIM1->OISR &= (u8)(~TIM1_OISR_OIS4);
 320   2          }
 321   1      
 322   1          /* Set the Pulse value */
 323   1          TIM1->CCR4H = (u8)(TIM1_Pulse >> 8);
 324   1          TIM1->CCR4L = (u8)(TIM1_Pulse);
 325   1      
 326   1      }
 327          
 328          /**
 329            * @brief Configures the Break feature, dead time, Lock level, the OSSI,
 330            * and the AOE(automatic output enable).
 331            * @param[in]  TIM1_OSSIState specifies the OSSIS State from @ref TIM1_OSSIState_TypeDef.
 332            * @param[in] TIM1_LockLevel specifies the lock level from @ref TIM1_LockLevel_TypeDef.
 333            * @param[in]  TIM1_DeadTime specifies the dead time value.
 334            * @param[in]  TIM1_Break specifies the Break state @ref TIM1_BreakState_TypeDef.
 335            * @param[in]  TIM1_BreakPolarity specifies the Break polarity from @ref TIM1_BreakPolarity_TypeDef.
 336            * @param[in]  TIM1_AutomaticOutput specifies the Automatic Output configuration from @ref TIM1_AutomaticOutput_TypeDef.
 337            * @retval None
 338            */
 339          void TIM1_BDTRConfig(TIM1_OSSIState_TypeDef TIM1_OSSIState,
 340                               TIM1_LockLevel_TypeDef TIM1_LockLevel,
 341                               u8 TIM1_DeadTime,
 342                               TIM1_BreakState_TypeDef TIM1_Break,
 343                               TIM1_BreakPolarity_TypeDef TIM1_BreakPolarity,
 344                               TIM1_AutomaticOutput_TypeDef TIM1_AutomaticOutput)
 345          {
 346   1      
 347   1      
 348   1          /* Check the parameters */
 349   1          assert_param(IS_TIM1_OSSI_STATE_OK(TIM1_OSSIState));
 350   1          assert_param(IS_TIM1_LOCK_LEVEL_OK(TIM1_LockLevel));
 351   1          assert_param(IS_TIM1_BREAK_STATE_OK(TIM1_Break));
 352   1          assert_param(IS_TIM1_BREAK_POLARITY_OK(TIM1_BreakPolarity));
 353   1          assert_param(IS_TIM1_AUTOMATIC_OUTPUT_STATE_OK(TIM1_AutomaticOutput));
 354   1      
 355   1      
 356   1          TIM1->DTR = (u8)(TIM1_DeadTime);
 357   1          /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSI State,
 358   1                    the dead time value  and the Automatic Output Enable Bit */
 359   1      
 360   1          TIM1->BKR  =  (u8)((u8)TIM1_OSSIState       | \
 361   1                             (u8)TIM1_LockLevel       | \
 362   1                             (u8)TIM1_Break           | \
 363   1                             (u8)TIM1_BreakPolarity   | \
 364   1                             (u8)TIM1_AutomaticOutput);
 365   1      
 366   1      }
 367          
 368          /**
 369            * @brief Initializes the TIM1 peripheral according to the specified parameters.
 370            * @param[in]  TIM1_Channel specifies the input capture channel from TIM1_Channel_TypeDef.
 371            * @param[in]  TIM1_ICPolarity specifies the Input capture polarity from  TIM1_ICPolarity_TypeDef .
 372            * @param[in] TIM1_ICSelection specifies the Input capture source selection  from  TIM1_ICSelection_TypeDef.
 373            * @param[in] TIM1_ICPrescaler specifies the Input capture Prescaler from  TIM1_ICPSC_TypeDef.
 374            * @param[in] TIM1_ICFilter specifies the Input capture filter value.
 375            * @retval None
 376            */
 377          
 378          void TIM1_ICInit(TIM1_Channel_TypeDef TIM1_Channel,
 379                           TIM1_ICPolarity_TypeDef TIM1_ICPolarity,
 380                           TIM1_ICSelection_TypeDef TIM1_ICSelection,
 381                           TIM1_ICPSC_TypeDef TIM1_ICPrescaler,
 382                           u8 TIM1_ICFilter)
 383          {
 384   1      
 385   1          /* Check the parameters */
 386   1          assert_param(IS_TIM1_CHANNEL_OK(TIM1_Channel));
 387   1          assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_ICPolarity));
 388   1          assert_param(IS_TIM1_IC_SELECTION_OK(TIM1_ICSelection));
 389   1          assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_ICPrescaler));
 390   1          assert_param(IS_TIM1_IC_FILTER_OK(TIM1_ICFilter));
 391   1      
 392   1          if (TIM1_Channel == TIM1_CHANNEL_1)
 393   1          {
 394   2              /* TI1 Configuration */
 395   2              TI1_Config((u8)TIM1_ICPolarity,
 396   2                         (u8)TIM1_ICSelection,
 397   2                         (u8)TIM1_ICFilter);
 398   2              /* Set the Input Capture Prescaler value */
 399   2              TIM1_SetIC1Prescaler(TIM1_ICPrescaler);
 400   2          }
 401   1          else if (TIM1_Channel == TIM1_CHANNEL_2)
 402   1          {
 403   2              /* TI2 Configuration */
 404   2              TI2_Config((u8)TIM1_ICPolarity,
 405   2                         (u8)TIM1_ICSelection,
 406   2                         (u8)TIM1_ICFilter);
 407   2              /* Set the Input Capture Prescaler value */
 408   2              TIM1_SetIC2Prescaler(TIM1_ICPrescaler);
 409   2          }
 410   1          else if (TIM1_Channel == TIM1_CHANNEL_3)
 411   1          {
 412   2              /* TI3 Configuration */
 413   2              TI3_Config((u8)TIM1_ICPolarity,
 414   2                         (u8)TIM1_ICSelection,
 415   2                         (u8)TIM1_ICFilter);
 416   2              /* Set the Input Capture Prescaler value */
 417   2              TIM1_SetIC3Prescaler(TIM1_ICPrescaler);
 418   2          }
 419   1          else
 420   1          {
 421   2              /* TI4 Configuration */
 422   2              TI4_Config((u8)TIM1_ICPolarity,
 423   2                         (u8)TIM1_ICSelection,
 424   2                         (u8)TIM1_ICFilter);
 425   2              /* Set the Input Capture Prescaler value */
 426   2              TIM1_SetIC4Prescaler(TIM1_ICPrescaler);
 427   2          }
 428   1      
 429   1      }
 430          
 431          /**
 432            * @brief Configures the TIM1 peripheral in PWM Input Mode according to the specified parameters.
 433            * @param[in]  TIM1_Channel specifies the input capture channel from TIM1_Channel_TypeDef.
 434            * @param[in]  TIM1_ICPolarity specifies the Input capture polarity from  TIM1_ICPolarity_TypeDef .
 435            * @param[in] TIM1_ICSelection specifies the Input capture source selection  from  TIM1_ICSelection_TypeDef.
 436            * @param[in] TIM1_ICPrescaler specifies the Input capture Prescaler from  TIM1_ICPSC_TypeDef.
 437            * @param[in] TIM1_ICFilter specifies the Input capture filter value.
 438            * @retval None
 439            */
 440          void TIM1_PWMIConfig(TIM1_Channel_TypeDef TIM1_Channel,
 441                               TIM1_ICPolarity_TypeDef TIM1_ICPolarity,
 442                               TIM1_ICSelection_TypeDef TIM1_ICSelection,
 443                               TIM1_ICPSC_TypeDef TIM1_ICPrescaler,
 444                               u8 TIM1_ICFilter)
 445          {
 446   1          u8 icpolarity = TIM1_ICPOLARITY_RISING;
 447   1          u8 icselection = TIM1_ICSELECTION_DIRECTTI;
 448   1      
 449   1          /* Check the parameters */
 450   1          assert_param(IS_TIM1_PWMI_CHANNEL_OK(TIM1_Channel));
 451   1          assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_ICPolarity));
 452   1          assert_param(IS_TIM1_IC_SELECTION_OK(TIM1_ICSelection));
 453   1          assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_ICPrescaler));
 454   1      
 455   1          /* Select the Opposite Input Polarity */
 456   1          if (TIM1_ICPolarity != TIM1_ICPOLARITY_FALLING)
 457   1          {
 458   2              icpolarity = TIM1_ICPOLARITY_FALLING;
 459   2          }
 460   1          else
 461   1          {
 462   2              icpolarity = TIM1_ICPOLARITY_RISING;
 463   2          }
 464   1      
 465   1          /* Select the Opposite Input */
 466   1          if (TIM1_ICSelection == TIM1_ICSELECTION_DIRECTTI)
 467   1          {
 468   2              icselection = TIM1_ICSELECTION_INDIRECTTI;
 469   2          }
 470   1          else
 471   1          {
 472   2              icselection = TIM1_ICSELECTION_DIRECTTI;
 473   2          }
 474   1      
 475   1          if (TIM1_Channel == TIM1_CHANNEL_1)
 476   1          {
 477   2              /* TI1 Configuration */
 478   2              TI1_Config((u8)TIM1_ICPolarity, (u8)TIM1_ICSelection,
 479   2                         (u8)TIM1_ICFilter);
 480   2      
 481   2              /* Set the Input Capture Prescaler value */
 482   2              TIM1_SetIC1Prescaler(TIM1_ICPrescaler);
 483   2      
 484   2              /* TI2 Configuration */
 485   2              TI2_Config(icpolarity, icselection, TIM1_ICFilter);
 486   2      
 487   2              /* Set the Input Capture Prescaler value */
 488   2              TIM1_SetIC2Prescaler(TIM1_ICPrescaler);
 489   2          }
 490   1          else
 491   1          {
 492   2              /* TI2 Configuration */
 493   2              TI2_Config((u8)TIM1_ICPolarity, (u8)TIM1_ICSelection,
 494   2                         (u8)TIM1_ICFilter);
 495   2      
 496   2              /* Set the Input Capture Prescaler value */
 497   2              TIM1_SetIC2Prescaler(TIM1_ICPrescaler);
 498   2      
 499   2              /* TI1 Configuration */
 500   2              TI1_Config(icpolarity, icselection, TIM1_ICFilter);
 501   2      
 502   2              /* Set the Input Capture Prescaler value */
 503   2              TIM1_SetIC1Prescaler(TIM1_ICPrescaler);
 504   2          }
 505   1      }
 506          
 507          
 508          /**
 509            * @brief Enables or disables the TIM1 peripheral.
 510            * @param[in] NewState new state of the TIM1 peripheral.
 511          	* This parameter can be ENABLE or DISABLE.
 512            * @retval None
 513            */
 514          void TIM1_Cmd(FunctionalState NewState)
 515          {
 516   1          /* Check the parameters */
 517   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 518   1      
 519   1          /* set or Reset the CEN Bit */
 520   1          if (NewState != DISABLE)
 521   1          {
 522   2              TIM1->CR1 |= TIM1_CR1_CEN;
 523   2          }
 524   1          else
 525   1          {
 526   2              TIM1->CR1 &= (u8)(~TIM1_CR1_CEN);
 527   2          }
 528   1      }
 529          
 530          
 531          /**
 532            * @brief Enables or disables the TIM1 peripheral Main Outputs.
 533            * @param[in] NewState new state of the TIM1 peripheral.
 534          	* This parameter can be ENABLE or DISABLE.
 535            * @retval None
 536            */
 537          void TIM1_CtrlPWMOutputs(FunctionalState NewState)
 538          {
 539   1          /* Check the parameters */
 540   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 541   1      
 542   1          /* Set or Reset the MOE Bit */
 543   1      
 544   1          if (NewState != DISABLE)
 545   1          {
 546   2              TIM1->BKR |= TIM1_BKR_MOE;
 547   2          }
 548   1          else
 549   1          {
 550   2              TIM1->BKR &= (u8)(~TIM1_BKR_MOE);
 551   2          }
 552   1      }
 553          
 554          
 555          /**
 556            * @brief Enables or disables the specified TIM1 interrupts.
 557            * @param[in] NewState new state of the TIM1 peripheral.
 558            * This parameter can be: ENABLE or DISABLE.
 559            * @param[in] TIM1_IT specifies the TIM1 interrupts sources to be enabled or disabled.
 560            * This parameter can be any combination of the following values:
 561            *  - TIM1_IT_UPDATE: TIM1 update Interrupt source
 562            *  - TIM1_IT_CC1: TIM1 Capture Compare 1 Interrupt source
 563            *  - TIM1_IT_CC2: TIM1 Capture Compare 2 Interrupt source
 564            *  - TIM1_IT_CC3: TIM1 Capture Compare 3 Interrupt source
 565            *  - TIM1_IT_CC4: TIM1 Capture Compare 4 Interrupt source
 566            *  - TIM1_IT_CCUpdate: TIM1 Capture Compare Update Interrupt source
 567            *  - TIM1_IT_TRIGGER: TIM1 Trigger Interrupt source
 568            *  - TIM1_IT_BREAK: TIM1 Break Interrupt source
 569            * @param[in] NewState new state of the TIM1 peripheral.
 570            * @retval None
 571            */
 572          void TIM1_ITConfig(TIM1_IT_TypeDef  TIM1_IT, FunctionalState NewState)
 573          {
 574   1          /* Check the parameters */
 575   1          assert_param(IS_TIM1_IT_OK(TIM1_IT));
 576   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 577   1      
 578   1          if (NewState != DISABLE)
 579   1          {
 580   2              /* Enable the Interrupt sources */
 581   2              TIM1->IER |= (u8)TIM1_IT;
 582   2          }
 583   1          else
 584   1          {
 585   2              /* Disable the Interrupt sources */
 586   2              TIM1->IER &= (u8)(~(u8)TIM1_IT);
 587   2          }
 588   1      }
 589          
 590          
 591          /**
 592            * @brief Configures the TIM1 internal Clock.
 593            * @param[in] :
 594            * None
 595            * @retval None
 596            */
 597          void TIM1_InternalClockConfig(void)
 598          {
 599   1          /* Disable slave mode to clock the prescaler directly with the internal clock */
 600   1          TIM1->SMCR &= (u8)(~TIM1_SMCR_SMS);
 601   1      }
 602          
 603          
 604          /**
 605            * @brief Configures the TIM1 External clock Mode1.
 606            * @param[in] TIM1_ExtTRGPrescaler specifies the external Trigger Prescaler.
 607            * This parameter can be one of the following values:
 608            *                       - TIM1_EXTTRGPSC_OFF
 609            *                       - TIM1_EXTTRGPSC_DIV2
 610            *                       - TIM1_EXTTRGPSC_DIV4
 611            *                       - TIM1_EXTTRGPSC_DIV8.
 612            * @param[in] TIM1_ExtTRGPolarity specifies the external Trigger Polarity.
 613            * This parameter can be one of the following values:
 614            *                       - TIM1_EXTTRGPOLARITY_INVERTED
 615            *                       - TIM1_EXTTRGPOLARITY_NONINVERTED
 616            * @param[in] ExtTRGFilter specifies the External Trigger Filter.
 617            * This parameter must be a value between 0x00 and 0x0F
 618            * @retval None
 619            */
 620          void TIM1_ETRClockMode1Config(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler,
 621                                        TIM1_ExtTRGPolarity_TypeDef TIM1_ExtTRGPolarity,
 622                                        u8 ExtTRGFilter)
 623          {
 624   1          /* Check the parameters */
 625   1          assert_param(IS_TIM1_EXT_PRESCALER_OK(TIM1_ExtTRGPrescaler));
 626   1          assert_param(IS_TIM1_EXT_POLARITY_OK(TIM1_ExtTRGPolarity));
 627   1      
 628   1          /* Configure the ETR Clock source */
 629   1          TIM1_ETRConfig(TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity, ExtTRGFilter);
 630   1      
 631   1          /* Select the External clock mode1 & Select the Trigger selection : ETRF */
 632   1          TIM1->SMCR = (u8)((TIM1->SMCR & (u8)(~(TIM1_SMCR_SMS | TIM1_SMCR_TS ))) | (u8)(  TIM1_SLAVEMODE_EXTERNAL1 | TIM1_TS_ETRF ));
 633   1      }
 634          
 635          
 636          /**
 637            * @brief Configures the TIM1 External clock Mode2.
 638            * @param[in] TIM1_ExtTRGPrescaler specifies the external Trigger Prescaler.
 639            * This parameter can be one of the following values:
 640            *                       - TIM1_EXTTRGPSC_OFF
 641            *                       - TIM1_EXTTRGPSC_DIV2
 642            *                       - TIM1_EXTTRGPSC_DIV4
 643            *                       - TIM1_EXTTRGPSC_DIV8.
 644            * @param[in] TIM1_ExtTRGPolarity specifies the external Trigger Polarity.
 645            * This parameter can be one of the following values:
 646            *                       - TIM1_EXTTRGPOLARITY_INVERTED
 647            *                       - TIM1_EXTTRGPOLARITY_NONINVERTED
 648            * @param[in] ExtTRGFilter specifies the External Trigger Filter.
 649            * This parameter must be a value between 0x00 and 0x0F
 650            * @retval None
 651            */
 652          void TIM1_ETRClockMode2Config(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler,
 653                                        TIM1_ExtTRGPolarity_TypeDef TIM1_ExtTRGPolarity,
 654                                        u8 ExtTRGFilter)
 655          {
 656   1          /* Check the parameters */
 657   1          assert_param(IS_TIM1_EXT_PRESCALER_OK(TIM1_ExtTRGPrescaler));
 658   1          assert_param(IS_TIM1_EXT_POLARITY_OK(TIM1_ExtTRGPolarity));
 659   1      
 660   1          /* Configure the ETR Clock source */
 661   1          TIM1_ETRConfig(TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity, ExtTRGFilter);
 662   1      
 663   1          /* Enable the External clock mode2 */
 664   1          TIM1->ETR |= TIM1_ETR_ECE;
 665   1      }
 666          
 667          
 668          /**
 669            * @brief Configures the TIM1 External Trigger.
 670            * @param[in] TIM1_ExtTRGPrescaler specifies the external Trigger Prescaler.
 671            * This parameter can be one of the following values:
 672            *                       - TIM1_EXTTRGPSC_OFF
 673            *                       - TIM1_EXTTRGPSC_DIV2
 674            *                       - TIM1_EXTTRGPSC_DIV4
 675            *                       - TIM1_EXTTRGPSC_DIV8.
 676            * @param[in] TIM1_ExtTRGPolarity specifies the external Trigger Polarity.
 677            * This parameter can be one of the following values:
 678            *                       - TIM1_EXTTRGPOLARITY_INVERTED
 679            *                       - TIM1_EXTTRGPOLARITY_NONINVERTED
 680            * @param[in] ExtTRGFilter specifies the External Trigger Filter.
 681            * This parameter must be a value between 0x00 and 0x0F
 682            * @retval None
 683            */
 684          void TIM1_ETRConfig(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler,
 685                              TIM1_ExtTRGPolarity_TypeDef TIM1_ExtTRGPolarity,
 686                              u8 ExtTRGFilter)
 687          {
 688   1          /* Check the parameters */
 689   1          assert_param(IS_TIM1_EXT_TRG_FILTER_OK(ExtTRGFilter));
 690   1          /* Set the Prescaler, the Filter value and the Polarity */
 691   1          TIM1->ETR |= (u8)((u8)TIM1_ExtTRGPrescaler |
 692   1                            (u8)TIM1_ExtTRGPolarity  |
 693   1                            (u8)ExtTRGFilter          );
 694   1      }
 695          
 696          
 697          /**
 698            * @brief Configures the TIM1 Trigger as External Clock.
 699            * @param[in] TIM1_TIxExternalCLKSource specifies Trigger source.
 700            * This parameter can be one of the following values:
 701            *                       - TIM1_TIXEXTERNALCLK1SOURCE_TI1: TI1 Edge Detector
 702            *                       - TIM1_TIXEXTERNALCLK1SOURCE_TI2: Filtered TIM1 Input 1
 703            *                       - TIM1_TIXEXTERNALCLK1SOURCE_TI1ED: Filtered TIM1 Input 2
 704            * @param[in] TIM1_ICPolarity specifies the TIx Polarity.
 705            * This parameter can be:
 706            *                       - TIM1_ICPOLARITY_RISING
 707            *                       - TIM1_ICPOLARITY_FALLING
 708            * @param[in] ICFilter specifies the filter value.
 709            * This parameter must be a value between 0x00 and 0x0F
 710            * @retval None
 711            * @par Required preconditions:
 712            * TI1_Config
 713            * TI2_Config
 714            * TIM1_SelectInputTrigger
 715            */
 716          void TIM1_TIxExternalClockConfig(TIM1_TIxExternalCLK1Source_TypeDef TIM1_TIxExternalCLKSource,
 717                                           TIM1_ICPolarity_TypeDef TIM1_ICPolarity,
 718                                           u8 ICFilter)
 719          {
 720   1          /* Check the parameters */
 721   1          assert_param(IS_TIM1_TIXCLK_SOURCE_OK(TIM1_TIxExternalCLKSource));
 722   1          assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_ICPolarity));
 723   1          assert_param(IS_TIM1_IC_FILTER_OK(ICFilter));
 724   1      
 725   1          /* Configure the TIM1 Input Clock Source */
 726   1          if (TIM1_TIxExternalCLKSource == TIM1_TIXEXTERNALCLK1SOURCE_TI2)
 727   1          {
 728   2              TI2_Config((u8)TIM1_ICPolarity, (u8)TIM1_ICSELECTION_DIRECTTI, (u8)ICFilter);
 729   2          }
 730   1          else
 731   1          {
 732   2              TI1_Config((u8)TIM1_ICPolarity, (u8)TIM1_ICSELECTION_DIRECTTI, (u8)ICFilter);
 733   2          }
 734   1      
 735   1          /* Select the Trigger source */
 736   1          TIM1_SelectInputTrigger(TIM1_TIxExternalCLKSource);
 737   1      
 738   1          /* Select the External clock mode1 */
 739   1          TIM1->SMCR |= (u8)(TIM1_SLAVEMODE_EXTERNAL1);
 740   1      }
 741          
 742          /**
 743            * @brief Selects the TIM1 Input Trigger source.
 744            * @param[in] TIM1_InputTriggerSource specifies Input Trigger source.
 745            * This parameter can be one of the following values:
 746            *                       - TIM1_TS_TI1F_ED: TI1 Edge Detector
 747            *                       - TIM1_TS_TI1FP1: Filtered Timer Input 1
 748            *                       - TIM1_TS_TI2FP2: Filtered Timer Input 2
 749            *                       - TIM1_TS_ETRF: External Trigger input
 750            * @retval None
 751            */
 752          void TIM1_SelectInputTrigger(TIM1_TS_TypeDef TIM1_InputTriggerSource)
 753          {
 754   1          /* Check the parameters */
 755   1          assert_param(IS_TIM1_TRIGGER_SELECTION_OK(TIM1_InputTriggerSource));
 756   1      
 757   1          /* Select the Tgigger Source */
 758   1          TIM1->SMCR = (u8)((TIM1->SMCR & (u8)(~TIM1_SMCR_TS)) | (u8)TIM1_InputTriggerSource);
 759   1      }
 760          
 761          
 762          /**
 763            * @brief Enables or Disables the TIM1 Update event.
 764            * @param[in] NewState new state of the TIM1 peripheral Preload register. This parameter can
 765            * be ENABLE or DISABLE.
 766            * @retval None
 767            */
 768          
 769          void TIM1_UpdateDisableConfig(FunctionalState NewState)
 770          {
 771   1          /* Check the parameters */
 772   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 773   1      
 774   1          /* Set or Reset the UDIS Bit */
 775   1          if (NewState != DISABLE)
 776   1          {
 777   2              TIM1->CR1 |= TIM1_CR1_UDIS;
 778   2          }
 779   1          else
 780   1          {
 781   2              TIM1->CR1 &= (u8)(~TIM1_CR1_UDIS);
 782   2          }
 783   1      }
 784          
 785          /**
 786            * @brief Selects the TIM1 Update Request Interrupt source.
 787            * @param[in] TIM1_UpdateSource specifies the Update source.
 788            * This parameter can be one of the following values
 789            *                       - TIM1_UPDATESOURCE_REGULAR
 790            *                       - TIM1_UPDATESOURCE_GLOBAL
 791            * @retval None
 792            */
 793          void TIM1_UpdateRequestConfig(TIM1_UpdateSource_TypeDef TIM1_UpdateSource)
 794          {
 795   1          /* Check the parameters */
 796   1          assert_param(IS_TIM1_UPDATE_SOURCE_OK(TIM1_UpdateSource));
 797   1      
 798   1          /* Set or Reset the URS Bit */
 799   1          if (TIM1_UpdateSource != TIM1_UPDATESOURCE_GLOBAL)
 800   1          {
 801   2              TIM1->CR1 |= TIM1_CR1_URS;
 802   2          }
 803   1          else
 804   1          {
 805   2              TIM1->CR1 &= (u8)(~TIM1_CR1_URS);
 806   2          }
 807   1      }
 808          
 809          
 810          /**
 811            * @brief Enables or Disables the TIM1’s Hall sensor interface.
 812            * @param[in] NewState new state of the TIM1 Hall sensor interface.This parameter can
 813            * be ENABLE or DISABLE.
 814            * @retval None
 815            */
 816          void TIM1_SelectHallSensor(FunctionalState NewState)
 817          {
 818   1          /* Check the parameters */
 819   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 820   1      
 821   1          /* Set or Reset the TI1S Bit */
 822   1          if (NewState != DISABLE)
 823   1          {
 824   2              TIM1->CR2 |= TIM1_CR2_TI1S;
 825   2          }
 826   1          else
 827   1          {
 828   2              TIM1->CR2 &= (u8)(~TIM1_CR2_TI1S);
 829   2          }
 830   1      }
 831          
 832          
 833          /**
 834            * @brief Selects the TIM1’s One Pulse Mode.
 835            * @param[in] TIM1_OPMode specifies the OPM Mode to be used.
 836            * This parameter can be one of the following values
 837            *                    - TIM1_OPMODE_SINGLE
 838            *                    - TIM1_OPMODE_REPETITIVE
 839            * @retval None
 840            */
 841          void TIM1_SelectOnePulseMode(TIM1_OPMode_TypeDef TIM1_OPMode)
 842          {
 843   1          /* Check the parameters */
 844   1          assert_param(IS_TIM1_OPM_MODE_OK(TIM1_OPMode));
 845   1      
 846   1          /* Set or Reset the OPM Bit */
 847   1          if (TIM1_OPMode != TIM1_OPMODE_REPETITIVE)
 848   1          {
 849   2              TIM1->CR1 |= TIM1_CR1_OPM;
 850   2          }
 851   1          else
 852   1          {
 853   2              TIM1->CR1 &= (u8)(~TIM1_CR1_OPM);
 854   2          }
 855   1      
 856   1      }
 857          
 858          
 859          /**
 860            * @brief Selects the TIM1 Trigger Output Mode.
 861            * @param[in] TIM1_TRGOSource specifies the Trigger Output source.
 862            * This parameter can be one of the following values
 863            *                       - TIM1_TRGOSOURCE_RESET
 864            *                       - TIM1_TRGOSOURCE_ENABLE
 865            *                       - TIM1_TRGOSOURCE_UPDATE
 866            *                       - TIM1_TRGOSource_OC1
 867            *                       - TIM1_TRGOSOURCE_OC1REF
 868            *                       - TIM1_TRGOSOURCE_OC2REF
 869            *                       - TIM1_TRGOSOURCE_OC3REF
 870            * @retval None
 871            */
 872          void TIM1_SelectOutputTrigger(TIM1_TRGOSource_TypeDef TIM1_TRGOSource)
 873          {
 874   1      
 875   1          /* Check the parameters */
 876   1          assert_param(IS_TIM1_TRGO_SOURCE_OK(TIM1_TRGOSource));
 877   1          /* Reset the MMS Bits & Select the TRGO source */
 878   1          TIM1->CR2 = (u8)((TIM1->CR2 & (u8)(~TIM1_CR2_MMS    )) | (u8)  TIM1_TRGOSource);
 879   1      }
 880          
 881          /**
 882            * @brief Selects the TIM1 Slave Mode.
 883            * @param[in] TIM1_SlaveMode specifies the TIM1 Slave Mode.
 884            * This parameter can be one of the following values
 885            *                       - TIM1_SLAVEMODE_RESET
 886            *                       - TIM1_SLAVEMODE_GATED
 887            *                       - TIM1_SLAVEMODE_TRIGGER
 888            *                       - TIM1_SLAVEMODE_EXTERNAL1
 889            * @retval None
 890            */
 891          void TIM1_SelectSlaveMode(TIM1_SlaveMode_TypeDef TIM1_SlaveMode)
 892          {
 893   1      
 894   1          /* Check the parameters */
 895   1          assert_param(IS_TIM1_SLAVE_MODE_OK(TIM1_SlaveMode));
 896   1      
 897   1          /* Reset the SMS Bits */ /* Select the Slave Mode */
 898   1          TIM1->SMCR = (u8)((TIM1->SMCR &  (u8)(~TIM1_SMCR_SMS)) |  (u8)TIM1_SlaveMode);
 899   1      
 900   1      }
 901          
 902          /**
 903            * @brief Sets or Resets the TIM1 Master/Slave Mode.
 904            * @param[in] NewState new state of the synchronization between TIM1 and its slaves
 905            *  (through TRGO). This parameter can be ENABLE or DISABLE.
 906            * @retval None
 907            */
 908          void TIM1_SelectMasterSlaveMode(FunctionalState NewState)
 909          {
 910   1          /* Check the parameters */
 911   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
 912   1      
 913   1          /* Set or Reset the MSM Bit */
 914   1          if (NewState != DISABLE)
 915   1          {
 916   2              TIM1->SMCR |= TIM1_SMCR_MSM;
 917   2          }
 918   1          else
 919   1          {
 920   2              TIM1->SMCR &= (u8)(~TIM1_SMCR_MSM);
 921   2          }
 922   1      }
 923          
 924          /**
 925            * @brief Configures the TIM1 Encoder Interface.
 926            * @param[in] TIM1_EncoderMode specifies the TIM1 Encoder Mode.
 927            * This parameter can be one of the following values
 928            * - TIM1_ENCODERMODE_TI1: Counter counts on TI1FP1 edge
 929          	* depending on TI2FP2 level.
 930            * - TIM1_ENCODERMODE_TI2: Counter counts on TI2FP2 edge
 931            *	depending on TI1FP1 level.
 932            * - TIM1_ENCODERMODE_TI12: Counter counts on both TI1FP1 and
 933            * TI2FP2 edges depending on the level of the other input.
 934            * @param[in] TIM1_IC1Polarity specifies the IC1 Polarity.
 935            * This parameter can be one of the following values
 936            *                       - TIM1_ICPOLARITY_FALLING
 937            *                       - TIM1_ICPOLARITY_RISING
 938            * @param[in] TIM1_IC2Polarity specifies the IC2 Polarity.
 939            * This parameter can be one of the following values
 940            *                       - TIM1_ICPOLARITY_FALLING
 941            *                       - TIM1_ICPOLARITY_RISING
 942            * @retval None
 943            */
 944          void TIM1_EncoderInterfaceConfig(TIM1_EncoderMode_TypeDef TIM1_EncoderMode,
 945                                           TIM1_ICPolarity_TypeDef TIM1_IC1Polarity,
 946                                           TIM1_ICPolarity_TypeDef TIM1_IC2Polarity)
 947          {
 948   1      
 949   1      
 950   1          /* Check the parameters */
 951   1          assert_param(IS_TIM1_ENCODER_MODE_OK(TIM1_EncoderMode));
 952   1          assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_IC1Polarity));
 953   1          assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_IC2Polarity));
 954   1      
 955   1          /* Set the TI1 and the TI2 Polarities */
 956   1          if (TIM1_IC1Polarity != TIM1_ICPOLARITY_RISING)
 957   1          {
 958   2              TIM1->CCER1 |= TIM1_CCER1_CC1P;
 959   2          }
 960   1          else
 961   1          {
 962   2              TIM1->CCER1 &= (u8)(~TIM1_CCER1_CC1P);
 963   2          }
 964   1      
 965   1          if (TIM1_IC2Polarity != TIM1_ICPOLARITY_RISING)
 966   1          {
 967   2              TIM1->CCER1 |= TIM1_CCER1_CC2P;
 968   2          }
 969   1          else
 970   1          {
 971   2              TIM1->CCER1 &= (u8)(~TIM1_CCER1_CC2P);
 972   2          }
 973   1          /* Set the encoder Mode */
 974   1          TIM1->SMCR = (u8)((TIM1->SMCR & (u8)(TIM1_SMCR_MSM | TIM1_SMCR_TS)) | (u8) TIM1_EncoderMode);
 975   1      
 976   1          /* Select the Capture Compare 1 and the Capture Compare 2 as input */
 977   1          TIM1->CCMR1 = (u8)((TIM1->CCMR1 & (u8)(~TIM1_CCMR_CCxS))  | (u8) CCMR_TIxDirect_Set);
 978   1          TIM1->CCMR2 = (u8)((TIM1->CCMR2 & (u8)(~TIM1_CCMR_CCxS)) | (u8) CCMR_TIxDirect_Set);
 979   1      
 980   1      }
 981          
 982          /**
 983            * @brief Configures the TIM1 Prescaler.
 984            * @param[in] Prescaler specifies the Prescaler Register value
 985            * This parameter must be a value between 0x0000 and 0xFFFF
 986            * @param[in] TIM1_PSCReloadMode specifies the TIM1 Prescaler Reload mode.
 987            * This parameter can be one of the following values
 988            * - TIM1_PSCRELOADMODE_IMMEDIATE: The Prescaler is loaded immediately.
 989            * - TIM1_PSCRELOADMODE_UPDATE: The Prescaler is loaded at the update event.
 990            * @retval None
 991            */
 992          
 993          void TIM1_PrescalerConfig(u16 Prescaler,
 994                                    TIM1_PSCReloadMode_TypeDef TIM1_PSCReloadMode)
 995          {
 996   1          /* Check the parameters */
 997   1          assert_param(IS_TIM1_PRESCALER_RELOAD_OK(TIM1_PSCReloadMode));
 998   1      
 999   1          /* Set the Prescaler value */
1000   1          TIM1->PSCRH = (u8)(Prescaler >> 8);
1001   1          TIM1->PSCRL = (u8)(Prescaler);
1002   1      
1003   1          /* Set or reset the UG Bit */
1004   1          TIM1->EGR = (u8)TIM1_PSCReloadMode;
1005   1      
1006   1      }
1007          
1008          /**
1009            * @brief Specifies the TIM1 Counter Mode to be used.
1010            * @param[in] TIM1_CounterMode specifies the Counter Mode to be used
1011            * This parameter can be one of the following values:
1012            * - TIM1_COUNTERMODE_UP: TIM1 Up Counting Mode
1013            * - TIM1_COUNTERMODE_DOWN: TIM1 Down Counting Mode
1014            * - TIM1_COUNTERMODE_CENTERALIGNED1: TIM1 Center Aligned Mode1
1015            * - TIM1_CounterMode_CenterAligned2: TIM1 Center Aligned Mode2
1016            * - TIM1_COUNTERMODE_CENTERALIGNED3: TIM1 Center Aligned Mode3
1017            * @retval None
1018            */
1019          void TIM1_CounterModeConfig(TIM1_CounterMode_TypeDef TIM1_CounterMode)
1020          {
1021   1          /* Check the parameters */
1022   1          assert_param(IS_TIM1_COUNTER_MODE_OK(TIM1_CounterMode));
1023   1      
1024   1      
1025   1          /* Reset the CMS and DIR Bits & Set the Counter Mode */
1026   1          TIM1->CR1 = (u8)((TIM1->CR1 & (u8)((u8)(~TIM1_CR1_CMS) & (u8)(~TIM1_CR1_DIR))) | (u8)TIM1_CounterMode);
1027   1      }
1028          
1029          
1030          /**
1031            * @brief Forces the TIM1 Channel1 output waveform to active or inactive level.
1032            * @param[in] TIM1_ForcedAction specifies the forced Action to be set to the output waveform.
1033            * This parameter can be one of the following values:
1034            * - TIM1_FORCEDACTION_ACTIVE: Force active level on OC1REF
1035            * - TIM1_FORCEDACTION_INACTIVE: Force inactive level on OC1REF.
1036            * @retval None
1037            */
1038          void TIM1_ForcedOC1Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
1039          {
1040   1          /* Check the parameters */
1041   1          assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
1042   1      
1043   1          /* Reset the OCM Bits & Configure the Forced output Mode */
1044   1          TIM1->CCMR1 =  (u8)((TIM1->CCMR1 & (u8)(~TIM1_CCMR_OCM))  | (u8)TIM1_ForcedAction);
1045   1      }
1046          
1047          
1048          /**
1049            * @brief Forces the TIM1 Channel2 output waveform to active or inactive level.
1050            * @param[in] TIM1_ForcedAction specifies the forced Action to be set to the output waveform.
1051            * This parameter can be one of the following values:
1052            * - TIM1_FORCEDACTION_ACTIVE: Force active level on OC2REF
1053            * - TIM1_FORCEDACTION_INACTIVE: Force inactive level on OC2REF.
1054            * @retval None
1055            */
1056          void TIM1_ForcedOC2Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
1057          {
1058   1          /* Check the parameters */
1059   1          assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
1060   1      
1061   1          /* Reset the OCM Bits & Configure the Forced output Mode */
1062   1          TIM1->CCMR2  =  (u8)((TIM1->CCMR2 & (u8)(~TIM1_CCMR_OCM)) | (u8)TIM1_ForcedAction);
1063   1      }
1064          
1065          
1066          /**
1067            * @brief Forces the TIM1 Channel3 output waveform to active or inactive level.
1068            * @param[in] TIM1_ForcedAction specifies the forced Action to be set to the output waveform.
1069            * This parameter can be one of the following values:
1070            *                       - TIM1_FORCEDACTION_ACTIVE: Force active level on OC3REF
1071            *                       - TIM1_FORCEDACTION_INACTIVE: Force inactive level on
1072            *                         OC3REF.
1073            * @retval None
1074            */
1075          void TIM1_ForcedOC3Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
1076          {
1077   1          /* Check the parameters */
1078   1          assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
1079   1      
1080   1          /* Reset the OCM Bits */ /* Configure The Forced output Mode */
1081   1          TIM1->CCMR3  =  (u8)((TIM1->CCMR3 & (u8)(~TIM1_CCMR_OCM))  | (u8)TIM1_ForcedAction);
1082   1      }
1083          
1084          
1085          /**
1086            * @brief Forces the TIM1 Channel4 output waveform to active or inactive level.
1087            * @param[in] TIM1_ForcedAction specifies the forced Action to be set to the output waveform.
1088            * This parameter can be one of the following values:
1089            *                       - TIM1_FORCEDACTION_ACTIVE: Force active level on OC4REF
1090            *                       - TIM1_FORCEDACTION_INACTIVE: Force inactive level on
1091            *                         OC4REF.
1092            * @retval None
1093            */
1094          void TIM1_ForcedOC4Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
1095          {
1096   1          /* Check the parameters */
1097   1          assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
1098   1      
1099   1          /* Reset the OCM Bits & Configure the Forced output Mode */
1100   1          TIM1->CCMR4  =  (u8)((TIM1->CCMR4 & (u8)(~TIM1_CCMR_OCM)) | (u8)TIM1_ForcedAction);
1101   1      }
1102          
1103          
1104          /**
1105            * @brief Enables or disables TIM1 peripheral Preload register on ARR.
1106            * @param[in] NewState new state of the TIM1 peripheral Preload register.
1107            * This parameter can be ENABLE or DISABLE.
1108            * @retval None
1109            */
1110          void TIM1_ARRPreloadConfig(FunctionalState NewState)
1111          {
1112   1          /* Check the parameters */
1113   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
1114   1      
1115   1          /* Set or Reset the ARPE Bit */
1116   1          if (NewState != DISABLE)
1117   1          {
1118   2              TIM1->CR1 |= TIM1_CR1_ARPE;
1119   2          }
1120   1          else
1121   1          {
1122   2              TIM1->CR1 &= (u8)(~TIM1_CR1_ARPE);
1123   2          }
1124   1      }
1125          
1126          
1127          /**
1128            * @brief Selects the TIM1 peripheral Commutation event.
1129            * @param[in] NewState new state of the Commutation event.
1130            * This parameter can be ENABLE or DISABLE.
1131            * @retval None
1132            */
1133          void TIM1_SelectCOM(FunctionalState NewState)
1134          {
1135   1          /* Check the parameters */
1136   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
1137   1      
1138   1          /* Set or Reset the COMS Bit */
1139   1          if (NewState != DISABLE)
1140   1          {
1141   2              TIM1->CR2 |= TIM1_CR2_COMS;
1142   2          }
1143   1          else
1144   1          {
1145   2              TIM1->CR2 &= (u8)(~TIM1_CR2_COMS);
1146   2          }
1147   1      }
1148          
1149          /**
1150            * @brief Sets or Resets the TIM1 peripheral Capture Compare Preload Control bit.
1151            * @param[in] NewState new state of the Capture Compare Preload Control bit.
1152            * This parameter can be ENABLE or DISABLE.
1153            * @retval None
1154            */
1155          void TIM1_CCPreloadControl(FunctionalState NewState)
1156          {
1157   1          /* Check the parameters */
1158   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
1159   1      
1160   1          /* Set or Reset the CCPC Bit */
1161   1          if (NewState != DISABLE)
1162   1          {
1163   2              TIM1->CR2 |= TIM1_CR2_CCPC;
1164   2          }
1165   1          else
1166   1          {
1167   2              TIM1->CR2 &= (u8)(~TIM1_CR2_CCPC);
1168   2          }
1169   1      }
1170          
1171          
1172          /**
1173            * @brief Enables or disables the TIM1 peripheral Preload Register on CCR1.
1174            * @param[in] NewState new state of the Capture Compare Preload register.
1175            * This parameter can be ENABLE or DISABLE.
1176            * @retval None
1177            */
1178          void TIM1_OC1PreloadConfig(FunctionalState NewState)
1179          {
1180   1          /* Check the parameters */
1181   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
1182   1      
1183   1          /* Set or Reset the OC1PE Bit */
1184   1          if (NewState != DISABLE)
1185   1          {
1186   2              TIM1->CCMR1 |= TIM1_CCMR_OCxPE;
1187   2          }
1188   1          else
1189   1          {
1190   2              TIM1->CCMR1 &= (u8)(~TIM1_CCMR_OCxPE);
1191   2          }
1192   1      }
1193          
1194          
1195          /**
1196            * @brief Enables or disables the TIM1 peripheral Preload Register on CCR2.
1197            * @param[in] NewState new state of the Capture Compare Preload register.
1198            * This parameter can be ENABLE or DISABLE.
1199            * @retval None
1200            */
1201          void TIM1_OC2PreloadConfig(FunctionalState NewState)
1202          {
1203   1          /* Check the parameters */
1204   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
1205   1      
1206   1          /* Set or Reset the OC2PE Bit */
1207   1          if (NewState != DISABLE)
1208   1          {
1209   2              TIM1->CCMR2 |= TIM1_CCMR_OCxPE;
1210   2          }
1211   1          else
1212   1          {
1213   2              TIM1->CCMR2 &= (u8)(~TIM1_CCMR_OCxPE);
1214   2          }
1215   1      }
1216          
1217          
1218          /**
1219            * @brief Enables or disables the TIM1 peripheral Preload Register on CCR3.
1220            * @param[in] NewState new state of the Capture Compare Preload register.
1221            * This parameter can be ENABLE or DISABLE.
1222            * @retval None
1223            */
1224          void TIM1_OC3PreloadConfig(FunctionalState NewState)
1225          {
1226   1          /* Check the parameters */
1227   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
1228   1      
1229   1          /* Set or Reset the OC3PE Bit */
1230   1          if (NewState != DISABLE)
1231   1          {
1232   2              TIM1->CCMR3 |= TIM1_CCMR_OCxPE;
1233   2          }
1234   1          else
1235   1          {
1236   2              TIM1->CCMR3 &= (u8)(~TIM1_CCMR_OCxPE);
1237   2          }
1238   1      }
1239          
1240          
1241          /**
1242            * @brief Enables or disables the TIM1 peripheral Preload Register on CCR4.
1243            * @param[in] NewState new state of the Capture Compare Preload register.
1244            * This parameter can be ENABLE or DISABLE.
1245            * @retval None
1246            */
1247          
1248          void TIM1_OC4PreloadConfig(FunctionalState NewState)
1249          {
1250   1          /* Check the parameters */
1251   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
1252   1      
1253   1          /* Set or Reset the OC4PE Bit */
1254   1          if (NewState != DISABLE)
1255   1          {
1256   2              TIM1->CCMR4 |= TIM1_CCMR_OCxPE;
1257   2          }
1258   1          else
1259   1          {
1260   2              TIM1->CCMR4 &= (u8)(~TIM1_CCMR_OCxPE);
1261   2          }
1262   1      }
1263          
1264          /**
1265            * @brief Configures the TIM1 Capture Compare 1 Fast feature.
1266            * @param[in] NewState new state of the Output Compare Fast Enable bit.
1267            * This parameter can be ENABLE or DISABLE.
1268            * @retval None
1269            */
1270          void TIM1_OC1FastConfig(FunctionalState NewState)
1271          {
1272   1          /* Check the parameters */
1273   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
1274   1      
1275   1          /* Set or Reset the OC1FE Bit */
1276   1          if (NewState != DISABLE)
1277   1          {
1278   2              TIM1->CCMR1 |= TIM1_CCMR_OCxFE;
1279   2          }
1280   1          else
1281   1          {
1282   2              TIM1->CCMR1 &= (u8)(~TIM1_CCMR_OCxFE);
1283   2          }
1284   1      }
1285          
1286          
1287          /**
1288            * @brief Configures the TIM1 Capture Compare 2 Fast feature.
1289            * @param[in] NewState new state of the Output Compare Fast Enable bit.
1290            * This parameter can be ENABLE or DISABLE.
1291            * @retval None
1292            */
1293          
1294          void TIM1_OC2FastConfig(FunctionalState NewState)
1295          {
1296   1          /* Check the parameters */
1297   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
1298   1      
1299   1          /* Set or Reset the OC2FE Bit */
1300   1          if (NewState != DISABLE)
1301   1          {
1302   2              TIM1->CCMR2 |= TIM1_CCMR_OCxFE;
1303   2          }
1304   1          else
1305   1          {
1306   2              TIM1->CCMR2 &= (u8)(~TIM1_CCMR_OCxFE);
1307   2          }
1308   1      }
1309          
1310          
1311          /**
1312            * @brief Configures the TIM1 Capture Compare 3 Fast feature.
1313            * @param[in] NewState new state of the Output Compare Fast Enable bit.
1314            * This parameter can be ENABLE or DISABLE.
1315            * @retval None
1316            */
1317          void TIM1_OC3FastConfig(FunctionalState NewState)
1318          {
1319   1          /* Check the parameters */
1320   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
1321   1      
1322   1          /* Set or Reset the OC3FE Bit */
1323   1          if (NewState != DISABLE)
1324   1          {
1325   2              TIM1->CCMR3 |= TIM1_CCMR_OCxFE;
1326   2          }
1327   1          else
1328   1          {
1329   2              TIM1->CCMR3 &= (u8)(~TIM1_CCMR_OCxFE);
1330   2          }
1331   1      }
1332          
1333          
1334          /**
1335            * @brief Configures the TIM1 Capture Compare 4 Fast feature.
1336            * @param[in] NewState new state of the Output Compare Fast Enable bit.
1337            * This parameter can be ENABLE or DISABLE.
1338            * @retval None
1339            */
1340          void TIM1_OC4FastConfig(FunctionalState NewState)
1341          {
1342   1          /* Check the parameters */
1343   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
1344   1      
1345   1          /* Set or Reset the OC4FE Bit */
1346   1          if (NewState != DISABLE)
1347   1          {
1348   2              TIM1->CCMR4 |= TIM1_CCMR_OCxFE;
1349   2          }
1350   1          else
1351   1          {
1352   2              TIM1->CCMR4 &= (u8)(~TIM1_CCMR_OCxFE);
1353   2          }
1354   1      }
1355          
1356          
1357          /**
1358            * @brief Configures the TIM1 event to be generated by software.
1359            * @param[in] TIM1_EventSource specifies the event source.
1360            * This parameter can be one of the following values:
1361            *                       - TIM1_EVENTSOURCE_UPDATE: TIM1 update Event source
1362            *                       - TIM1_EVENTSOURCE_CC1: TIM1 Capture Compare 1 Event source
1363            *                       - TIM1_EVENTSOURCE_CC2: TIM1 Capture Compare 2 Event source
1364            *                       - TIM1_EVENTSOURCE_CC3: TIM1 Capture Compare 3 Event source
1365            *                       - TIM1_EVENTSOURCE_CC4: TIM1 Capture Compare 4 Event source
1366            *                       - TIM1_EVENTSOURCE_COM: TIM1 COM Event source
1367            *                       - TIM1_EVENTSOURCE_TRIGGER: TIM1 Trigger Event source
1368            *                       - TIM1_EventSourceBreak: TIM1 Break Event source
1369            * @retval None
1370            */
1371          void TIM1_GenerateEvent(TIM1_EventSource_TypeDef TIM1_EventSource)
1372          {
1373   1          /* Check the parameters */
1374   1          assert_param(IS_TIM1_EVENT_SOURCE_OK(TIM1_EventSource));
1375   1      
1376   1          /* Set the event sources */
1377   1          TIM1->EGR = (u8)TIM1_EventSource;
1378   1      }
1379          
1380          
1381          /**
1382            * @brief Configures the TIM1 Channel 1 polarity.
1383            * @param[in] TIM1_OCPolarity specifies the OC1 Polarity.
1384            * This parameter can be one of the following values:
1385            *                       - TIM1_OCPOLARITY_LOW: Output Compare active low
1386            *                       - TIM1_OCPOLARITY_HIGH: Output Compare active high
1387            * @retval None
1388            */
1389          void TIM1_OC1PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
1390          {
1391   1          /* Check the parameters */
1392   1          assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
1393   1      
1394   1          /* Set or Reset the CC1P Bit */
1395   1          if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
1396   1          {
1397   2              TIM1->CCER1 |= TIM1_CCER1_CC1P;
1398   2          }
1399   1          else
1400   1          {
1401   2              TIM1->CCER1 &= (u8)(~TIM1_CCER1_CC1P);
1402   2          }
1403   1      }
1404          
1405          
1406          /**
1407            * @brief Configures the TIM1 Channel 1N polarity.
1408            * @param[in] TIM1_OCNPolarity specifies the OC1N Polarity.
1409            * This parameter can be one of the following values:
1410            *                       - TIM1_OCNPOLARITY_LOW: Output Compare active low
1411            *                       - TIM1_OCNPOLARITY_HIGH: Output Compare active high
1412            * @retval None
1413            */
1414          void TIM1_OC1NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
1415          {
1416   1          /* Check the parameters */
1417   1          assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
1418   1      
1419   1          /* Set or Reset the CC3P Bit */
1420   1          if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH)
1421   1          {
1422   2              TIM1->CCER1 |= TIM1_CCER1_CC1NP;
1423   2          }
1424   1          else
1425   1          {
1426   2              TIM1->CCER1 &= (u8)(~TIM1_CCER1_CC1NP);
1427   2          }
1428   1      }
1429          
1430          
1431          /**
1432            * @brief Configures the TIM1 Channel 2 polarity.
1433            * @param[in] TIM1_OCPolarity specifies the OC2 Polarity.
1434            * This parameter can be one of the following values:
1435            *                       - TIM1_OCPOLARITY_LOW: Output Compare active low
1436            *                       - TIM1_OCPOLARITY_HIGH: Output Compare active high
1437            * @retval None
1438            */
1439          void TIM1_OC2PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
1440          {
1441   1          /* Check the parameters */
1442   1          assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
1443   1      
1444   1          /* Set or Reset the CC2P Bit */
1445   1          if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
1446   1          {
1447   2              TIM1->CCER1 |= TIM1_CCER1_CC2P;
1448   2          }
1449   1          else
1450   1          {
1451   2              TIM1->CCER1 &= (u8)(~TIM1_CCER1_CC2P);
1452   2          }
1453   1      }
1454          
1455          /**
1456            * @brief Configures the TIM1 Channel 2N polarity.
1457            * @param[in] TIM1_OCNPolarity specifies the OC2N Polarity.
1458            * This parameter can be one of the following values:
1459            *                       - TIM1_OCNPOLARITY_LOW: Output Compare active low
1460            *                       - TIM1_OCNPOLARITY_HIGH: Output Compare active high
1461            * @retval None
1462            */
1463          void TIM1_OC2NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
1464          {
1465   1          /* Check the parameters */
1466   1          assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
1467   1      
1468   1          /* Set or Reset the CC3P Bit */
1469   1          if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH)
1470   1          {
1471   2              TIM1->CCER1 |= TIM1_CCER1_CC2NP;
1472   2          }
1473   1          else
1474   1          {
1475   2              TIM1->CCER1 &= (u8)(~TIM1_CCER1_CC2NP);
1476   2          }
1477   1      }
1478          
1479          
1480          /**
1481            * @brief Configures the TIM1 Channel 3 polarity.
1482            * @param[in] TIM1_OCPolarity specifies the OC3 Polarity.
1483            * This parameter can be one of the following values:
1484            *                       - TIM1_OCPOLARITY_LOW: Output Compare active low
1485            *                       - TIM1_OCPOLARITY_HIGH: Output Compare active high
1486            * @retval None
1487            */
1488          void TIM1_OC3PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
1489          {
1490   1          /* Check the parameters */
1491   1          assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
1492   1      
1493   1          /* Set or Reset the CC3P Bit */
1494   1          if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
1495   1          {
1496   2              TIM1->CCER2 |= TIM1_CCER2_CC3P;
1497   2          }
1498   1          else
1499   1          {
1500   2              TIM1->CCER2 &= (u8)(~TIM1_CCER2_CC3P);
1501   2          }
1502   1      }
1503          
1504          
1505          /**
1506            * @brief Configures the TIM1 Channel 3N polarity.
1507            * @param[in] TIM1_OCNPolarity specifies the OC3N Polarity.
1508            * This parameter can be one of the following values:
1509            *                       - TIM1_OCNPOLARITY_LOW: Output Compare active low
1510            *                       - TIM1_OCNPOLARITY_HIGH: Output Compare active high
1511            * @retval None
1512            */
1513          void TIM1_OC3NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
1514          {
1515   1          /* Check the parameters */
1516   1          assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
1517   1      
1518   1          /* Set or Reset the CC3P Bit */
1519   1          if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH)
1520   1          {
1521   2              TIM1->CCER2 |= TIM1_CCER2_CC3NP;
1522   2          }
1523   1          else
1524   1          {
1525   2              TIM1->CCER2 &= (u8)(~TIM1_CCER2_CC3NP);
1526   2          }
1527   1      }
1528          
1529          /**
1530            * @brief Configures the TIM1 Channel 4 polarity.
1531            * @param[in] TIM1_OCPolarity specifies the OC4 Polarity.
1532            * This parameter can be one of the following values:
1533            *                       - TIM1_OCPOLARITY_LOW: Output Compare active low
1534            *                       - TIM1_OCPOLARITY_HIGH: Output Compare active high
1535            * @retval None
1536            */
1537          void TIM1_OC4PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
1538          {
1539   1          /* Check the parameters */
1540   1          assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
1541   1      
1542   1          /* Set or Reset the CC4P Bit */
1543   1          if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
1544   1          {
1545   2              TIM1->CCER2 |= TIM1_CCER2_CC4P;
1546   2          }
1547   1          else
1548   1          {
1549   2              TIM1->CCER2 &= (u8)(~TIM1_CCER2_CC4P);
1550   2          }
1551   1      }
1552          
1553          
1554          /**
1555            * @brief Enables or disables the TIM1 Capture Compare Channel x (x=1,..,4).
1556            * @param[in] TIM1_Channel specifies the TIM1 Channel.
1557            * This parameter can be one of the following values:
1558            *                       - TIM1_CHANNEL_1: TIM1 Channel1
1559            *                       - TIM1_CHANNEL_2: TIM1 Channel2
1560            *                       - TIM1_CHANNEL_3: TIM1 Channel3
1561            *                       - TIM1_CHANNEL_4: TIM1 Channel4
1562            * @param[in] NewState specifies the TIM1 Channel CCxE bit new state.
1563            * This parameter can be: ENABLE or DISABLE.
1564            * @retval None
1565            */
1566          void TIM1_CCxCmd(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState)
1567          {
1568   1          /* Check the parameters */
1569   1          assert_param(IS_TIM1_CHANNEL_OK(TIM1_Channel));
1570   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
1571   1      
1572   1          if (TIM1_Channel == TIM1_CHANNEL_1)
1573   1          {
1574   2              /* Set or Reset the CC1E Bit */
1575   2              if (NewState != DISABLE)
1576   2              {
1577   3                  TIM1->CCER1 |= TIM1_CCER1_CC1E;
1578   3              }
1579   2              else
1580   2              {
1581   3                  TIM1->CCER1 &= (u8)(~TIM1_CCER1_CC1E);
1582   3              }
1583   2      
1584   2          }
1585   1          else if (TIM1_Channel == TIM1_CHANNEL_2)
1586   1          {
1587   2              /* Set or Reset the CC2E Bit */
1588   2              if (NewState != DISABLE)
1589   2              {
1590   3                  TIM1->CCER1 |= TIM1_CCER1_CC2E;
1591   3              }
1592   2              else
1593   2              {
1594   3                  TIM1->CCER1 &= (u8)(~TIM1_CCER1_CC2E);
1595   3              }
1596   2          }
1597   1          else if (TIM1_Channel == TIM1_CHANNEL_3)
1598   1          {
1599   2              /* Set or Reset the CC3E Bit */
1600   2              if (NewState != DISABLE)
1601   2              {
1602   3                  TIM1->CCER2 |= TIM1_CCER2_CC3E;
1603   3              }
1604   2              else
1605   2              {
1606   3                  TIM1->CCER2 &= (u8)(~TIM1_CCER2_CC3E);
1607   3              }
1608   2          }
1609   1          else
1610   1          {
1611   2              /* Set or Reset the CC4E Bit */
1612   2              if (NewState != DISABLE)
1613   2              {
1614   3                  TIM1->CCER2 |= TIM1_CCER2_CC4E;
1615   3              }
1616   2              else
1617   2              {
1618   3                  TIM1->CCER2 &= (u8)(~TIM1_CCER2_CC4E);
1619   3              }
1620   2          }
1621   1      }
1622          
1623          /**
1624            * @brief Enables or disables the TIM1 Capture Compare Channel xN (xN=1,..,3).
1625            * @param[in] TIM1_Channel specifies the TIM1 Channel.
1626            * This parameter can be one of the following values:
1627            *                       - TIM1_CHANNEL_1: TIM1 Channel1
1628            *                       - TIM1_CHANNEL_2: TIM1 Channel2
1629            *                       - TIM1_CHANNEL_3: TIM1 Channel3
1630            * @param[in] NewState specifies the TIM1 Channel CCxNE bit new state.
1631            * This parameter can be: ENABLE or DISABLE.
1632            * @retval None
1633            */
1634          void TIM1_CCxNCmd(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState)
1635          {
1636   1          /* Check the parameters */
1637   1          assert_param(IS_TIM1_COMPLEMENTARY_CHANNEL_OK(TIM1_Channel));
1638   1          assert_param(IS_FUNCTIONALSTATE_OK(NewState));
1639   1      
1640   1          if (TIM1_Channel == TIM1_CHANNEL_1)
1641   1          {
1642   2              /* Set or Reset the CC1NE Bit */
1643   2              if (NewState != DISABLE)
1644   2              {
1645   3                  TIM1->CCER1 |= TIM1_CCER1_CC1NE;
1646   3              }
1647   2              else
1648   2              {
1649   3                  TIM1->CCER1 &= (u8)(~TIM1_CCER1_CC1NE);
1650   3              }
1651   2          }
1652   1          else if (TIM1_Channel == TIM1_CHANNEL_2)
1653   1          {
1654   2              /* Set or Reset the CC2NE Bit */
1655   2              if (NewState != DISABLE)
1656   2              {
1657   3                  TIM1->CCER1 |= TIM1_CCER1_CC2NE;
1658   3              }
1659   2              else
1660   2              {
1661   3                  TIM1->CCER1 &= (u8)(~TIM1_CCER1_CC2NE);
1662   3              }
1663   2          }
1664   1          else
1665   1          {
1666   2              /* Set or Reset the CC3NE Bit */
1667   2              if (NewState != DISABLE)
1668   2              {
1669   3                  TIM1->CCER2 |= TIM1_CCER2_CC3NE;
1670   3              }
1671   2              else
1672   2              {
1673   3                  TIM1->CCER2 &= (u8)(~TIM1_CCER2_CC3NE);
1674   3              }
1675   2          }
1676   1      }
1677          
1678          
1679          /**
1680            * @brief Selects the TIM1 Ouput Compare Mode. This function disables the
1681            * selected channel before changing the Ouput Compare Mode. User has to
1682            * enable this channel using TIM1_CCxCmd and TIM1_CCxNCmd functions.
1683            * @param[in] TIM1_Channel specifies the TIM1 Channel.
1684            * This parameter can be one of the following values:
1685            *                       - TIM1_CHANNEL_1: TIM1 Channel1
1686            *                       - TIM1_CHANNEL_2: TIM1 Channel2
1687            *                       - TIM1_CHANNEL_3: TIM1 Channel3
1688            *                       - TIM1_CHANNEL_4: TIM1 Channel4
1689            * @param[in] TIM1_OCMode specifies the TIM1 Output Compare Mode.
1690            * This paramter can be one of the following values:
1691            *                       - TIM1_OCMODE_TIMING
1692            *                       - TIM1_OCMODE_ACTIVE
1693            *                       - TIM1_OCMODE_TOGGLE
1694            *                       - TIM1_OCMODE_PWM1
1695            *                       - TIM1_OCMODE_PWM2
1696            *                       - TIM1_FORCEDACTION_ACTIVE
1697            *                       - TIM1_FORCEDACTION_INACTIVE
1698            * @retval None
1699            */
1700          void TIM1_SelectOCxM(TIM1_Channel_TypeDef TIM1_Channel, TIM1_OCMode_TypeDef TIM1_OCMode)
1701          {
1702   1          /* Check the parameters */
1703   1          assert_param(IS_TIM1_CHANNEL_OK(TIM1_Channel));
1704   1          assert_param(IS_TIM1_OCM_OK(TIM1_OCMode));
1705   1      
1706   1          if (TIM1_Channel == TIM1_CHANNEL_1)
1707   1          {
1708   2              /* Disable the Channel 1: Reset the CCE Bit */
1709   2              TIM1->CCER1 &= (u8)(~TIM1_CCER1_CC1E);
1710   2      
1711   2              /* Reset the Output Compare Bits & Set the Output Compare Mode */
1712   2              TIM1->CCMR1 = (u8)((TIM1->CCMR1 & (u8)(~TIM1_CCMR_OCM)) | (u8)TIM1_OCMode);
1713   2          }
1714   1          else if (TIM1_Channel == TIM1_CHANNEL_2)
1715   1          {
1716   2              /* Disable the Channel 2: Reset the CCE Bit */
1717   2              TIM1->CCER1 &= (u8)(~TIM1_CCER1_CC2E);
1718   2      
1719   2              /* Reset the Output Compare Bits & Set the Output Compare Mode */
1720   2              TIM1->CCMR2 = (u8)((TIM1->CCMR2 & (u8)(~TIM1_CCMR_OCM)) | (u8)TIM1_OCMode);
1721   2          }
1722   1          else if (TIM1_Channel == TIM1_CHANNEL_3)
1723   1          {
1724   2              /* Disable the Channel 3: Reset the CCE Bit */
1725   2              TIM1->CCER2 &= (u8)(~TIM1_CCER2_CC3E);
1726   2      
1727   2              /* Reset the Output Compare Bits & Set the Output Compare Mode */
1728   2              TIM1->CCMR3 = (u8)((TIM1->CCMR3 & (u8)(~TIM1_CCMR_OCM)) | (u8)TIM1_OCMode);
1729   2          }
1730   1          else
1731   1          {
1732   2              /* Disable the Channel 4: Reset the CCE Bit */
1733   2              TIM1->CCER2 &= (u8)(~TIM1_CCER2_CC4E);
1734   2      
1735   2              /* Reset the Output Compare Bits & Set the Output Compare Mode */
1736   2              TIM1->CCMR4 = (u8)((TIM1->CCMR4 & (u8)(~TIM1_CCMR_OCM)) | (u8)TIM1_OCMode);
1737   2          }
1738   1      }
1739          
1740          
1741          /**
1742            * @brief Sets the TIM1 Counter Register value.
1743            * @param[in] Counter specifies the Counter register new value.
1744            * This parameter is between 0x0000 and 0xFFFF.
1745            * @retval None
1746            */
1747          void TIM1_SetCounter(u16 Counter)
1748          {
1749   1          /* Set the Counter Register value */
1750   1          TIM1->CNTRH = (u8)(Counter >> 8);
1751   1          TIM1->CNTRL = (u8)(Counter);
1752   1      
1753   1      }
1754          
1755          
1756          /**
1757            * @brief Sets the TIM1 Autoreload Register value.
1758            * @param[in] Autoreload specifies the Autoreload register new value.
1759            * This parameter is between 0x0000 and 0xFFFF.
1760            * @retval None
1761            */
1762          void TIM1_SetAutoreload(u16 Autoreload)
1763          {
1764   1      
1765   1          /* Set the Autoreload Register value */
1766   1          TIM1->ARRH = (u8)(Autoreload >> 8);
1767   1          TIM1->ARRL = (u8)(Autoreload);
1768   1      
1769   1      }
1770          
1771          
1772          /**
1773            * @brief Sets the TIM1 Capture Compare1 Register value.
1774            * @param[in] Compare1 specifies the Capture Compare1 register new value.
1775            * This parameter is between 0x0000 and 0xFFFF.
1776            * @retval None
1777            */
1778          void TIM1_SetCompare1(u16 Compare1)
1779          {
1780   1          /* Set the Capture Compare1 Register value */
1781   1          TIM1->CCR1H = (u8)(Compare1 >> 8);
1782   1          TIM1->CCR1L = (u8)(Compare1);
1783   1      
1784   1      }
1785          
1786          
1787          /**
1788            * @brief Sets the TIM1 Capture Compare2 Register value.
1789            * @param[in] Compare2 specifies the Capture Compare2 register new value.
1790            * This parameter is between 0x0000 and 0xFFFF.
1791            * @retval None
1792            */
1793          void TIM1_SetCompare2(u16 Compare2)
1794          {
1795   1          /* Set the Capture Compare2 Register value */
1796   1          TIM1->CCR2H = (u8)(Compare2 >> 8);
1797   1          TIM1->CCR2L = (u8)(Compare2);
1798   1      
1799   1      }
1800          
1801          
1802          /**
1803            * @brief Sets the TIM1 Capture Compare3 Register value.
1804            * @param[in] Compare3 specifies the Capture Compare3 register new value.
1805            * This parameter is between 0x0000 and 0xFFFF.
1806            * @retval None
1807            */
1808          void TIM1_SetCompare3(u16 Compare3)
1809          {
1810   1          /* Set the Capture Compare3 Register value */
1811   1          TIM1->CCR3H = (u8)(Compare3 >> 8);
1812   1          TIM1->CCR3L = (u8)(Compare3);
1813   1      
1814   1      }
1815          
1816          
1817          /**
1818            * @brief Sets the TIM1 Capture Compare4 Register value.
1819            * @param[in] Compare4 specifies the Capture Compare4 register new value.
1820            * This parameter is between 0x0000 and 0xFFFF.
1821            * @retval None
1822            */
1823          void TIM1_SetCompare4(u16 Compare4)
1824          {
1825   1          /* Set the Capture Compare4 Register value */
1826   1          TIM1->CCR4H = (u8)(Compare4 >> 8);
1827   1          TIM1->CCR4L = (u8)(Compare4);
1828   1      }
1829          
1830          
1831          /**
1832            * @brief Sets the TIM1 Input Capture 1 prescaler.
1833            * @param[in] TIM1_IC1Prescaler specifies the Input Capture prescaler new value
1834            * This parameter can be one of the following values:
1835            *                       - TIM1_ICPSC_DIV1: no prescaler
1836            *                       - TIM1_ICPSC_DIV2: capture is done once every 2 events
1837            *                       - TIM1_ICPSC_DIV4: capture is done once every 4 events
1838            *                       - TIM1_ICPSC_DIV8: capture is done once every 8 events
1839            * @retval None
1840            */
1841          void TIM1_SetIC1Prescaler(TIM1_ICPSC_TypeDef TIM1_IC1Prescaler)
1842          {
1843   1          /* Check the parameters */
1844   1          assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC1Prescaler));
1845   1      
1846   1          /* Reset the IC1PSC Bits */ /* Set the IC1PSC value */
1847   1          TIM1->CCMR1 = (u8)((TIM1->CCMR1 & (u8)(~TIM1_CCMR_ICxPSC)) | (u8)TIM1_IC1Prescaler);
1848   1      
1849   1      }
1850          
1851          /**
1852            * @brief Sets the TIM1 Input Capture 2 prescaler.
1853            * @param[in] TIM1_IC2Prescaler specifies the Input Capture prescaler new value
1854            * This parameter can be one of the following values:
1855            *                       - TIM1_ICPSC_DIV1: no prescaler
1856            *                       - TIM1_ICPSC_DIV2: capture is done once every 2 events
1857            *                       - TIM1_ICPSC_DIV4: capture is done once every 4 events
1858            *                       - TIM1_ICPSC_DIV8: capture is done once every 8 events
1859            * @retval None
1860            */
1861          void TIM1_SetIC2Prescaler(TIM1_ICPSC_TypeDef TIM1_IC2Prescaler)
1862          {
1863   1      
1864   1          /* Check the parameters */
1865   1          assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC2Prescaler));
1866   1      
1867   1          /* Reset the IC1PSC Bits */ /* Set the IC1PSC value */
1868   1          TIM1->CCMR2 = (u8)((TIM1->CCMR2 & (u8)(~TIM1_CCMR_ICxPSC)) | (u8)TIM1_IC2Prescaler);
1869   1      }
1870          
1871          
1872          /**
1873            * @brief Sets the TIM1 Input Capture 3 prescaler.
1874            * @param[in] TIM1_IC3Prescaler specifies the Input Capture prescaler new value
1875            * This parameter can be one of the following values:
1876            *                       - TIM1_ICPSC_DIV1: no prescaler
1877            *                       - TIM1_ICPSC_DIV2: capture is done once every 2 events
1878            *                       - TIM1_ICPSC_DIV4: capture is done once every 4 events
1879            *                       - TIM1_ICPSC_DIV8: capture is done once every 8 events
1880            * @retval None
1881            */
1882          void TIM1_SetIC3Prescaler(TIM1_ICPSC_TypeDef TIM1_IC3Prescaler)
1883          {
1884   1      
1885   1          /* Check the parameters */
1886   1          assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC3Prescaler));
1887   1      
1888   1          /* Reset the IC1PSC Bits & Set the IC1PSC value */
1889   1          TIM1->CCMR3 = (u8)((TIM1->CCMR3 & (u8)(~TIM1_CCMR_ICxPSC)) | (u8)TIM1_IC3Prescaler);
1890   1      }
1891          
1892          
1893          /**
1894            * @brief Sets the TIM1 Input Capture 4 prescaler.
1895            * @param[in] TIM1_IC4Prescaler specifies the Input Capture prescaler new value
1896            * This parameter can be one of the following values:
1897            *                       - TIM1_ICPSC_DIV1: no prescaler
1898            *                       - TIM1_ICPSC_DIV2: capture is done once every 2 events
1899            *                       - TIM1_ICPSC_DIV4: capture is done once every 4 events
1900            *                       - TIM1_ICPSC_DIV8: capture is done once every 8 events
1901            * @retval None
1902            */
1903          void TIM1_SetIC4Prescaler(TIM1_ICPSC_TypeDef TIM1_IC4Prescaler)
1904          {
1905   1      
1906   1          /* Check the parameters */
1907   1          assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC4Prescaler));
1908   1      
1909   1          /* Reset the IC1PSC Bits &  Set the IC1PSC value */
1910   1          TIM1->CCMR4 = (u8)((TIM1->CCMR4 & (u8)(~TIM1_CCMR_ICxPSC)) | (u8)TIM1_IC4Prescaler);
1911   1      }
1912          
1913          
1914          /**
1915            * @brief Gets the TIM1 Input Capture 1 value.
1916            * @param[in] :
1917            * None
1918            * @retval Capture Compare 1 Register value.
1919            */
1920          u16 TIM1_GetCapture1(void)
1921          {
1922   1          /* Get the Capture 1 Register value */
1923   1      
1924   1          u16 tmpccr1 = 0;
1925   1          u8 tmpccr1l=0, tmpccr1h=0;
1926   1      
1927   1          tmpccr1h = TIM1->CCR1H;
1928   1          tmpccr1l = TIM1->CCR1L;
1929   1      
1930   1          tmpccr1 = (u16)(tmpccr1l);
1931   1          tmpccr1 |= (u16)((u16)tmpccr1h << 8);
1932   1          /* Get the Capture 1 Register value */
1933   1          return (u16)tmpccr1;
1934   1      }
1935          
1936          /**
1937            * @brief Gets the TIM1 Input Capture 2 value.
1938            * @param[in] :
1939            * None
1940            * @retval Capture Compare 2 Register value.
1941            */
1942          u16 TIM1_GetCapture2(void)
1943          {
1944   1          /* Get the Capture 2 Register value */
1945   1      
1946   1          u16 tmpccr2 = 0;
1947   1          u8 tmpccr2l=0, tmpccr2h=0;
1948   1      
1949   1          tmpccr2h = TIM1->CCR2H;
1950   1          tmpccr2l = TIM1->CCR2L;
1951   1      
1952   1          tmpccr2 = (u16)(tmpccr2l);
1953   1          tmpccr2 |= (u16)((u16)tmpccr2h << 8);
1954   1          /* Get the Capture 2 Register value */
1955   1          return (u16)tmpccr2;
1956   1      }
1957          
1958          /**
1959            * @brief Gets the TIM1 Input Capture 3 value.
1960            * @param[in] :
1961            * None
1962            * @retval Capture Compare 3 Register value.
1963            */
1964          u16 TIM1_GetCapture3(void)
1965          {
1966   1          /* Get the Capture 3 Register value */
1967   1          u16 tmpccr3 = 0;
1968   1          u8 tmpccr3l=0, tmpccr3h=0;
1969   1      
1970   1          tmpccr3h = TIM1->CCR3H;
1971   1          tmpccr3l = TIM1->CCR3L;
1972   1      
1973   1          tmpccr3 = (u16)(tmpccr3l);
1974   1          tmpccr3 |= (u16)((u16)tmpccr3h << 8);
1975   1          /* Get the Capture 3 Register value */
1976   1          return (u16)tmpccr3;
1977   1      }
1978          
1979          /**
1980            * @brief Gets the TIM1 Input Capture 4 value.
1981            * @param[in] :
1982            * None
1983            * @retval Capture Compare 4 Register value.
1984            */
1985          u16 TIM1_GetCapture4(void)
1986          {
1987   1          /* Get the Capture 4 Register value */
1988   1          u16 tmpccr4 = 0;
1989   1          u8 tmpccr4l=0, tmpccr4h=0;
1990   1      
1991   1          tmpccr4h = TIM1->CCR4H;
1992   1          tmpccr4l = TIM1->CCR4L;
1993   1      
1994   1          tmpccr4 = (u16)(tmpccr4l);
1995   1          tmpccr4 |= (u16)((u16)tmpccr4h << 8);
1996   1          /* Get the Capture 4 Register value */
1997   1          return (u16)tmpccr4;
1998   1      }
1999          
2000          
2001          /**
2002            * @brief Gets the TIM1 Counter value.
2003            * @param[in] :
2004            * None
2005            * @retval Counter Register value.
2006            */
2007          u16 TIM1_GetCounter(void)
2008          {
2009   1          /* Get the Counter Register value */
2010   1          return (u16)(((u16)TIM1->CNTRH << 8) | (u16)(TIM1->CNTRL));
2011   1      }
2012          
2013          
2014          /**
2015            * @brief Gets the TIM1 Prescaler value.
2016            * @param[in] :
2017            * None
2018            * @retval Prescaler Register value.
2019            */
2020          u16 TIM1_GetPrescaler(void)
2021          {
2022   1          /* Get the Prescaler Register value */
2023   1          return (u16)(((u16)TIM1->PSCRH << 8) | (u16)(TIM1->PSCRL));
2024   1      }
2025          
2026          
2027          /**
2028            * @brief Checks whether the specified TIM1 flag is set or not.
2029            * @param[in] TIM1_FLAG specifies the flag to check.
2030            * This parameter can be one of the following values:
2031            *                       - TIM1_FLAG_UPDATE: TIM1 update Flag
2032            *                       - TIM1_FLAG_CC1: TIM1 Capture Compare 1 Flag
2033            *                       - TIM1_FLAG_CC2: TIM1 Capture Compare 2 Flag
2034            *                       - TIM1_FLAG_CC3: TIM1 Capture Compare 3 Flag
2035            *                       - TIM1_FLAG_CC4: TIM1 Capture Compare 4 Flag
2036            *                       - TIM1_FLAG_COM: TIM1 Commutation Flag
2037            *                       - TIM1_FLAG_TRIGGER: TIM1 Trigger Flag
2038            *                       - TIM1_FLAG_BREAK: TIM1 Break Flag
2039            *                       - TIM1_FLAG_CC1OF: TIM1 Capture Compare 1 overcapture Flag
2040            *                       - TIM1_FLAG_CC2OF: TIM1 Capture Compare 2 overcapture Flag
2041            *                       - TIM1_FLAG_CC3OF: TIM1 Capture Compare 3 overcapture Flag
2042            *                       - TIM1_FLAG_CC4OF: TIM1 Capture Compare 4 overcapture Flag
2043            * @retval FlagStatus The new state of TIM1_FLAG (SET or RESET).
2044            */
2045          FlagStatus TIM1_GetFlagStatus(TIM1_FLAG_TypeDef TIM1_FLAG)
2046          {
2047   1          volatile FlagStatus bitstatus = RESET;
2048   1          vu8 tim1_flag_l, tim1_flag_h;
2049   1      
2050   1          /* Check the parameters */
2051   1          assert_param(IS_TIM1_GET_FLAG_OK(TIM1_FLAG));
2052   1      
2053   1          tim1_flag_l = (u8)(TIM1_FLAG);
2054   1          tim1_flag_h = (u8)((u16)TIM1_FLAG >> 8);
2055   1      
2056   1          if (((TIM1->SR1 & tim1_flag_l) | (TIM1->SR2 & tim1_flag_h)) != 0)
2057   1          {
2058   2              bitstatus = SET;
2059   2          }
2060   1          else
2061   1          {
2062   2              bitstatus = RESET;
2063   2          }
2064   1          return (FlagStatus)(bitstatus);
2065   1      }
2066          
2067          
2068          /**
2069            * @brief Clears the TIM1’s pending flags.
2070            * @param[in] TIM1_FLAG specifies the flag to clear.
2071            * This parameter can be one of the following values:
2072            *                       - TIM1_FLAG_UPDATE: TIM1 update Flag
2073            *                       - TIM1_FLAG_CC1: TIM1 Capture Compare 1 Flag
2074            *                       - TIM1_FLAG_CC2: TIM1 Capture Compare 2 Flag
2075            *                       - TIM1_FLAG_CC3: TIM1 Capture Compare 3 Flag
2076            *                       - TIM1_FLAG_CC4: TIM1 Capture Compare 4 Flag
2077            *                       - TIM1_FLAG_COM: TIM1 Commutation Flag
2078            *                       - TIM1_FLAG_TRIGGER: TIM1 Trigger Flag
2079            *                       - TIM1_FLAG_BREAK: TIM1 Break Flag
2080            *                       - TIM1_FLAG_CC1OF: TIM1 Capture Compare 1 overcapture Flag
2081            *                       - TIM1_FLAG_CC2OF: TIM1 Capture Compare 2 overcapture Flag
2082            *                       - TIM1_FLAG_CC3OF: TIM1 Capture Compare 3 overcapture Flag
2083            *                       - TIM1_FLAG_CC4OF: TIM1 Capture Compare 4 overcapture Flag
2084            * @retval None.
2085            */
2086          void TIM1_ClearFlag(TIM1_FLAG_TypeDef TIM1_FLAG)
2087          {
2088   1          /* Check the parameters */
2089   1          assert_param(IS_TIM1_CLEAR_FLAG_OK(TIM1_FLAG));
2090   1      
2091   1          /* Clear the flags (rc_w0) clear this bit by writing 0. Writing ‘1’ has no effect*/
2092   1          TIM1->SR1 = (u8)(~(u8)(TIM1_FLAG));
2093   1          TIM1->SR2 = (u8)((u8)(~((u8)((u16)TIM1_FLAG >> 8))) & (u8)0x1E);
2094   1      }
2095          
2096          
2097          /**
2098            * @brief Checks whether the TIM1 interrupt has occurred or not.
2099            * @param[in] TIM1_IT specifies the TIM1 interrupt source to check.
2100            * This parameter can be one of the following values:
2101            *                       - TIM1_IT_UPDATE: TIM1 update Interrupt source
2102            *                       - TIM1_IT_CC1: TIM1 Capture Compare 1 Interrupt source
2103            *                       - TIM1_IT_CC2: TIM1 Capture Compare 2 Interrupt source
2104            *                       - TIM1_IT_CC3: TIM1 Capture Compare 3 Interrupt source
2105            *                       - TIM1_IT_CC4: TIM1 Capture Compare 4 Interrupt source
2106            *                       - TIM1_IT_COM: TIM1 Commutation Interrupt source
2107            *                       - TIM1_IT_TRIGGER: TIM1 Trigger Interrupt source
2108            *                       - TIM1_IT_BREAK: TIM1 Break Interrupt source
2109            * @retval ITStatus The new state of the TIM1_IT(SET or RESET).
2110            */
2111          
2112          ITStatus TIM1_GetITStatus(TIM1_IT_TypeDef TIM1_IT)
2113          {
2114   1          volatile ITStatus bitstatus = RESET;
2115   1          vu8 TIM1_itStatus = 0, TIM1_itEnable = 0;
2116   1      
2117   1          /* Check the parameters */
2118   1          assert_param(IS_TIM1_GET_IT_OK(TIM1_IT));
2119   1      
2120   1          TIM1_itStatus = (u8)(TIM1->SR1 & (u8)TIM1_IT);
2121   1      
2122   1          TIM1_itEnable = (u8)(TIM1->IER & (u8)TIM1_IT);
2123   1      
2124   1          if ((TIM1_itStatus != (u8)RESET ) && (TIM1_itEnable != (u8)RESET ))
2125   1          {
2126   2              bitstatus = SET;
2127   2          }
2128   1          else
2129   1          {
2130   2              bitstatus = RESET;
2131   2          }
2132   1          return (ITStatus)(bitstatus);
2133   1      }
2134          
2135          
2136          /**
2137            * @brief Clears the TIM1's interrupt pending bits.
2138            * @param[in] TIM1_IT specifies the pending bit to clear.
2139            * This parameter can be one of the following values:
2140            *                       - TIM1_IT_UPDATE: TIM1 update Interrupt source
2141            *                       - TIM1_IT_CC1: TIM1 Capture Compare 1 Interrupt source
2142            *                       - TIM1_IT_CC2: TIM1 Capture Compare 2 Interrupt source
2143            *                       - TIM1_IT_CC3: TIM1 Capture Compare 3 Interrupt source
2144            *                       - TIM1_IT_CC4: TIM1 Capture Compare 4 Interrupt source
2145            *                       - TIM1_IT_COM: TIM1 Commutation Interrupt source
2146            *                       - TIM1_IT_TRIGGER: TIM1 Trigger Interrupt source
2147            *                       - TIM1_IT_BREAK: TIM1 Break Interrupt source
2148            * @retval None.
2149            */
2150          void TIM1_ClearITPendingBit(TIM1_IT_TypeDef TIM1_IT)
2151          {
2152   1          /* Check the parameters */
2153   1          assert_param(IS_TIM1_IT_OK(TIM1_IT));
2154   1      
2155   1          /* Clear the IT pending Bit */
2156   1          TIM1->SR1 = (u8)(~(u8)TIM1_IT);
2157   1      }
2158          
2159          
2160          /**
2161            * @brief Configure the TI1 as Input.
2162            * @param[in] TIM1_ICPolarity  The Input Polarity.
2163            * This parameter can be one of the following values:
2164            *                       - TIM1_ICPOLARITY_FALLING
2165            *                       - TIM1_ICPOLARITY_RISING
2166            * @param[in] TIM1_ICSelection specifies the input to be used.
2167            * This parameter can be one of the following values:
2168            *                       - TIM1_ICSELECTION_DIRECTTI: TIM1 Input 1 is selected to
2169            *                         be connected to IC1.
2170            *                       - TIM1_ICSELECTION_INDIRECTTI: TIM1 Input 1 is selected to
2171            *                         be connected to IC2.
2172            * @param[in] TIM1_ICFilter Specifies the Input Capture Filter.
2173            * This parameter must be a value between 0x00 and 0x0F.
2174            * @retval None
2175            */
2176          static void TI1_Config(u8 TIM1_ICPolarity,
2177                                 u8 TIM1_ICSelection,
2178                                 u8 TIM1_ICFilter)
2179          {
2180   1      
2181   1          /* Disable the Channel 1: Reset the CCE Bit */
2182   1          TIM1->CCER1 &= (u8)(~TIM1_CCER1_CC1E);
2183   1      
2184   1          /* Select the Input and set the filter */
2185   1          TIM1->CCMR1 = (u8)((TIM1->CCMR1 & (u8)(~( TIM1_CCMR_CCxS     |        TIM1_CCMR_ICxF    ))) | (u8)(( (TIM1_ICSelection)) | ((u8)( TIM1_ICFilter << 4))));
2186   1      
2187   1      
2188   1      
2189   1          /* Select the Polarity */
2190   1          if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
2191   1          {
2192   2              TIM1->CCER1 |= TIM1_CCER1_CC1P;
2193   2          }
2194   1          else
2195   1          {
2196   2              TIM1->CCER1 &= (u8)(~TIM1_CCER1_CC1P);
2197   2          }
2198   1      
2199   1          /* Set the CCE Bit */
2200   1          TIM1->CCER1 |=  TIM1_CCER1_CC1E;
2201   1      }
2202          
2203          
2204          /**
2205            * @brief Configure the TI2 as Input.
2206            * @param[in] TIM1_ICPolarity  The Input Polarity.
2207            * This parameter can be one of the following values:
2208            *                       - TIM1_ICPOLARITY_FALLING
2209            *                       - TIM1_ICPOLARITY_RISING
2210            * @param[in] TIM1_ICSelection specifies the input to be used.
2211            * This parameter can be one of the following values:
2212            *                       - TIM1_ICSELECTION_DIRECTTI: TIM1 Input 2 is selected to
2213            *                         be connected to IC2.
2214            *                       - TIM1_ICSELECTION_INDIRECTTI: TIM1 Input 2 is selected to
2215            *                         be connected to IC1.
2216            * @param[in] TIM1_ICFilter Specifies the Input Capture Filter.
2217            * This parameter must be a value between 0x00 and 0x0F.
2218            * @retval None
2219            */
2220          static void TI2_Config(u8 TIM1_ICPolarity,
2221                                 u8 TIM1_ICSelection,
2222                                 u8 TIM1_ICFilter)
2223          {
2224   1          /* Disable the Channel 2: Reset the CCE Bit */
2225   1          TIM1->CCER1 &=  (u8)(~TIM1_CCER1_CC2E);
2226   1      
2227   1          /* Select the Input and set the filter */
2228   1          TIM1->CCMR2  = (u8)((TIM1->CCMR2 & (u8)(~( TIM1_CCMR_CCxS     |        TIM1_CCMR_ICxF    ))) | (u8)(( (TIM1_ICSelection)) | ((u8)( TIM1_ICFilter << 4))));
2229   1          /* Select the Polarity */
2230   1          if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
2231   1          {
2232   2              TIM1->CCER1 |= TIM1_CCER1_CC2P;
2233   2          }
2234   1          else
2235   1          {
2236   2              TIM1->CCER1 &= (u8)(~TIM1_CCER1_CC2P);
2237   2          }
2238   1          /* Set the CCE Bit */
2239   1          TIM1->CCER1 |=  TIM1_CCER1_CC2E;
2240   1      }
2241          
2242          /**
2243            * @brief Configure the TI3 as Input.
2244            * @param[in] TIM1_ICPolarity  The Input Polarity.
2245            * This parameter can be one of the following values:
2246            *                       - TIM1_ICPOLARITY_FALLING
2247            *                       - TIM1_ICPOLARITY_RISING
2248            * @param[in] TIM1_ICSelection specifies the input to be used.
2249            * This parameter can be one of the following values:
2250            *                       - TIM1_ICSELECTION_DIRECTTI: TIM1 Input 3 is selected to
2251            *                         be connected to IC3.
2252            *                       - TIM1_ICSELECTION_INDIRECTTI: TIM1 Input 3 is selected to
2253            *                         be connected to IC4.
2254            * @param[in] TIM1_ICFilter Specifies the Input Capture Filter.
2255            * This parameter must be a value between 0x00 and 0x0F.
2256            * @retval None
2257            */
2258          static void TI3_Config(u8 TIM1_ICPolarity,
2259                                 u8 TIM1_ICSelection,
2260                                 u8 TIM1_ICFilter)
2261          {
2262   1          /* Disable the Channel 3: Reset the CCE Bit */
2263   1          TIM1->CCER2 &=  (u8)(~TIM1_CCER2_CC3E);
2264   1      
2265   1          /* Select the Input and set the filter */
2266   1          TIM1->CCMR3 = (u8)((TIM1->CCMR3 & (u8)(~( TIM1_CCMR_CCxS     |        TIM1_CCMR_ICxF    ))) | (u8)(( (TIM1_ICSelection)) | ((u8)( TIM1_ICFilter << 4))));
2267   1      
2268   1          /* Select the Polarity */
2269   1          if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
2270   1          {
2271   2              TIM1->CCER2 |= TIM1_CCER2_CC3P;
2272   2          }
2273   1          else
2274   1          {
2275   2              TIM1->CCER2 &= (u8)(~TIM1_CCER2_CC3P);
2276   2          }
2277   1          /* Set the CCE Bit */
2278   1          TIM1->CCER2 |=  TIM1_CCER2_CC3E;
2279   1      }
2280          
2281          
2282          /**
2283            * @brief Configure the TI4 as Input.
2284            * @param[in] TIM1_ICPolarity  The Input Polarity.
2285            * This parameter can be one of the following values:
2286            *                       - TIM1_ICPOLARITY_FALLING
2287            *                       - TIM1_ICPOLARITY_RISING
2288            * @param[in] TIM1_ICSelection specifies the input to be used.
2289            * This parameter can be one of the following values:
2290            *                       - TIM1_ICSELECTION_DIRECTTI: TIM1 Input 4 is selected to
2291            *                         be connected to IC4.
2292            *                       - TIM1_ICSELECTION_INDIRECTTI: TIM1 Input 4 is selected to
2293            *                         be connected to IC3.
2294            * @param[in] TIM1_ICFilter Specifies the Input Capture Filter.
2295            * This parameter must be a value between 0x00 and 0x0F.
2296            * @retval None
2297            */
2298          static void TI4_Config(u8 TIM1_ICPolarity,
2299                                 u8 TIM1_ICSelection,
2300                                 u8 TIM1_ICFilter)
2301          {
2302   1      
2303   1          /* Disable the Channel 4: Reset the CCE Bit */
2304   1          TIM1->CCER2 &=  (u8)(~TIM1_CCER2_CC4E);
2305   1      
2306   1          /* Select the Input and set the filter */
2307   1          TIM1->CCMR4 = (u8)((TIM1->CCMR4 & (u8)(~( TIM1_CCMR_CCxS     |        TIM1_CCMR_ICxF    )))  | (u8)(( (TIM1_ICSelection)) | ((u8)( TIM1_ICFilter << 4))));
2308   1      
2309   1      
2310   1      
2311   1          /* Select the Polarity */
2312   1          if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
2313   1          {
2314   2              TIM1->CCER2 |= TIM1_CCER2_CC4P;
2315   2          }
2316   1          else
2317   1          {
2318   2              TIM1->CCER2 &= (u8)(~TIM1_CCER2_CC4P);
2319   2          }
2320   1      
2321   1          /* Set the CCE Bit */
2322   1          TIM1->CCER2 |=  TIM1_CCER2_CC4E;
2323   1      }
2324          
2325          
2326          /**
2327            * @}
2328            */
2329          
2330          /******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE****/
2331          
RCSTM8 COMPILER V2.26.09.317
ASSEMBLY LISTING OF GENERATED OBJECT CODE

              ; FUNCTION ?TIM1_DeInit (BEGIN)
              ; SOURCE LINE # 52 
0000 35005250                          MOV    05250H,#000H
              ; SOURCE LINE # 53 
0004 35005251                          MOV    05251H,#000H
              ; SOURCE LINE # 54 
0008 35005252                          MOV    05252H,#000H
              ; SOURCE LINE # 55 
000C 35005253                          MOV    05253H,#000H
              ; SOURCE LINE # 56 
0010 35005254                          MOV    05254H,#000H
              ; SOURCE LINE # 57 
0014 35005256                          MOV    05256H,#000H
              ; SOURCE LINE # 59 
0018 3500525C                          MOV    0525CH,#000H
              ; SOURCE LINE # 60 
001C 3500525D                          MOV    0525DH,#000H
              ; SOURCE LINE # 62 
0020 35015258                          MOV    05258H,#001H
              ; SOURCE LINE # 63 
0024 35015259                          MOV    05259H,#001H
              ; SOURCE LINE # 64 
0028 3501525A                          MOV    0525AH,#001H
              ; SOURCE LINE # 65 
002C 3501525B                          MOV    0525BH,#001H
              ; SOURCE LINE # 67 
0030 3500525C                          MOV    0525CH,#000H
              ; SOURCE LINE # 68 
0034 3500525D                          MOV    0525DH,#000H
              ; SOURCE LINE # 69 
0038 35005258                          MOV    05258H,#000H
              ; SOURCE LINE # 70 
003C 35005259                          MOV    05259H,#000H
              ; SOURCE LINE # 71 
0040 3500525A                          MOV    0525AH,#000H
              ; SOURCE LINE # 72 
0044 3500525B                          MOV    0525BH,#000H
              ; SOURCE LINE # 73 
0048 3500525E                          MOV    0525EH,#000H
              ; SOURCE LINE # 74 
004C 3500525F                          MOV    0525FH,#000H
              ; SOURCE LINE # 75 
0050 35005260                          MOV    05260H,#000H
              ; SOURCE LINE # 76 
0054 35005261                          MOV    05261H,#000H
              ; SOURCE LINE # 77 
0058 35FF5262                          MOV    05262H,#0FFH
              ; SOURCE LINE # 78 
005C 35FF5263                          MOV    05263H,#0FFH
              ; SOURCE LINE # 79 
0060 35005265                          MOV    05265H,#000H
              ; SOURCE LINE # 80 
0064 35005266                          MOV    05266H,#000H
              ; SOURCE LINE # 81 
0068 35005267                          MOV    05267H,#000H
              ; SOURCE LINE # 82 
006C 35005268                          MOV    05268H,#000H
              ; SOURCE LINE # 83 
0070 35005269                          MOV    05269H,#000H
              ; SOURCE LINE # 84 
0074 3500526A                          MOV    0526AH,#000H
              ; SOURCE LINE # 85 
0078 3500526B                          MOV    0526BH,#000H
              ; SOURCE LINE # 86 
007C 3500526C                          MOV    0526CH,#000H
              ; SOURCE LINE # 87 
0080 3500526F                          MOV    0526FH,#000H
              ; SOURCE LINE # 88 
0084 35015257                          MOV    05257H,#001H
              ; SOURCE LINE # 89 
0088 3500526E                          MOV    0526EH,#000H
              ; SOURCE LINE # 90 
008C 3500526D                          MOV    0526DH,#000H
              ; SOURCE LINE # 91 
0090 35005264                          MOV    05264H,#000H
              ; SOURCE LINE # 92 
0094 35005255                          MOV    05255H,#000H
0098         ?EPILOG_0000:
0098 81                                RET    

              ; FUNCTION ?TIM1_DeInit (END)

              ; FUNCTION ?TIM1_TimeBaseInit (BEGIN)
              ; Register-parameter TIM1_Prescaler (XW) is relocated (auto)
              ; SOURCE LINE # 103 
0000 89                                PUSHW  X
              ; SOURCE LINE # 113 
0001 1E07       F                      LDW    X,(007H,SP)   ; [ TIM1_Period ]
0003 4F                                CLR    A
0004 01                                RRWA   X,A
0005 9F                                LD     A,XL
0006 C75262                            LD     05262H,A
              ; SOURCE LINE # 114 
0009 7B08       F                      LD     A,(008H,SP)   ; [ TIM1_Period + 01H ]
000B C75263                            LD     05263H,A
              ; SOURCE LINE # 117 
000E 1E01       F                      LDW    X,(001H,SP)   ; [ TIM1_Prescaler ]
0010 4F                                CLR    A
0011 01                                RRWA   X,A
0012 9F                                LD     A,XL
0013 C75260                            LD     05260H,A
              ; SOURCE LINE # 118 
0016 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_Prescaler + 01H ]
0018 C75261                            LD     05261H,A
              ; SOURCE LINE # 121 
001B 5F                                CLRW   X
001C C65250                            LD     A,05250H
001F 97                                LD     XL,A
0020 9F                                LD     A,XL
0021 A48F                              AND    A,#08FH
0023 88                                PUSH   A
0024 9E                                LD     A,XH
0025 A400                              AND    A,#000H
0027 B703       F                      LD     ?BH,A
0029 84                                POP    A
002A B704       F                      LD     ?BL,A
002C 5F                                CLRW   X
002D 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_CounterMode + 01H ]
002F 97                                LD     XL,A
0030 9F                                LD     A,XL
0031 BA04       F                      OR     A,?BL
0033 88                                PUSH   A
0034 9E                                LD     A,XH
0035 BA03       F                      OR     A,?BH
0037 B703       F                      LD     ?BH,A
0039 84                                POP    A
003A B704       F                      LD     ?BL,A
003C 5500045250 F                      MOV    05250H,?BL
              ; SOURCE LINE # 124 
0041 7B09       F                      LD     A,(009H,SP)   ; [ TIM1_RepetitionCounter ]
0043 C75264                            LD     05264H,A
0046         ?EPILOG_0001:
0046 85                                POPW   X
0047 81                                RET    
              ; TIM1_Prescaler unsigned short  (size=2-Alg).  parameter in AUTO
              ; TIM1_CounterMode (size=2).  parameter in AUTO
              ; TIM1_Period  unsigned short  (size=2-Alg).  parameter in AUTO
              ; TIM1_RepetitionCounter unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?TIM1_TimeBaseInit (END)

              ; FUNCTION ?TIM1_OC1Init (BEGIN)
              ; Register-parameter TIM1_OCMode (XW) is relocated (auto)
              ; SOURCE LINE # 140 
0000 89                                PUSHW  X
              ; SOURCE LINE # 159 
0001 A6F0                              LD     A,#0F0H
0003 C4525C                            AND    A,0525CH
0006 B703       F                      LD     ?BH,A
0008 550003525C F                      MOV    0525CH,?BH
              ; SOURCE LINE # 161 
000D 7B08       F                      LD     A,(008H,SP)   ; [ TIM1_OutputNState + 01H ]
000F A404                              AND    A,#004H
0011 88                                PUSH   A
0012 7B08       F                      LD     A,(008H,SP)   ; [ TIM1_OutputNState ]
0014 A400                              AND    A,#000H
0016 B703       F                      LD     ?BH,A
0018 84                                POP    A
0019 B704       F                      LD     ?BL,A
001B 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_OutputState + 01H ]
001D A401                              AND    A,#001H
001F 88                                PUSH   A
0020 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_OutputState ]
0022 A400                              AND    A,#000H
0024 B705       F                      LD     ?CH,A
0026 84                                POP    A
0027 B706       F                      LD     ?CL,A
0029 B606       F                      LD     A,?CL
002B BA04       F                      OR     A,?BL
002D 88                                PUSH   A
002E B605       F                      LD     A,?CH
0030 BA03       F                      OR     A,?BH
0032 B703       F                      LD     ?BH,A
0034 84                                POP    A
0035 B704       F                      LD     ?BL,A
0037 7B0C       F                      LD     A,(00CH,SP)   ; [ TIM1_OCPolarity + 01H ]
0039 A402                              AND    A,#002H
003B 88                                PUSH   A
003C 7B0C       F                      LD     A,(00CH,SP)   ; [ TIM1_OCPolarity ]
003E A400                              AND    A,#000H
0040 B705       F                      LD     ?CH,A
0042 84                                POP    A
0043 B706       F                      LD     ?CL,A
0045 B606       F                      LD     A,?CL
0047 BA04       F                      OR     A,?BL
0049 88                                PUSH   A
004A B605       F                      LD     A,?CH
004C BA03       F                      OR     A,?BH
004E B703       F                      LD     ?BH,A
0050 84                                POP    A
0051 B704       F                      LD     ?BL,A
0053 7B0E       F                      LD     A,(00EH,SP)   ; [ TIM1_OCNPolarity + 01H ]
0055 A408                              AND    A,#008H
0057 88                                PUSH   A
0058 7B0E       F                      LD     A,(00EH,SP)   ; [ TIM1_OCNPolarity ]
005A A400                              AND    A,#000H
005C B705       F                      LD     ?CH,A
005E 84                                POP    A
005F B706       F                      LD     ?CL,A
0061 B606       F                      LD     A,?CL
0063 BA04       F                      OR     A,?BL
0065 88                                PUSH   A
0066 B605       F                      LD     A,?CH
0068 BA03       F                      OR     A,?BH
006A B703       F                      LD     ?BH,A
006C 84                                POP    A
006D B704       F                      LD     ?BL,A
006F C6525C                            LD     A,0525CH
0072 BA04       F                      OR     A,?BL
0074 B703       F                      LD     ?BH,A
0076 550003525C F                      MOV    0525CH,?BH
              ; SOURCE LINE # 164 
007B 5F                                CLRW   X
007C C65258                            LD     A,05258H
007F 97                                LD     XL,A
0080 9F                                LD     A,XL
0081 A48F                              AND    A,#08FH
0083 88                                PUSH   A
0084 9E                                LD     A,XH
0085 A400                              AND    A,#000H
0087 B703       F                      LD     ?BH,A
0089 84                                POP    A
008A B704       F                      LD     ?BL,A
008C 5F                                CLRW   X
008D 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_OCMode + 01H ]
008F 97                                LD     XL,A
0090 9F                                LD     A,XL
0091 BA04       F                      OR     A,?BL
0093 88                                PUSH   A
0094 9E                                LD     A,XH
0095 BA03       F                      OR     A,?BH
0097 B703       F                      LD     ?BH,A
0099 84                                POP    A
009A B704       F                      LD     ?BL,A
009C 5500045258 F                      MOV    05258H,?BL
              ; SOURCE LINE # 167 
00A1 A6FC                              LD     A,#0FCH
00A3 C4526F                            AND    A,0526FH
00A6 B703       F                      LD     ?BH,A
00A8 550003526F F                      MOV    0526FH,?BH
              ; SOURCE LINE # 169 
00AD 7B12       F                      LD     A,(012H,SP)   ; [ TIM1_OCNIdleState + 01H ]
00AF A402                              AND    A,#002H
00B1 88                                PUSH   A
00B2 7B12       F                      LD     A,(012H,SP)   ; [ TIM1_OCNIdleState ]
00B4 A400                              AND    A,#000H
00B6 B703       F                      LD     ?BH,A
00B8 84                                POP    A
00B9 B704       F                      LD     ?BL,A
00BB 7B10       F                      LD     A,(010H,SP)   ; [ TIM1_OCIdleState + 01H ]
00BD A401                              AND    A,#001H
00BF 88                                PUSH   A
00C0 7B10       F                      LD     A,(010H,SP)   ; [ TIM1_OCIdleState ]
00C2 A400                              AND    A,#000H
00C4 B705       F                      LD     ?CH,A
00C6 84                                POP    A
00C7 B706       F                      LD     ?CL,A
00C9 B606       F                      LD     A,?CL
00CB BA04       F                      OR     A,?BL
00CD 88                                PUSH   A
00CE B605       F                      LD     A,?CH
00D0 BA03       F                      OR     A,?BH
00D2 B703       F                      LD     ?BH,A
00D4 84                                POP    A
00D5 B704       F                      LD     ?BL,A
00D7 C6526F                            LD     A,0526FH
00DA BA04       F                      OR     A,?BL
00DC B703       F                      LD     ?BH,A
00DE 550003526F F                      MOV    0526FH,?BH
              ; SOURCE LINE # 172 
00E3 1E09       F                      LDW    X,(009H,SP)   ; [ TIM1_Pulse ]
00E5 4F                                CLR    A
00E6 01                                RRWA   X,A
00E7 9F                                LD     A,XL
00E8 C75265                            LD     05265H,A
              ; SOURCE LINE # 173 
00EB 7B0A       F                      LD     A,(00AH,SP)   ; [ TIM1_Pulse + 01H ]
00ED C75266                            LD     05266H,A
00F0         ?EPILOG_0002:
00F0 85                                POPW   X
00F1 81                                RET    
              ; TIM1_OCMode  (size=2).  parameter in AUTO
              ; TIM1_OutputState (size=2).  parameter in AUTO
              ; TIM1_OutputNState (size=2).  parameter in AUTO
              ; TIM1_Pulse   unsigned short  (size=2-Alg).  parameter in AUTO
              ; TIM1_OCPolarity (size=2).  parameter in AUTO
              ; TIM1_OCNPolarity (size=2).  parameter in AUTO
              ; TIM1_OCIdleState (size=2).  parameter in AUTO
              ; TIM1_OCNIdleState (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC1Init (END)

              ; FUNCTION ?TIM1_OC2Init (BEGIN)
              ; Register-parameter TIM1_OCMode (XW) is relocated (auto)
              ; SOURCE LINE # 188 
0000 89                                PUSHW  X
              ; SOURCE LINE # 209 
0001 A60F                              LD     A,#00FH
0003 C4525C                            AND    A,0525CH
0006 B703       F                      LD     ?BH,A
0008 550003525C F                      MOV    0525CH,?BH
              ; SOURCE LINE # 211 
000D 7B08       F                      LD     A,(008H,SP)   ; [ TIM1_OutputNState + 01H ]
000F A440                              AND    A,#040H
0011 88                                PUSH   A
0012 7B08       F                      LD     A,(008H,SP)   ; [ TIM1_OutputNState ]
0014 A400                              AND    A,#000H
0016 B703       F                      LD     ?BH,A
0018 84                                POP    A
0019 B704       F                      LD     ?BL,A
001B 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_OutputState + 01H ]
001D A410                              AND    A,#010H
001F 88                                PUSH   A
0020 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_OutputState ]
0022 A400                              AND    A,#000H
0024 B705       F                      LD     ?CH,A
0026 84                                POP    A
0027 B706       F                      LD     ?CL,A
0029 B606       F                      LD     A,?CL
002B BA04       F                      OR     A,?BL
002D 88                                PUSH   A
002E B605       F                      LD     A,?CH
0030 BA03       F                      OR     A,?BH
0032 B703       F                      LD     ?BH,A
0034 84                                POP    A
0035 B704       F                      LD     ?BL,A
0037 7B0C       F                      LD     A,(00CH,SP)   ; [ TIM1_OCPolarity + 01H ]
0039 A420                              AND    A,#020H
003B 88                                PUSH   A
003C 7B0C       F                      LD     A,(00CH,SP)   ; [ TIM1_OCPolarity ]
003E A400                              AND    A,#000H
0040 B705       F                      LD     ?CH,A
0042 84                                POP    A
0043 B706       F                      LD     ?CL,A
0045 B606       F                      LD     A,?CL
0047 BA04       F                      OR     A,?BL
0049 88                                PUSH   A
004A B605       F                      LD     A,?CH
004C BA03       F                      OR     A,?BH
004E B703       F                      LD     ?BH,A
0050 84                                POP    A
0051 B704       F                      LD     ?BL,A
0053 7B0E       F                      LD     A,(00EH,SP)   ; [ TIM1_OCNPolarity + 01H ]
0055 A480                              AND    A,#080H
0057 88                                PUSH   A
0058 7B0E       F                      LD     A,(00EH,SP)   ; [ TIM1_OCNPolarity ]
005A A400                              AND    A,#000H
005C B705       F                      LD     ?CH,A
005E 84                                POP    A
005F B706       F                      LD     ?CL,A
0061 B606       F                      LD     A,?CL
0063 BA04       F                      OR     A,?BL
0065 88                                PUSH   A
0066 B605       F                      LD     A,?CH
0068 BA03       F                      OR     A,?BH
006A B703       F                      LD     ?BH,A
006C 84                                POP    A
006D B704       F                      LD     ?BL,A
006F C6525C                            LD     A,0525CH
0072 BA04       F                      OR     A,?BL
0074 B703       F                      LD     ?BH,A
0076 550003525C F                      MOV    0525CH,?BH
              ; SOURCE LINE # 215 
007B 5F                                CLRW   X
007C C65259                            LD     A,05259H
007F 97                                LD     XL,A
0080 9F                                LD     A,XL
0081 A48F                              AND    A,#08FH
0083 88                                PUSH   A
0084 9E                                LD     A,XH
0085 A400                              AND    A,#000H
0087 B703       F                      LD     ?BH,A
0089 84                                POP    A
008A B704       F                      LD     ?BL,A
008C 5F                                CLRW   X
008D 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_OCMode + 01H ]
008F 97                                LD     XL,A
0090 9F                                LD     A,XL
0091 BA04       F                      OR     A,?BL
0093 88                                PUSH   A
0094 9E                                LD     A,XH
0095 BA03       F                      OR     A,?BH
0097 B703       F                      LD     ?BH,A
0099 84                                POP    A
009A B704       F                      LD     ?BL,A
009C 5500045259 F                      MOV    05259H,?BL
              ; SOURCE LINE # 218 
00A1 A6F3                              LD     A,#0F3H
00A3 C4526F                            AND    A,0526FH
00A6 B703       F                      LD     ?BH,A
00A8 550003526F F                      MOV    0526FH,?BH
              ; SOURCE LINE # 220 
00AD 7B12       F                      LD     A,(012H,SP)   ; [ TIM1_OCNIdleState + 01H ]
00AF A408                              AND    A,#008H
00B1 88                                PUSH   A
00B2 7B12       F                      LD     A,(012H,SP)   ; [ TIM1_OCNIdleState ]
00B4 A400                              AND    A,#000H
00B6 B703       F                      LD     ?BH,A
00B8 84                                POP    A
00B9 B704       F                      LD     ?BL,A
00BB 7B10       F                      LD     A,(010H,SP)   ; [ TIM1_OCIdleState + 01H ]
00BD A404                              AND    A,#004H
00BF 88                                PUSH   A
00C0 7B10       F                      LD     A,(010H,SP)   ; [ TIM1_OCIdleState ]
00C2 A400                              AND    A,#000H
00C4 B705       F                      LD     ?CH,A
00C6 84                                POP    A
00C7 B706       F                      LD     ?CL,A
00C9 B606       F                      LD     A,?CL
00CB BA04       F                      OR     A,?BL
00CD 88                                PUSH   A
00CE B605       F                      LD     A,?CH
00D0 BA03       F                      OR     A,?BH
00D2 B703       F                      LD     ?BH,A
00D4 84                                POP    A
00D5 B704       F                      LD     ?BL,A
00D7 C6526F                            LD     A,0526FH
00DA BA04       F                      OR     A,?BL
00DC B703       F                      LD     ?BH,A
00DE 550003526F F                      MOV    0526FH,?BH
              ; SOURCE LINE # 223 
00E3 1E09       F                      LDW    X,(009H,SP)   ; [ TIM1_Pulse ]
00E5 4F                                CLR    A
00E6 01                                RRWA   X,A
00E7 9F                                LD     A,XL
00E8 C75267                            LD     05267H,A
              ; SOURCE LINE # 224 
00EB 7B0A       F                      LD     A,(00AH,SP)   ; [ TIM1_Pulse + 01H ]
00ED C75268                            LD     05268H,A
00F0         ?EPILOG_0003:
00F0 85                                POPW   X
00F1 81                                RET    
              ; TIM1_OCMode  (size=2).  parameter in AUTO
              ; TIM1_OutputState (size=2).  parameter in AUTO
              ; TIM1_OutputNState (size=2).  parameter in AUTO
              ; TIM1_Pulse   unsigned short  (size=2-Alg).  parameter in AUTO
              ; TIM1_OCPolarity (size=2).  parameter in AUTO
              ; TIM1_OCNPolarity (size=2).  parameter in AUTO
              ; TIM1_OCIdleState (size=2).  parameter in AUTO
              ; TIM1_OCNIdleState (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC2Init (END)

              ; FUNCTION ?TIM1_OC3Init (BEGIN)
              ; Register-parameter TIM1_OCMode (XW) is relocated (auto)
              ; SOURCE LINE # 240 
0000 89                                PUSHW  X
              ; SOURCE LINE # 260 
0001 A6F0                              LD     A,#0F0H
0003 C4525D                            AND    A,0525DH
0006 B703       F                      LD     ?BH,A
0008 550003525D F                      MOV    0525DH,?BH
              ; SOURCE LINE # 262 
000D 7B08       F                      LD     A,(008H,SP)   ; [ TIM1_OutputNState + 01H ]
000F A404                              AND    A,#004H
0011 88                                PUSH   A
0012 7B08       F                      LD     A,(008H,SP)   ; [ TIM1_OutputNState ]
0014 A400                              AND    A,#000H
0016 B703       F                      LD     ?BH,A
0018 84                                POP    A
0019 B704       F                      LD     ?BL,A
001B 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_OutputState + 01H ]
001D A401                              AND    A,#001H
001F 88                                PUSH   A
0020 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_OutputState ]
0022 A400                              AND    A,#000H
0024 B705       F                      LD     ?CH,A
0026 84                                POP    A
0027 B706       F                      LD     ?CL,A
0029 B606       F                      LD     A,?CL
002B BA04       F                      OR     A,?BL
002D 88                                PUSH   A
002E B605       F                      LD     A,?CH
0030 BA03       F                      OR     A,?BH
0032 B703       F                      LD     ?BH,A
0034 84                                POP    A
0035 B704       F                      LD     ?BL,A
0037 7B0C       F                      LD     A,(00CH,SP)   ; [ TIM1_OCPolarity + 01H ]
0039 A402                              AND    A,#002H
003B 88                                PUSH   A
003C 7B0C       F                      LD     A,(00CH,SP)   ; [ TIM1_OCPolarity ]
003E A400                              AND    A,#000H
0040 B705       F                      LD     ?CH,A
0042 84                                POP    A
0043 B706       F                      LD     ?CL,A
0045 B606       F                      LD     A,?CL
0047 BA04       F                      OR     A,?BL
0049 88                                PUSH   A
004A B605       F                      LD     A,?CH
004C BA03       F                      OR     A,?BH
004E B703       F                      LD     ?BH,A
0050 84                                POP    A
0051 B704       F                      LD     ?BL,A
0053 7B0E       F                      LD     A,(00EH,SP)   ; [ TIM1_OCNPolarity + 01H ]
0055 A408                              AND    A,#008H
0057 88                                PUSH   A
0058 7B0E       F                      LD     A,(00EH,SP)   ; [ TIM1_OCNPolarity ]
005A A400                              AND    A,#000H
005C B705       F                      LD     ?CH,A
005E 84                                POP    A
005F B706       F                      LD     ?CL,A
0061 B606       F                      LD     A,?CL
0063 BA04       F                      OR     A,?BL
0065 88                                PUSH   A
0066 B605       F                      LD     A,?CH
0068 BA03       F                      OR     A,?BH
006A B703       F                      LD     ?BH,A
006C 84                                POP    A
006D B704       F                      LD     ?BL,A
006F C6525D                            LD     A,0525DH
0072 BA04       F                      OR     A,?BL
0074 B703       F                      LD     ?BH,A
0076 550003525D F                      MOV    0525DH,?BH
              ; SOURCE LINE # 267 
007B 5F                                CLRW   X
007C C6525A                            LD     A,0525AH
007F 97                                LD     XL,A
0080 9F                                LD     A,XL
0081 A48F                              AND    A,#08FH
0083 88                                PUSH   A
0084 9E                                LD     A,XH
0085 A400                              AND    A,#000H
0087 B703       F                      LD     ?BH,A
0089 84                                POP    A
008A B704       F                      LD     ?BL,A
008C 5F                                CLRW   X
008D 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_OCMode + 01H ]
008F 97                                LD     XL,A
0090 9F                                LD     A,XL
0091 BA04       F                      OR     A,?BL
0093 88                                PUSH   A
0094 9E                                LD     A,XH
0095 BA03       F                      OR     A,?BH
0097 B703       F                      LD     ?BH,A
0099 84                                POP    A
009A B704       F                      LD     ?BL,A
009C 550004525A F                      MOV    0525AH,?BL
              ; SOURCE LINE # 270 
00A1 A6CF                              LD     A,#0CFH
00A3 C4526F                            AND    A,0526FH
00A6 B703       F                      LD     ?BH,A
00A8 550003526F F                      MOV    0526FH,?BH
              ; SOURCE LINE # 272 
00AD 7B12       F                      LD     A,(012H,SP)   ; [ TIM1_OCNIdleState + 01H ]
00AF A420                              AND    A,#020H
00B1 88                                PUSH   A
00B2 7B12       F                      LD     A,(012H,SP)   ; [ TIM1_OCNIdleState ]
00B4 A400                              AND    A,#000H
00B6 B703       F                      LD     ?BH,A
00B8 84                                POP    A
00B9 B704       F                      LD     ?BL,A
00BB 7B10       F                      LD     A,(010H,SP)   ; [ TIM1_OCIdleState + 01H ]
00BD A410                              AND    A,#010H
00BF 88                                PUSH   A
00C0 7B10       F                      LD     A,(010H,SP)   ; [ TIM1_OCIdleState ]
00C2 A400                              AND    A,#000H
00C4 B705       F                      LD     ?CH,A
00C6 84                                POP    A
00C7 B706       F                      LD     ?CL,A
00C9 B606       F                      LD     A,?CL
00CB BA04       F                      OR     A,?BL
00CD 88                                PUSH   A
00CE B605       F                      LD     A,?CH
00D0 BA03       F                      OR     A,?BH
00D2 B703       F                      LD     ?BH,A
00D4 84                                POP    A
00D5 B704       F                      LD     ?BL,A
00D7 C6526F                            LD     A,0526FH
00DA BA04       F                      OR     A,?BL
00DC B703       F                      LD     ?BH,A
00DE 550003526F F                      MOV    0526FH,?BH
              ; SOURCE LINE # 275 
00E3 1E09       F                      LDW    X,(009H,SP)   ; [ TIM1_Pulse ]
00E5 4F                                CLR    A
00E6 01                                RRWA   X,A
00E7 9F                                LD     A,XL
00E8 C75269                            LD     05269H,A
              ; SOURCE LINE # 276 
00EB 7B0A       F                      LD     A,(00AH,SP)   ; [ TIM1_Pulse + 01H ]
00ED C7526A                            LD     0526AH,A
00F0         ?EPILOG_0004:
00F0 85                                POPW   X
00F1 81                                RET    
              ; TIM1_OCMode  (size=2).  parameter in AUTO
              ; TIM1_OutputState (size=2).  parameter in AUTO
              ; TIM1_OutputNState (size=2).  parameter in AUTO
              ; TIM1_Pulse   unsigned short  (size=2-Alg).  parameter in AUTO
              ; TIM1_OCPolarity (size=2).  parameter in AUTO
              ; TIM1_OCNPolarity (size=2).  parameter in AUTO
              ; TIM1_OCIdleState (size=2).  parameter in AUTO
              ; TIM1_OCNIdleState (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC3Init (END)

              ; FUNCTION ?TIM1_OC4Init (BEGIN)
              ; Register-parameter TIM1_OCMode (XW) is relocated (auto)
              ; SOURCE LINE # 289 
0000 89                                PUSHW  X
              ; SOURCE LINE # 305 
0001 A6CF                              LD     A,#0CFH
0003 C4525D                            AND    A,0525DH
0006 B703       F                      LD     ?BH,A
0008 550003525D F                      MOV    0525DH,?BH
              ; SOURCE LINE # 307 
000D 7B0A       F                      LD     A,(00AH,SP)   ; [ TIM1_OCPolarity + 01H ]
000F A420                              AND    A,#020H
0011 88                                PUSH   A
0012 7B0A       F                      LD     A,(00AH,SP)   ; [ TIM1_OCPolarity ]
0014 A400                              AND    A,#000H
0016 B703       F                      LD     ?BH,A
0018 84                                POP    A
0019 B704       F                      LD     ?BL,A
001B 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_OutputState + 01H ]
001D A410                              AND    A,#010H
001F 88                                PUSH   A
0020 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_OutputState ]
0022 A400                              AND    A,#000H
0024 B705       F                      LD     ?CH,A
0026 84                                POP    A
0027 B706       F                      LD     ?CL,A
0029 B606       F                      LD     A,?CL
002B BA04       F                      OR     A,?BL
002D 88                                PUSH   A
002E B605       F                      LD     A,?CH
0030 BA03       F                      OR     A,?BH
0032 B703       F                      LD     ?BH,A
0034 84                                POP    A
0035 B704       F                      LD     ?BL,A
0037 C6525D                            LD     A,0525DH
003A BA04       F                      OR     A,?BL
003C B703       F                      LD     ?BH,A
003E 550003525D F                      MOV    0525DH,?BH
              ; SOURCE LINE # 310 
0043 5F                                CLRW   X
0044 C6525B                            LD     A,0525BH
0047 97                                LD     XL,A
0048 9F                                LD     A,XL
0049 A48F                              AND    A,#08FH
004B 88                                PUSH   A
004C 9E                                LD     A,XH
004D A400                              AND    A,#000H
004F B703       F                      LD     ?BH,A
0051 84                                POP    A
0052 B704       F                      LD     ?BL,A
0054 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_OCMode + 01H ]
0056 BA04       F                      OR     A,?BL
0058 88                                PUSH   A
0059 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_OCMode ]
005B BA03       F                      OR     A,?BH
005D B703       F                      LD     ?BH,A
005F 84                                POP    A
0060 B704       F                      LD     ?BL,A
0062 550004525B F                      MOV    0525BH,?BL
              ; SOURCE LINE # 313 
0067 1E0B       F                      LDW    X,(00BH,SP)   ; [ TIM1_OCIdleState ]
0069 270E                              JREQ   ?ELSE_0001
              ; SOURCE LINE # 315 
006B A6DF                              LD     A,#0DFH
006D CA526F                            OR     A,0526FH
0070 B703       F                      LD     ?BH,A
0072 550003526F F                      MOV    0526FH,?BH
0077 200C                              JRA    ?NXT_0001
0079         ?ELSE_0001:
              ; SOURCE LINE # 319 
0079 A6BF                              LD     A,#0BFH
007B C4526F                            AND    A,0526FH
007E B703       F                      LD     ?BH,A
0080 550003526F F                      MOV    0526FH,?BH
0085         ?NXT_0001:
              ; SOURCE LINE # 323 
0085 1E07       F                      LDW    X,(007H,SP)   ; [ TIM1_Pulse ]
0087 4F                                CLR    A
0088 01                                RRWA   X,A
0089 9F                                LD     A,XL
008A C7526B                            LD     0526BH,A
              ; SOURCE LINE # 324 
008D 7B08       F                      LD     A,(008H,SP)   ; [ TIM1_Pulse + 01H ]
008F C7526C                            LD     0526CH,A
0092         ?EPILOG_0005:
0092 85                                POPW   X
0093 81                                RET    
              ; TIM1_OCMode  (size=2).  parameter in AUTO
              ; TIM1_OutputState (size=2).  parameter in AUTO
              ; TIM1_Pulse   unsigned short  (size=2-Alg).  parameter in AUTO
              ; TIM1_OCPolarity (size=2).  parameter in AUTO
              ; TIM1_OCIdleState (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC4Init (END)

              ; FUNCTION ?TIM1_BDTRConfig (BEGIN)
              ; Register-parameter TIM1_OSSIState (XW) is relocated (auto)
              ; SOURCE LINE # 339 
0000 89                                PUSHW  X
              ; SOURCE LINE # 356 
0001 7B07       F                      LD     A,(007H,SP)   ; [ TIM1_DeadTime ]
0003 C7526E                            LD     0526EH,A
              ; SOURCE LINE # 364 
0006 5F                                CLRW   X
0007 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_LockLevel + 01H ]
0009 97                                LD     XL,A
000A 89                                PUSHW  X
000B 5F                                CLRW   X
000C 7B04       F                      LD     A,(004H,SP)   ; [ TIM1_OSSIState + 01H ]
000E 97                                LD     XL,A
000F BF02       F                      LDW    ?BH.w,X
0011 85                                POPW   X
0012 BF03       F                      LDW    ?CH.w,X
0014 B606       F                      LD     A,?CL
0016 BA04       F                      OR     A,?BL
0018 88                                PUSH   A
0019 B605       F                      LD     A,?CH
001B BA03       F                      OR     A,?BH
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 5F                                CLRW   X
0023 7B09       F                      LD     A,(009H,SP)   ; [ TIM1_Break + 01H ]
0025 97                                LD     XL,A
0026 9F                                LD     A,XL
0027 BA04       F                      OR     A,?BL
0029 88                                PUSH   A
002A 9E                                LD     A,XH
002B BA03       F                      OR     A,?BH
002D B703       F                      LD     ?BH,A
002F 84                                POP    A
0030 B704       F                      LD     ?BL,A
0032 5F                                CLRW   X
0033 7B0B       F                      LD     A,(00BH,SP)   ; [ TIM1_BreakPolarity + 01H ]
0035 97                                LD     XL,A
0036 9F                                LD     A,XL
0037 BA04       F                      OR     A,?BL
0039 88                                PUSH   A
003A 9E                                LD     A,XH
003B BA03       F                      OR     A,?BH
003D B703       F                      LD     ?BH,A
003F 84                                POP    A
0040 B704       F                      LD     ?BL,A
0042 5F                                CLRW   X
0043 7B0D       F                      LD     A,(00DH,SP)   ; [ TIM1_AutomaticOutput + 01H ]
0045 97                                LD     XL,A
0046 9F                                LD     A,XL
0047 BA04       F                      OR     A,?BL
0049 88                                PUSH   A
004A 9E                                LD     A,XH
004B BA03       F                      OR     A,?BH
004D B703       F                      LD     ?BH,A
004F 84                                POP    A
0050 B704       F                      LD     ?BL,A
0052 550004526D F                      MOV    0526DH,?BL
0057         ?EPILOG_0006:
0057 85                                POPW   X
0058 81                                RET    
              ; TIM1_OSSIState (size=2).  parameter in AUTO
              ; TIM1_LockLevel (size=2).  parameter in AUTO
              ; TIM1_DeadTime unsigned char  (size=1).  parameter in AUTO
              ; TIM1_Break   (size=2).  parameter in AUTO
              ; TIM1_BreakPolarity (size=2).  parameter in AUTO
              ; TIM1_AutomaticOutput (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_BDTRConfig (END)

              ; FUNCTION ?TIM1_ICInit (BEGIN)
              ; Register-parameter TIM1_Channel (XW) is relocated (auto)
              ; SOURCE LINE # 378 
0000 89                                PUSHW  X
              ; SOURCE LINE # 392 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM1_Channel ]
0003 2613                              JRNE   ?ELSE_0005
              ; SOURCE LINE # 397 
0005 7B0B       F                      LD     A,(00BH,SP)   ; [ TIM1_ICFilter ]
0007 88                                PUSH   A
0008 7B09       F                      LD     A,(009H,SP)   ; [ TIM1_ICSelection + 01H ]
000A 88                                PUSH   A
000B 7B08       F                      LD     A,(008H,SP)   ; [ TIM1_ICPolarity + 01H ]
000D CD0000     F                      CALL   ?TI1_Config?STM8S_TIM1?S
0010 85                                POPW   X
              ; SOURCE LINE # 399 
0011 1E09       F                      LDW    X,(009H,SP)   ; [ TIM1_ICPrescaler ]
0013 CD0000     F                      CALL   ?TIM1_SetIC1Prescaler
0016 2045                              JRA    ?NXT_0005
0018         ?ELSE_0005:
              ; SOURCE LINE # 401 
0018 AE0001                            LDW    X,#00001H
001B 1301       F                      CPW    X,(001H,SP)   ; [ TIM1_Channel ]
001D 2613                              JRNE   ?ELSE_0006
              ; SOURCE LINE # 406 
001F 7B0B       F                      LD     A,(00BH,SP)   ; [ TIM1_ICFilter ]
0021 88                                PUSH   A
0022 7B09       F                      LD     A,(009H,SP)   ; [ TIM1_ICSelection + 01H ]
0024 88                                PUSH   A
0025 7B08       F                      LD     A,(008H,SP)   ; [ TIM1_ICPolarity + 01H ]
0027 CD0000     F                      CALL   ?TI2_Config?STM8S_TIM1?S
002A 85                                POPW   X
              ; SOURCE LINE # 408 
002B 1E09       F                      LDW    X,(009H,SP)   ; [ TIM1_ICPrescaler ]
002D CD0000     F                      CALL   ?TIM1_SetIC2Prescaler
0030 202B                              JRA    ?NXT_0006
0032         ?ELSE_0006:
              ; SOURCE LINE # 410 
0032 AE0002                            LDW    X,#00002H
0035 1301       F                      CPW    X,(001H,SP)   ; [ TIM1_Channel ]
0037 2613                              JRNE   ?ELSE_0007
              ; SOURCE LINE # 415 
0039 7B0B       F                      LD     A,(00BH,SP)   ; [ TIM1_ICFilter ]
003B 88                                PUSH   A
003C 7B09       F                      LD     A,(009H,SP)   ; [ TIM1_ICSelection + 01H ]
003E 88                                PUSH   A
003F 7B08       F                      LD     A,(008H,SP)   ; [ TIM1_ICPolarity + 01H ]
0041 CD0000     F                      CALL   ?TI3_Config?STM8S_TIM1?S
0044 85                                POPW   X
              ; SOURCE LINE # 417 
0045 1E09       F                      LDW    X,(009H,SP)   ; [ TIM1_ICPrescaler ]
0047 CD0000     F                      CALL   ?TIM1_SetIC3Prescaler
004A 2011                              JRA    ?NXT_0007
004C         ?ELSE_0007:
              ; SOURCE LINE # 424 
004C 7B0B       F                      LD     A,(00BH,SP)   ; [ TIM1_ICFilter ]
004E 88                                PUSH   A
004F 7B09       F                      LD     A,(009H,SP)   ; [ TIM1_ICSelection + 01H ]
0051 88                                PUSH   A
0052 7B08       F                      LD     A,(008H,SP)   ; [ TIM1_ICPolarity + 01H ]
0054 CD0000     F                      CALL   ?TI4_Config?STM8S_TIM1?S
0057 85                                POPW   X
              ; SOURCE LINE # 426 
0058 1E09       F                      LDW    X,(009H,SP)   ; [ TIM1_ICPrescaler ]
005A CD0000     F                      CALL   ?TIM1_SetIC4Prescaler
005D         ?NXT_0007:

005D         ?NXT_0006:

005D         ?NXT_0005:

005D         ?EPILOG_0007:
005D 85                                POPW   X
005E 81                                RET    
              ; TIM1_Channel (size=2).  parameter in AUTO
              ; TIM1_ICPolarity (size=2).  parameter in AUTO
              ; TIM1_ICSelection (size=2).  parameter in AUTO
              ; TIM1_ICPrescaler (size=2).  parameter in AUTO
              ; TIM1_ICFilter unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?TIM1_ICInit (END)

              ; FUNCTION ?TIM1_PWMIConfig (BEGIN)
              ; Register-parameter TIM1_Channel (XW) is relocated (auto)
              ; SOURCE LINE # 440 
0000 89                                PUSHW  X
0001 89                                PUSHW  X
              ; SOURCE LINE # 446 
0002 A600                              LD     A,#000H
0004 6B01       F                      LD     (001H,SP),A   ; [ icpolarity ]
              ; SOURCE LINE # 447 
0006 A601                              LD     A,#001H
0008 6B02       F                      LD     (002H,SP),A   ; [ icselection ]
              ; SOURCE LINE # 456 
000A AE0001                            LDW    X,#00001H
000D 1307       F                      CPW    X,(007H,SP)   ; [ TIM1_ICPolarity ]
000F 2706                              JREQ   ?ELSE_0011
              ; SOURCE LINE # 458 
0011 A601                              LD     A,#001H
0013 6B01       F                      LD     (001H,SP),A   ; [ icpolarity ]
0015 2004                              JRA    ?NXT_0011
0017         ?ELSE_0011:
              ; SOURCE LINE # 462 
0017 A600                              LD     A,#000H
0019 6B01       F                      LD     (001H,SP),A   ; [ icpolarity ]
001B         ?NXT_0011:
              ; SOURCE LINE # 466 
001B AE0001                            LDW    X,#00001H
001E 1309       F                      CPW    X,(009H,SP)   ; [ TIM1_ICSelection ]
0020 2606                              JRNE   ?ELSE_0012
              ; SOURCE LINE # 468 
0022 A602                              LD     A,#002H
0024 6B02       F                      LD     (002H,SP),A   ; [ icselection ]
0026 2004                              JRA    ?NXT_0012
0028         ?ELSE_0012:
              ; SOURCE LINE # 472 
0028 A601                              LD     A,#001H
002A 6B02       F                      LD     (002H,SP),A   ; [ icselection ]
002C         ?NXT_0012:
              ; SOURCE LINE # 475 
002C 1E03       F                      LDW    X,(003H,SP)   ; [ TIM1_Channel ]
002E 2624                              JRNE   ?ELSE_0013
              ; SOURCE LINE # 479 
0030 7B0D       F                      LD     A,(00DH,SP)   ; [ TIM1_ICFilter ]
0032 88                                PUSH   A
0033 7B0B       F                      LD     A,(00BH,SP)   ; [ TIM1_ICSelection + 01H ]
0035 88                                PUSH   A
0036 7B0A       F                      LD     A,(00AH,SP)   ; [ TIM1_ICPolarity + 01H ]
0038 CD0000     F                      CALL   ?TI1_Config?STM8S_TIM1?S
003B 85                                POPW   X
              ; SOURCE LINE # 482 
003C 1E0B       F                      LDW    X,(00BH,SP)   ; [ TIM1_ICPrescaler ]
003E CD0000     F                      CALL   ?TIM1_SetIC1Prescaler
              ; SOURCE LINE # 485 
0041 7B0D       F                      LD     A,(00DH,SP)   ; [ TIM1_ICFilter ]
0043 88                                PUSH   A
0044 7B03       F                      LD     A,(003H,SP)   ; [ icselection ]
0046 88                                PUSH   A
0047 7B03       F                      LD     A,(003H,SP)   ; [ icpolarity ]
0049 CD0000     F                      CALL   ?TI2_Config?STM8S_TIM1?S
004C 85                                POPW   X
              ; SOURCE LINE # 488 
004D 1E0B       F                      LDW    X,(00BH,SP)   ; [ TIM1_ICPrescaler ]
004F CD0000     F                      CALL   ?TIM1_SetIC2Prescaler
0052 2022                              JRA    ?NXT_0013
0054         ?ELSE_0013:
              ; SOURCE LINE # 494 
0054 7B0D       F                      LD     A,(00DH,SP)   ; [ TIM1_ICFilter ]
0056 88                                PUSH   A
0057 7B0B       F                      LD     A,(00BH,SP)   ; [ TIM1_ICSelection + 01H ]
0059 88                                PUSH   A
005A 7B0A       F                      LD     A,(00AH,SP)   ; [ TIM1_ICPolarity + 01H ]
005C CD0000     F                      CALL   ?TI2_Config?STM8S_TIM1?S
005F 85                                POPW   X
              ; SOURCE LINE # 497 
0060 1E0B       F                      LDW    X,(00BH,SP)   ; [ TIM1_ICPrescaler ]
0062 CD0000     F                      CALL   ?TIM1_SetIC2Prescaler
              ; SOURCE LINE # 500 
0065 7B0D       F                      LD     A,(00DH,SP)   ; [ TIM1_ICFilter ]
0067 88                                PUSH   A
0068 7B03       F                      LD     A,(003H,SP)   ; [ icselection ]
006A 88                                PUSH   A
006B 7B03       F                      LD     A,(003H,SP)   ; [ icpolarity ]
006D CD0000     F                      CALL   ?TI1_Config?STM8S_TIM1?S
0070 85                                POPW   X
              ; SOURCE LINE # 503 
0071 1E0B       F                      LDW    X,(00BH,SP)   ; [ TIM1_ICPrescaler ]
0073 CD0000     F                      CALL   ?TIM1_SetIC1Prescaler
0076         ?NXT_0013:

0076         ?EPILOG_0008:
0076 5B04                              ADD    SP,#004H
0078 81                                RET    
              ; TIM1_Channel (size=2).  parameter in AUTO
              ; TIM1_ICPolarity (size=2).  parameter in AUTO
              ; TIM1_ICSelection (size=2).  parameter in AUTO
              ; TIM1_ICPrescaler (size=2).  parameter in AUTO
              ; TIM1_ICFilter unsigned char  (size=1).  parameter in AUTO
              ; icpolarity   unsigned char  (size=1). Automatic variable  in AUTO
              ; icselection  unsigned char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?TIM1_PWMIConfig (END)

              ; FUNCTION ?TIM1_Cmd (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 514 
0000 89                                PUSHW  X
              ; SOURCE LINE # 520 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0015
              ; SOURCE LINE # 522 
0005 A601                              LD     A,#001H
0007 CA5250                            OR     A,05250H
000A B703       F                      LD     ?BH,A
000C 5500035250 F                      MOV    05250H,?BH
0011 200C                              JRA    ?NXT_0015
0013         ?ELSE_0015:
              ; SOURCE LINE # 526 
0013 A6FE                              LD     A,#0FEH
0015 C45250                            AND    A,05250H
0018 B703       F                      LD     ?BH,A
001A 5500035250 F                      MOV    05250H,?BH
001F         ?NXT_0015:

001F         ?EPILOG_0009:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_Cmd (END)

              ; FUNCTION ?TIM1_CtrlPWMOutputs (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 537 
0000 89                                PUSHW  X
              ; SOURCE LINE # 544 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0017
              ; SOURCE LINE # 546 
0005 A680                              LD     A,#080H
0007 CA526D                            OR     A,0526DH
000A B703       F                      LD     ?BH,A
000C 550003526D F                      MOV    0526DH,?BH
0011 200C                              JRA    ?NXT_0017
0013         ?ELSE_0017:
              ; SOURCE LINE # 550 
0013 A67F                              LD     A,#07FH
0015 C4526D                            AND    A,0526DH
0018 B703       F                      LD     ?BH,A
001A 550003526D F                      MOV    0526DH,?BH
001F         ?NXT_0017:

001F         ?EPILOG_0010:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_CtrlPWMOutputs (END)

              ; FUNCTION ?TIM1_ITConfig (BEGIN)
              ; Register-parameter TIM1_IT (XW) is relocated (auto)
              ; SOURCE LINE # 572 
0000 89                                PUSHW  X
              ; SOURCE LINE # 578 
0001 1E05       F                      LDW    X,(005H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0019
              ; SOURCE LINE # 581 
0005 C65254                            LD     A,05254H
0008 1A02       F                      OR     A,(002H,SP)   ; [ TIM1_IT + 01H ]
000A B703       F                      LD     ?BH,A
000C 5500035254 F                      MOV    05254H,?BH
0011 2010                              JRA    ?NXT_0019
0013         ?ELSE_0019:
              ; SOURCE LINE # 586 
0013 5F                                CLRW   X
0014 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_IT + 01H ]
0016 97                                LD     XL,A
0017 53                                CPLW   X
0018 9F                                LD     A,XL
0019 C45254                            AND    A,05254H
001C B703       F                      LD     ?BH,A
001E 5500035254 F                      MOV    05254H,?BH
0023         ?NXT_0019:

0023         ?EPILOG_0011:
0023 85                                POPW   X
0024 81                                RET    
              ; TIM1_IT      (size=2).  parameter in AUTO
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_ITConfig (END)

              ; FUNCTION ?TIM1_InternalClockConfig (BEGIN)
              ; SOURCE LINE # 600 
0000 A6F8                              LD     A,#0F8H
0002 C45252                            AND    A,05252H
0005 B703       F                      LD     ?BH,A
0007 5500035252 F                      MOV    05252H,?BH
000C         ?EPILOG_0012:
000C 81                                RET    

              ; FUNCTION ?TIM1_InternalClockConfig (END)

              ; FUNCTION ?TIM1_ETRClockMode1Config (BEGIN)
              ; Register-parameter TIM1_ExtTRGPrescaler (XW) is relocated (auto)
              ; SOURCE LINE # 620 
0000 89                                PUSHW  X
              ; SOURCE LINE # 629 
0001 7B07       F                      LD     A,(007H,SP)   ; [ ExtTRGFilter ]
0003 88                                PUSH   A
0004 1E06       F                      LDW    X,(006H,SP)   ; [ TIM1_ExtTRGPolarity ]
0006 89                                PUSHW  X
0007 1E04       F                      LDW    X,(004H,SP)   ; [ TIM1_ExtTRGPrescaler ]
0009 CD0000     F                      CALL   ?TIM1_ETRConfig
000C 5B03                              ADD    SP,#003H
              ; SOURCE LINE # 632 
000E 5F                                CLRW   X
000F C65252                            LD     A,05252H
0012 97                                LD     XL,A
0013 9F                                LD     A,XL
0014 A488                              AND    A,#088H
0016 88                                PUSH   A
0017 9E                                LD     A,XH
0018 A400                              AND    A,#000H
001A B703       F                      LD     ?BH,A
001C 84                                POP    A
001D B704       F                      LD     ?BL,A
001F B604       F                      LD     A,?BL
0021 AA77                              OR     A,#077H
0023 88                                PUSH   A
0024 B603       F                      LD     A,?BH
0026 AA00                              OR     A,#000H
0028 B703       F                      LD     ?BH,A
002A 84                                POP    A
002B B704       F                      LD     ?BL,A
002D 5500045252 F                      MOV    05252H,?BL
0032         ?EPILOG_0013:
0032 85                                POPW   X
0033 81                                RET    
              ; TIM1_ExtTRGPrescaler (size=2).  parameter in AUTO
              ; TIM1_ExtTRGPolarity (size=2).  parameter in AUTO
              ; ExtTRGFilter unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?TIM1_ETRClockMode1Config (END)

              ; FUNCTION ?TIM1_ETRClockMode2Config (BEGIN)
              ; Register-parameter TIM1_ExtTRGPrescaler (XW) is relocated (auto)
              ; SOURCE LINE # 652 
0000 89                                PUSHW  X
              ; SOURCE LINE # 661 
0001 7B07       F                      LD     A,(007H,SP)   ; [ ExtTRGFilter ]
0003 88                                PUSH   A
0004 1E06       F                      LDW    X,(006H,SP)   ; [ TIM1_ExtTRGPolarity ]
0006 89                                PUSHW  X
0007 1E04       F                      LDW    X,(004H,SP)   ; [ TIM1_ExtTRGPrescaler ]
0009 CD0000     F                      CALL   ?TIM1_ETRConfig
000C 5B03                              ADD    SP,#003H
              ; SOURCE LINE # 664 
000E A640                              LD     A,#040H
0010 CA5253                            OR     A,05253H
0013 B703       F                      LD     ?BH,A
0015 5500035253 F                      MOV    05253H,?BH
001A         ?EPILOG_0014:
001A 85                                POPW   X
001B 81                                RET    
              ; TIM1_ExtTRGPrescaler (size=2).  parameter in AUTO
              ; TIM1_ExtTRGPolarity (size=2).  parameter in AUTO
              ; ExtTRGFilter unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?TIM1_ETRClockMode2Config (END)

              ; FUNCTION ?TIM1_ETRConfig (BEGIN)
              ; Register-parameter TIM1_ExtTRGPrescaler (XW) is relocated (auto)
              ; SOURCE LINE # 684 
0000 89                                PUSHW  X
              ; SOURCE LINE # 693 
0001 5F                                CLRW   X
0002 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_ExtTRGPolarity + 01H ]
0004 97                                LD     XL,A
0005 89                                PUSHW  X
0006 5F                                CLRW   X
0007 7B04       F                      LD     A,(004H,SP)   ; [ TIM1_ExtTRGPrescaler + 01H ]
0009 97                                LD     XL,A
000A BF02       F                      LDW    ?BH.w,X
000C 85                                POPW   X
000D BF03       F                      LDW    ?CH.w,X
000F B606       F                      LD     A,?CL
0011 BA04       F                      OR     A,?BL
0013 88                                PUSH   A
0014 B605       F                      LD     A,?CH
0016 BA03       F                      OR     A,?BH
0018 B703       F                      LD     ?BH,A
001A 84                                POP    A
001B B704       F                      LD     ?BL,A
001D 5F                                CLRW   X
001E 7B07       F                      LD     A,(007H,SP)   ; [ ExtTRGFilter ]
0020 97                                LD     XL,A
0021 9F                                LD     A,XL
0022 BA04       F                      OR     A,?BL
0024 88                                PUSH   A
0025 9E                                LD     A,XH
0026 BA03       F                      OR     A,?BH
0028 B703       F                      LD     ?BH,A
002A 84                                POP    A
002B B704       F                      LD     ?BL,A
002D C65253                            LD     A,05253H
0030 BA04       F                      OR     A,?BL
0032 B703       F                      LD     ?BH,A
0034 5500035253 F                      MOV    05253H,?BH
0039         ?EPILOG_0015:
0039 85                                POPW   X
003A 81                                RET    
              ; TIM1_ExtTRGPrescaler (size=2).  parameter in AUTO
              ; TIM1_ExtTRGPolarity (size=2).  parameter in AUTO
              ; ExtTRGFilter unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?TIM1_ETRConfig (END)

              ; FUNCTION ?TIM1_TIxExternalClockConfig (BEGIN)
              ; Register-parameter TIM1_TIxExternalCLKSource (XW) is relocated (auto)
              ; SOURCE LINE # 716 
0000 89                                PUSHW  X
              ; SOURCE LINE # 726 
0001 AE0060                            LDW    X,#00060H
0004 1301       F                      CPW    X,(001H,SP)   ; [ TIM1_TIxExternalCLKSource ]
0006 260D                              JRNE   ?ELSE_0021
              ; SOURCE LINE # 728 
0008 7B07       F                      LD     A,(007H,SP)   ; [ ICFilter ]
000A 88                                PUSH   A
000B 4B01                              PUSH   #001H
000D 7B08       F                      LD     A,(008H,SP)   ; [ TIM1_ICPolarity + 01H ]
000F CD0000     F                      CALL   ?TI2_Config?STM8S_TIM1?S
0012 85                                POPW   X
0013 200B                              JRA    ?NXT_0021
0015         ?ELSE_0021:
              ; SOURCE LINE # 732 
0015 7B07       F                      LD     A,(007H,SP)   ; [ ICFilter ]
0017 88                                PUSH   A
0018 4B01                              PUSH   #001H
001A 7B08       F                      LD     A,(008H,SP)   ; [ TIM1_ICPolarity + 01H ]
001C CD0000     F                      CALL   ?TI1_Config?STM8S_TIM1?S
001F 85                                POPW   X
0020         ?NXT_0021:
              ; SOURCE LINE # 736 
0020 1E01       F                      LDW    X,(001H,SP)   ; [ TIM1_TIxExternalCLKSource ]
0022 CD0000     F                      CALL   ?TIM1_SelectInputTrigger
              ; SOURCE LINE # 739 
0025 A607                              LD     A,#007H
0027 CA5252                            OR     A,05252H
002A B703       F                      LD     ?BH,A
002C 5500035252 F                      MOV    05252H,?BH
0031         ?EPILOG_0016:
0031 85                                POPW   X
0032 81                                RET    
              ; TIM1_TIxExternalCLKSource (size=2).  parameter in AUTO
              ; TIM1_ICPolarity (size=2).  parameter in AUTO
              ; ICFilter     unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?TIM1_TIxExternalClockConfig (END)

              ; FUNCTION ?TIM1_SelectInputTrigger (BEGIN)
              ; Register-parameter TIM1_InputTriggerSource (XW) is relocated (auto)
              ; SOURCE LINE # 752 
0000 89                                PUSHW  X
              ; SOURCE LINE # 758 
0001 5F                                CLRW   X
0002 C65252                            LD     A,05252H
0005 97                                LD     XL,A
0006 9F                                LD     A,XL
0007 A48F                              AND    A,#08FH
0009 88                                PUSH   A
000A 9E                                LD     A,XH
000B A400                              AND    A,#000H
000D B703       F                      LD     ?BH,A
000F 84                                POP    A
0010 B704       F                      LD     ?BL,A
0012 5F                                CLRW   X
0013 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_InputTriggerSource + 01H ]
0015 97                                LD     XL,A
0016 9F                                LD     A,XL
0017 BA04       F                      OR     A,?BL
0019 88                                PUSH   A
001A 9E                                LD     A,XH
001B BA03       F                      OR     A,?BH
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 5500045252 F                      MOV    05252H,?BL
0027         ?EPILOG_0017:
0027 85                                POPW   X
0028 81                                RET    
              ; TIM1_InputTriggerSource (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_SelectInputTrigger (END)

              ; FUNCTION ?TIM1_UpdateDisableConfig (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 769 
0000 89                                PUSHW  X
              ; SOURCE LINE # 775 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0023
              ; SOURCE LINE # 777 
0005 A602                              LD     A,#002H
0007 CA5250                            OR     A,05250H
000A B703       F                      LD     ?BH,A
000C 5500035250 F                      MOV    05250H,?BH
0011 200C                              JRA    ?NXT_0023
0013         ?ELSE_0023:
              ; SOURCE LINE # 781 
0013 A6FD                              LD     A,#0FDH
0015 C45250                            AND    A,05250H
0018 B703       F                      LD     ?BH,A
001A 5500035250 F                      MOV    05250H,?BH
001F         ?NXT_0023:

001F         ?EPILOG_0018:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_UpdateDisableConfig (END)

              ; FUNCTION ?TIM1_UpdateRequestConfig (BEGIN)
              ; Register-parameter TIM1_UpdateSource (XW) is relocated (auto)
              ; SOURCE LINE # 793 
0000 89                                PUSHW  X
              ; SOURCE LINE # 799 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM1_UpdateSource ]
0003 270E                              JREQ   ?ELSE_0025
              ; SOURCE LINE # 801 
0005 A604                              LD     A,#004H
0007 CA5250                            OR     A,05250H
000A B703       F                      LD     ?BH,A
000C 5500035250 F                      MOV    05250H,?BH
0011 200C                              JRA    ?NXT_0025
0013         ?ELSE_0025:
              ; SOURCE LINE # 805 
0013 A6FB                              LD     A,#0FBH
0015 C45250                            AND    A,05250H
0018 B703       F                      LD     ?BH,A
001A 5500035250 F                      MOV    05250H,?BH
001F         ?NXT_0025:

001F         ?EPILOG_0019:
001F 85                                POPW   X
0020 81                                RET    
              ; TIM1_UpdateSource (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_UpdateRequestConfig (END)

              ; FUNCTION ?TIM1_SelectHallSensor (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 816 
0000 89                                PUSHW  X
              ; SOURCE LINE # 822 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0027
              ; SOURCE LINE # 824 
0005 A680                              LD     A,#080H
0007 CA5251                            OR     A,05251H
000A B703       F                      LD     ?BH,A
000C 5500035251 F                      MOV    05251H,?BH
0011 200C                              JRA    ?NXT_0027
0013         ?ELSE_0027:
              ; SOURCE LINE # 828 
0013 A67F                              LD     A,#07FH
0015 C45251                            AND    A,05251H
0018 B703       F                      LD     ?BH,A
001A 5500035251 F                      MOV    05251H,?BH
001F         ?NXT_0027:

001F         ?EPILOG_0020:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_SelectHallSensor (END)

              ; FUNCTION ?TIM1_SelectOnePulseMode (BEGIN)
              ; Register-parameter TIM1_OPMode (XW) is relocated (auto)
              ; SOURCE LINE # 841 
0000 89                                PUSHW  X
              ; SOURCE LINE # 847 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM1_OPMode ]
0003 270E                              JREQ   ?ELSE_0029
              ; SOURCE LINE # 849 
0005 A608                              LD     A,#008H
0007 CA5250                            OR     A,05250H
000A B703       F                      LD     ?BH,A
000C 5500035250 F                      MOV    05250H,?BH
0011 200C                              JRA    ?NXT_0029
0013         ?ELSE_0029:
              ; SOURCE LINE # 853 
0013 A6F7                              LD     A,#0F7H
0015 C45250                            AND    A,05250H
0018 B703       F                      LD     ?BH,A
001A 5500035250 F                      MOV    05250H,?BH
001F         ?NXT_0029:

001F         ?EPILOG_0021:
001F 85                                POPW   X
0020 81                                RET    
              ; TIM1_OPMode  (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_SelectOnePulseMode (END)

              ; FUNCTION ?TIM1_SelectOutputTrigger (BEGIN)
              ; Register-parameter TIM1_TRGOSource (XW) is relocated (auto)
              ; SOURCE LINE # 872 
0000 89                                PUSHW  X
              ; SOURCE LINE # 878 
0001 5F                                CLRW   X
0002 C65251                            LD     A,05251H
0005 97                                LD     XL,A
0006 9F                                LD     A,XL
0007 A48F                              AND    A,#08FH
0009 88                                PUSH   A
000A 9E                                LD     A,XH
000B A400                              AND    A,#000H
000D B703       F                      LD     ?BH,A
000F 84                                POP    A
0010 B704       F                      LD     ?BL,A
0012 5F                                CLRW   X
0013 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_TRGOSource + 01H ]
0015 97                                LD     XL,A
0016 9F                                LD     A,XL
0017 BA04       F                      OR     A,?BL
0019 88                                PUSH   A
001A 9E                                LD     A,XH
001B BA03       F                      OR     A,?BH
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 5500045251 F                      MOV    05251H,?BL
0027         ?EPILOG_0022:
0027 85                                POPW   X
0028 81                                RET    
              ; TIM1_TRGOSource (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_SelectOutputTrigger (END)

              ; FUNCTION ?TIM1_SelectSlaveMode (BEGIN)
              ; Register-parameter TIM1_SlaveMode (XW) is relocated (auto)
              ; SOURCE LINE # 891 
0000 89                                PUSHW  X
              ; SOURCE LINE # 898 
0001 5F                                CLRW   X
0002 C65252                            LD     A,05252H
0005 97                                LD     XL,A
0006 9F                                LD     A,XL
0007 A4F8                              AND    A,#0F8H
0009 88                                PUSH   A
000A 9E                                LD     A,XH
000B A400                              AND    A,#000H
000D B703       F                      LD     ?BH,A
000F 84                                POP    A
0010 B704       F                      LD     ?BL,A
0012 5F                                CLRW   X
0013 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_SlaveMode + 01H ]
0015 97                                LD     XL,A
0016 9F                                LD     A,XL
0017 BA04       F                      OR     A,?BL
0019 88                                PUSH   A
001A 9E                                LD     A,XH
001B BA03       F                      OR     A,?BH
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 5500045252 F                      MOV    05252H,?BL
0027         ?EPILOG_0023:
0027 85                                POPW   X
0028 81                                RET    
              ; TIM1_SlaveMode (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_SelectSlaveMode (END)

              ; FUNCTION ?TIM1_SelectMasterSlaveMode (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 908 
0000 89                                PUSHW  X
              ; SOURCE LINE # 914 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0031
              ; SOURCE LINE # 916 
0005 A680                              LD     A,#080H
0007 CA5252                            OR     A,05252H
000A B703       F                      LD     ?BH,A
000C 5500035252 F                      MOV    05252H,?BH
0011 200C                              JRA    ?NXT_0031
0013         ?ELSE_0031:
              ; SOURCE LINE # 920 
0013 A67F                              LD     A,#07FH
0015 C45252                            AND    A,05252H
0018 B703       F                      LD     ?BH,A
001A 5500035252 F                      MOV    05252H,?BH
001F         ?NXT_0031:

001F         ?EPILOG_0024:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_SelectMasterSlaveMode (END)

              ; FUNCTION ?TIM1_EncoderInterfaceConfig (BEGIN)
              ; Register-parameter TIM1_EncoderMode (XW) is relocated (auto)
              ; SOURCE LINE # 944 
0000 89                                PUSHW  X
              ; SOURCE LINE # 956 
0001 1E05       F                      LDW    X,(005H,SP)   ; [ TIM1_IC1Polarity ]
0003 270E                              JREQ   ?ELSE_0034
              ; SOURCE LINE # 958 
0005 A602                              LD     A,#002H
0007 CA525C                            OR     A,0525CH
000A B703       F                      LD     ?BH,A
000C 550003525C F                      MOV    0525CH,?BH
0011 200C                              JRA    ?NXT_0034
0013         ?ELSE_0034:
              ; SOURCE LINE # 962 
0013 A6FD                              LD     A,#0FDH
0015 C4525C                            AND    A,0525CH
0018 B703       F                      LD     ?BH,A
001A 550003525C F                      MOV    0525CH,?BH
001F         ?NXT_0034:
              ; SOURCE LINE # 965 
001F 1E07       F                      LDW    X,(007H,SP)   ; [ TIM1_IC2Polarity ]
0021 270E                              JREQ   ?ELSE_0035
              ; SOURCE LINE # 967 
0023 A620                              LD     A,#020H
0025 CA525C                            OR     A,0525CH
0028 B703       F                      LD     ?BH,A
002A 550003525C F                      MOV    0525CH,?BH
002F 200C                              JRA    ?NXT_0035
0031         ?ELSE_0035:
              ; SOURCE LINE # 971 
0031 A6DF                              LD     A,#0DFH
0033 C4525C                            AND    A,0525CH
0036 B703       F                      LD     ?BH,A
0038 550003525C F                      MOV    0525CH,?BH
003D         ?NXT_0035:
              ; SOURCE LINE # 974 
003D 5F                                CLRW   X
003E C65252                            LD     A,05252H
0041 97                                LD     XL,A
0042 9F                                LD     A,XL
0043 A4F0                              AND    A,#0F0H
0045 88                                PUSH   A
0046 9E                                LD     A,XH
0047 A400                              AND    A,#000H
0049 B703       F                      LD     ?BH,A
004B 84                                POP    A
004C B704       F                      LD     ?BL,A
004E 5F                                CLRW   X
004F 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_EncoderMode + 01H ]
0051 97                                LD     XL,A
0052 9F                                LD     A,XL
0053 BA04       F                      OR     A,?BL
0055 88                                PUSH   A
0056 9E                                LD     A,XH
0057 BA03       F                      OR     A,?BH
0059 B703       F                      LD     ?BH,A
005B 84                                POP    A
005C B704       F                      LD     ?BL,A
005E 5500045252 F                      MOV    05252H,?BL
              ; SOURCE LINE # 977 
0063 5F                                CLRW   X
0064 C65258                            LD     A,05258H
0067 97                                LD     XL,A
0068 9F                                LD     A,XL
0069 A4FC                              AND    A,#0FCH
006B 88                                PUSH   A
006C 9E                                LD     A,XH
006D A400                              AND    A,#000H
006F B703       F                      LD     ?BH,A
0071 84                                POP    A
0072 B704       F                      LD     ?BL,A
0074 B604       F                      LD     A,?BL
0076 AA01                              OR     A,#001H
0078 88                                PUSH   A
0079 B603       F                      LD     A,?BH
007B AA00                              OR     A,#000H
007D B703       F                      LD     ?BH,A
007F 84                                POP    A
0080 B704       F                      LD     ?BL,A
0082 5500045258 F                      MOV    05258H,?BL
              ; SOURCE LINE # 978 
0087 5F                                CLRW   X
0088 C65259                            LD     A,05259H
008B 97                                LD     XL,A
008C 9F                                LD     A,XL
008D A4FC                              AND    A,#0FCH
008F 88                                PUSH   A
0090 9E                                LD     A,XH
0091 A400                              AND    A,#000H
0093 B703       F                      LD     ?BH,A
0095 84                                POP    A
0096 B704       F                      LD     ?BL,A
0098 B604       F                      LD     A,?BL
009A AA01                              OR     A,#001H
009C 88                                PUSH   A
009D B603       F                      LD     A,?BH
009F AA00                              OR     A,#000H
00A1 B703       F                      LD     ?BH,A
00A3 84                                POP    A
00A4 B704       F                      LD     ?BL,A
00A6 5500045259 F                      MOV    05259H,?BL
00AB         ?EPILOG_0025:
00AB 85                                POPW   X
00AC 81                                RET    
              ; TIM1_EncoderMode (size=2).  parameter in AUTO
              ; TIM1_IC1Polarity (size=2).  parameter in AUTO
              ; TIM1_IC2Polarity (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_EncoderInterfaceConfig (END)

              ; FUNCTION ?TIM1_PrescalerConfig (BEGIN)
              ; Register-parameter Prescaler (XW) is relocated (auto)
              ; SOURCE LINE # 993 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1000 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ Prescaler ]
0003 4F                                CLR    A
0004 01                                RRWA   X,A
0005 9F                                LD     A,XL
0006 C75260                            LD     05260H,A
              ; SOURCE LINE # 1001 
0009 7B02       F                      LD     A,(002H,SP)   ; [ Prescaler + 01H ]
000B C75261                            LD     05261H,A
              ; SOURCE LINE # 1004 
000E 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_PSCReloadMode + 01H ]
0010 C75257                            LD     05257H,A
0013         ?EPILOG_0026:
0013 85                                POPW   X
0014 81                                RET    
              ; Prescaler    unsigned short  (size=2-Alg).  parameter in AUTO
              ; TIM1_PSCReloadMode (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_PrescalerConfig (END)

              ; FUNCTION ?TIM1_CounterModeConfig (BEGIN)
              ; Register-parameter TIM1_CounterMode (XW) is relocated (auto)
              ; SOURCE LINE # 1019 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1026 
0001 5F                                CLRW   X
0002 C65250                            LD     A,05250H
0005 97                                LD     XL,A
0006 9F                                LD     A,XL
0007 A48F                              AND    A,#08FH
0009 88                                PUSH   A
000A 9E                                LD     A,XH
000B A400                              AND    A,#000H
000D B703       F                      LD     ?BH,A
000F 84                                POP    A
0010 B704       F                      LD     ?BL,A
0012 5F                                CLRW   X
0013 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_CounterMode + 01H ]
0015 97                                LD     XL,A
0016 9F                                LD     A,XL
0017 BA04       F                      OR     A,?BL
0019 88                                PUSH   A
001A 9E                                LD     A,XH
001B BA03       F                      OR     A,?BH
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 5500045250 F                      MOV    05250H,?BL
0027         ?EPILOG_0027:
0027 85                                POPW   X
0028 81                                RET    
              ; TIM1_CounterMode (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_CounterModeConfig (END)

              ; FUNCTION ?TIM1_ForcedOC1Config (BEGIN)
              ; Register-parameter TIM1_ForcedAction (XW) is relocated (auto)
              ; SOURCE LINE # 1038 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1044 
0001 5F                                CLRW   X
0002 C65258                            LD     A,05258H
0005 97                                LD     XL,A
0006 9F                                LD     A,XL
0007 A48F                              AND    A,#08FH
0009 88                                PUSH   A
000A 9E                                LD     A,XH
000B A400                              AND    A,#000H
000D B703       F                      LD     ?BH,A
000F 84                                POP    A
0010 B704       F                      LD     ?BL,A
0012 5F                                CLRW   X
0013 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_ForcedAction + 01H ]
0015 97                                LD     XL,A
0016 9F                                LD     A,XL
0017 BA04       F                      OR     A,?BL
0019 88                                PUSH   A
001A 9E                                LD     A,XH
001B BA03       F                      OR     A,?BH
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 5500045258 F                      MOV    05258H,?BL
0027         ?EPILOG_0028:
0027 85                                POPW   X
0028 81                                RET    
              ; TIM1_ForcedAction (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_ForcedOC1Config (END)

              ; FUNCTION ?TIM1_ForcedOC2Config (BEGIN)
              ; Register-parameter TIM1_ForcedAction (XW) is relocated (auto)
              ; SOURCE LINE # 1056 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1062 
0001 5F                                CLRW   X
0002 C65259                            LD     A,05259H
0005 97                                LD     XL,A
0006 9F                                LD     A,XL
0007 A48F                              AND    A,#08FH
0009 88                                PUSH   A
000A 9E                                LD     A,XH
000B A400                              AND    A,#000H
000D B703       F                      LD     ?BH,A
000F 84                                POP    A
0010 B704       F                      LD     ?BL,A
0012 5F                                CLRW   X
0013 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_ForcedAction + 01H ]
0015 97                                LD     XL,A
0016 9F                                LD     A,XL
0017 BA04       F                      OR     A,?BL
0019 88                                PUSH   A
001A 9E                                LD     A,XH
001B BA03       F                      OR     A,?BH
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 5500045259 F                      MOV    05259H,?BL
0027         ?EPILOG_0029:
0027 85                                POPW   X
0028 81                                RET    
              ; TIM1_ForcedAction (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_ForcedOC2Config (END)

              ; FUNCTION ?TIM1_ForcedOC3Config (BEGIN)
              ; Register-parameter TIM1_ForcedAction (XW) is relocated (auto)
              ; SOURCE LINE # 1075 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1081 
0001 5F                                CLRW   X
0002 C6525A                            LD     A,0525AH
0005 97                                LD     XL,A
0006 9F                                LD     A,XL
0007 A48F                              AND    A,#08FH
0009 88                                PUSH   A
000A 9E                                LD     A,XH
000B A400                              AND    A,#000H
000D B703       F                      LD     ?BH,A
000F 84                                POP    A
0010 B704       F                      LD     ?BL,A
0012 5F                                CLRW   X
0013 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_ForcedAction + 01H ]
0015 97                                LD     XL,A
0016 9F                                LD     A,XL
0017 BA04       F                      OR     A,?BL
0019 88                                PUSH   A
001A 9E                                LD     A,XH
001B BA03       F                      OR     A,?BH
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 550004525A F                      MOV    0525AH,?BL
0027         ?EPILOG_0030:
0027 85                                POPW   X
0028 81                                RET    
              ; TIM1_ForcedAction (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_ForcedOC3Config (END)

              ; FUNCTION ?TIM1_ForcedOC4Config (BEGIN)
              ; Register-parameter TIM1_ForcedAction (XW) is relocated (auto)
              ; SOURCE LINE # 1094 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1100 
0001 5F                                CLRW   X
0002 C6525B                            LD     A,0525BH
0005 97                                LD     XL,A
0006 9F                                LD     A,XL
0007 A48F                              AND    A,#08FH
0009 88                                PUSH   A
000A 9E                                LD     A,XH
000B A400                              AND    A,#000H
000D B703       F                      LD     ?BH,A
000F 84                                POP    A
0010 B704       F                      LD     ?BL,A
0012 5F                                CLRW   X
0013 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_ForcedAction + 01H ]
0015 97                                LD     XL,A
0016 9F                                LD     A,XL
0017 BA04       F                      OR     A,?BL
0019 88                                PUSH   A
001A 9E                                LD     A,XH
001B BA03       F                      OR     A,?BH
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 550004525B F                      MOV    0525BH,?BL
0027         ?EPILOG_0031:
0027 85                                POPW   X
0028 81                                RET    
              ; TIM1_ForcedAction (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_ForcedOC4Config (END)

              ; FUNCTION ?TIM1_ARRPreloadConfig (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 1110 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1116 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0037
              ; SOURCE LINE # 1118 
0005 A680                              LD     A,#080H
0007 CA5250                            OR     A,05250H
000A B703       F                      LD     ?BH,A
000C 5500035250 F                      MOV    05250H,?BH
0011 200C                              JRA    ?NXT_0037
0013         ?ELSE_0037:
              ; SOURCE LINE # 1122 
0013 A67F                              LD     A,#07FH
0015 C45250                            AND    A,05250H
0018 B703       F                      LD     ?BH,A
001A 5500035250 F                      MOV    05250H,?BH
001F         ?NXT_0037:

001F         ?EPILOG_0032:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_ARRPreloadConfig (END)

              ; FUNCTION ?TIM1_SelectCOM (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 1133 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1139 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0039
              ; SOURCE LINE # 1141 
0005 A604                              LD     A,#004H
0007 CA5251                            OR     A,05251H
000A B703       F                      LD     ?BH,A
000C 5500035251 F                      MOV    05251H,?BH
0011 200C                              JRA    ?NXT_0039
0013         ?ELSE_0039:
              ; SOURCE LINE # 1145 
0013 A6FB                              LD     A,#0FBH
0015 C45251                            AND    A,05251H
0018 B703       F                      LD     ?BH,A
001A 5500035251 F                      MOV    05251H,?BH
001F         ?NXT_0039:

001F         ?EPILOG_0033:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_SelectCOM (END)

              ; FUNCTION ?TIM1_CCPreloadControl (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 1155 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1161 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0041
              ; SOURCE LINE # 1163 
0005 A601                              LD     A,#001H
0007 CA5251                            OR     A,05251H
000A B703       F                      LD     ?BH,A
000C 5500035251 F                      MOV    05251H,?BH
0011 200C                              JRA    ?NXT_0041
0013         ?ELSE_0041:
              ; SOURCE LINE # 1167 
0013 A6FE                              LD     A,#0FEH
0015 C45251                            AND    A,05251H
0018 B703       F                      LD     ?BH,A
001A 5500035251 F                      MOV    05251H,?BH
001F         ?NXT_0041:

001F         ?EPILOG_0034:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_CCPreloadControl (END)

              ; FUNCTION ?TIM1_OC1PreloadConfig (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 1178 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1184 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0043
              ; SOURCE LINE # 1186 
0005 A608                              LD     A,#008H
0007 CA5258                            OR     A,05258H
000A B703       F                      LD     ?BH,A
000C 5500035258 F                      MOV    05258H,?BH
0011 200C                              JRA    ?NXT_0043
0013         ?ELSE_0043:
              ; SOURCE LINE # 1190 
0013 A6F7                              LD     A,#0F7H
0015 C45258                            AND    A,05258H
0018 B703       F                      LD     ?BH,A
001A 5500035258 F                      MOV    05258H,?BH
001F         ?NXT_0043:

001F         ?EPILOG_0035:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC1PreloadConfig (END)

              ; FUNCTION ?TIM1_OC2PreloadConfig (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 1201 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1207 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0045
              ; SOURCE LINE # 1209 
0005 A608                              LD     A,#008H
0007 CA5259                            OR     A,05259H
000A B703       F                      LD     ?BH,A
000C 5500035259 F                      MOV    05259H,?BH
0011 200C                              JRA    ?NXT_0045
0013         ?ELSE_0045:
              ; SOURCE LINE # 1213 
0013 A6F7                              LD     A,#0F7H
0015 C45259                            AND    A,05259H
0018 B703       F                      LD     ?BH,A
001A 5500035259 F                      MOV    05259H,?BH
001F         ?NXT_0045:

001F         ?EPILOG_0036:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC2PreloadConfig (END)

              ; FUNCTION ?TIM1_OC3PreloadConfig (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 1224 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1230 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0047
              ; SOURCE LINE # 1232 
0005 A608                              LD     A,#008H
0007 CA525A                            OR     A,0525AH
000A B703       F                      LD     ?BH,A
000C 550003525A F                      MOV    0525AH,?BH
0011 200C                              JRA    ?NXT_0047
0013         ?ELSE_0047:
              ; SOURCE LINE # 1236 
0013 A6F7                              LD     A,#0F7H
0015 C4525A                            AND    A,0525AH
0018 B703       F                      LD     ?BH,A
001A 550003525A F                      MOV    0525AH,?BH
001F         ?NXT_0047:

001F         ?EPILOG_0037:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC3PreloadConfig (END)

              ; FUNCTION ?TIM1_OC4PreloadConfig (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 1248 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1254 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0049
              ; SOURCE LINE # 1256 
0005 A608                              LD     A,#008H
0007 CA525B                            OR     A,0525BH
000A B703       F                      LD     ?BH,A
000C 550003525B F                      MOV    0525BH,?BH
0011 200C                              JRA    ?NXT_0049
0013         ?ELSE_0049:
              ; SOURCE LINE # 1260 
0013 A6F7                              LD     A,#0F7H
0015 C4525B                            AND    A,0525BH
0018 B703       F                      LD     ?BH,A
001A 550003525B F                      MOV    0525BH,?BH
001F         ?NXT_0049:

001F         ?EPILOG_0038:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC4PreloadConfig (END)

              ; FUNCTION ?TIM1_OC1FastConfig (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 1270 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1276 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0051
              ; SOURCE LINE # 1278 
0005 A604                              LD     A,#004H
0007 CA5258                            OR     A,05258H
000A B703       F                      LD     ?BH,A
000C 5500035258 F                      MOV    05258H,?BH
0011 200C                              JRA    ?NXT_0051
0013         ?ELSE_0051:
              ; SOURCE LINE # 1282 
0013 A6FB                              LD     A,#0FBH
0015 C45258                            AND    A,05258H
0018 B703       F                      LD     ?BH,A
001A 5500035258 F                      MOV    05258H,?BH
001F         ?NXT_0051:

001F         ?EPILOG_0039:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC1FastConfig (END)

              ; FUNCTION ?TIM1_OC2FastConfig (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 1294 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1300 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0053
              ; SOURCE LINE # 1302 
0005 A604                              LD     A,#004H
0007 CA5259                            OR     A,05259H
000A B703       F                      LD     ?BH,A
000C 5500035259 F                      MOV    05259H,?BH
0011 200C                              JRA    ?NXT_0053
0013         ?ELSE_0053:
              ; SOURCE LINE # 1306 
0013 A6FB                              LD     A,#0FBH
0015 C45259                            AND    A,05259H
0018 B703       F                      LD     ?BH,A
001A 5500035259 F                      MOV    05259H,?BH
001F         ?NXT_0053:

001F         ?EPILOG_0040:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC2FastConfig (END)

              ; FUNCTION ?TIM1_OC3FastConfig (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 1317 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1323 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0055
              ; SOURCE LINE # 1325 
0005 A604                              LD     A,#004H
0007 CA525A                            OR     A,0525AH
000A B703       F                      LD     ?BH,A
000C 550003525A F                      MOV    0525AH,?BH
0011 200C                              JRA    ?NXT_0055
0013         ?ELSE_0055:
              ; SOURCE LINE # 1329 
0013 A6FB                              LD     A,#0FBH
0015 C4525A                            AND    A,0525AH
0018 B703       F                      LD     ?BH,A
001A 550003525A F                      MOV    0525AH,?BH
001F         ?NXT_0055:

001F         ?EPILOG_0041:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC3FastConfig (END)

              ; FUNCTION ?TIM1_OC4FastConfig (BEGIN)
              ; Register-parameter NewState (XW) is relocated (auto)
              ; SOURCE LINE # 1340 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1346 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ NewState ]
0003 270E                              JREQ   ?ELSE_0057
              ; SOURCE LINE # 1348 
0005 A604                              LD     A,#004H
0007 CA525B                            OR     A,0525BH
000A B703       F                      LD     ?BH,A
000C 550003525B F                      MOV    0525BH,?BH
0011 200C                              JRA    ?NXT_0057
0013         ?ELSE_0057:
              ; SOURCE LINE # 1352 
0013 A6FB                              LD     A,#0FBH
0015 C4525B                            AND    A,0525BH
0018 B703       F                      LD     ?BH,A
001A 550003525B F                      MOV    0525BH,?BH
001F         ?NXT_0057:

001F         ?EPILOG_0042:
001F 85                                POPW   X
0020 81                                RET    
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC4FastConfig (END)

              ; FUNCTION ?TIM1_GenerateEvent (BEGIN)
              ; Register-parameter TIM1_EventSource (XW) is relocated (auto)
              ; SOURCE LINE # 1371 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1377 
0001 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_EventSource + 01H ]
0003 C75257                            LD     05257H,A
0006         ?EPILOG_0043:
0006 85                                POPW   X
0007 81                                RET    
              ; TIM1_EventSource (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_GenerateEvent (END)

              ; FUNCTION ?TIM1_OC1PolarityConfig (BEGIN)
              ; Register-parameter TIM1_OCPolarity (XW) is relocated (auto)
              ; SOURCE LINE # 1389 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1395 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM1_OCPolarity ]
0003 270E                              JREQ   ?ELSE_0059
              ; SOURCE LINE # 1397 
0005 A602                              LD     A,#002H
0007 CA525C                            OR     A,0525CH
000A B703       F                      LD     ?BH,A
000C 550003525C F                      MOV    0525CH,?BH
0011 200C                              JRA    ?NXT_0059
0013         ?ELSE_0059:
              ; SOURCE LINE # 1401 
0013 A6FD                              LD     A,#0FDH
0015 C4525C                            AND    A,0525CH
0018 B703       F                      LD     ?BH,A
001A 550003525C F                      MOV    0525CH,?BH
001F         ?NXT_0059:

001F         ?EPILOG_0044:
001F 85                                POPW   X
0020 81                                RET    
              ; TIM1_OCPolarity (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC1PolarityConfig (END)

              ; FUNCTION ?TIM1_OC1NPolarityConfig (BEGIN)
              ; Register-parameter TIM1_OCNPolarity (XW) is relocated (auto)
              ; SOURCE LINE # 1414 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1420 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM1_OCNPolarity ]
0003 270E                              JREQ   ?ELSE_0061
              ; SOURCE LINE # 1422 
0005 A608                              LD     A,#008H
0007 CA525C                            OR     A,0525CH
000A B703       F                      LD     ?BH,A
000C 550003525C F                      MOV    0525CH,?BH
0011 200C                              JRA    ?NXT_0061
0013         ?ELSE_0061:
              ; SOURCE LINE # 1426 
0013 A6F7                              LD     A,#0F7H
0015 C4525C                            AND    A,0525CH
0018 B703       F                      LD     ?BH,A
001A 550003525C F                      MOV    0525CH,?BH
001F         ?NXT_0061:

001F         ?EPILOG_0045:
001F 85                                POPW   X
0020 81                                RET    
              ; TIM1_OCNPolarity (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC1NPolarityConfig (END)

              ; FUNCTION ?TIM1_OC2PolarityConfig (BEGIN)
              ; Register-parameter TIM1_OCPolarity (XW) is relocated (auto)
              ; SOURCE LINE # 1439 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1445 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM1_OCPolarity ]
0003 270E                              JREQ   ?ELSE_0063
              ; SOURCE LINE # 1447 
0005 A620                              LD     A,#020H
0007 CA525C                            OR     A,0525CH
000A B703       F                      LD     ?BH,A
000C 550003525C F                      MOV    0525CH,?BH
0011 200C                              JRA    ?NXT_0063
0013         ?ELSE_0063:
              ; SOURCE LINE # 1451 
0013 A6DF                              LD     A,#0DFH
0015 C4525C                            AND    A,0525CH
0018 B703       F                      LD     ?BH,A
001A 550003525C F                      MOV    0525CH,?BH
001F         ?NXT_0063:

001F         ?EPILOG_0046:
001F 85                                POPW   X
0020 81                                RET    
              ; TIM1_OCPolarity (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC2PolarityConfig (END)

              ; FUNCTION ?TIM1_OC2NPolarityConfig (BEGIN)
              ; Register-parameter TIM1_OCNPolarity (XW) is relocated (auto)
              ; SOURCE LINE # 1463 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1469 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM1_OCNPolarity ]
0003 270E                              JREQ   ?ELSE_0065
              ; SOURCE LINE # 1471 
0005 A680                              LD     A,#080H
0007 CA525C                            OR     A,0525CH
000A B703       F                      LD     ?BH,A
000C 550003525C F                      MOV    0525CH,?BH
0011 200C                              JRA    ?NXT_0065
0013         ?ELSE_0065:
              ; SOURCE LINE # 1475 
0013 A67F                              LD     A,#07FH
0015 C4525C                            AND    A,0525CH
0018 B703       F                      LD     ?BH,A
001A 550003525C F                      MOV    0525CH,?BH
001F         ?NXT_0065:

001F         ?EPILOG_0047:
001F 85                                POPW   X
0020 81                                RET    
              ; TIM1_OCNPolarity (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC2NPolarityConfig (END)

              ; FUNCTION ?TIM1_OC3PolarityConfig (BEGIN)
              ; Register-parameter TIM1_OCPolarity (XW) is relocated (auto)
              ; SOURCE LINE # 1488 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1494 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM1_OCPolarity ]
0003 270E                              JREQ   ?ELSE_0067
              ; SOURCE LINE # 1496 
0005 A602                              LD     A,#002H
0007 CA525D                            OR     A,0525DH
000A B703       F                      LD     ?BH,A
000C 550003525D F                      MOV    0525DH,?BH
0011 200C                              JRA    ?NXT_0067
0013         ?ELSE_0067:
              ; SOURCE LINE # 1500 
0013 A6FD                              LD     A,#0FDH
0015 C4525D                            AND    A,0525DH
0018 B703       F                      LD     ?BH,A
001A 550003525D F                      MOV    0525DH,?BH
001F         ?NXT_0067:

001F         ?EPILOG_0048:
001F 85                                POPW   X
0020 81                                RET    
              ; TIM1_OCPolarity (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC3PolarityConfig (END)

              ; FUNCTION ?TIM1_OC3NPolarityConfig (BEGIN)
              ; Register-parameter TIM1_OCNPolarity (XW) is relocated (auto)
              ; SOURCE LINE # 1513 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1519 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM1_OCNPolarity ]
0003 270E                              JREQ   ?ELSE_0069
              ; SOURCE LINE # 1521 
0005 A608                              LD     A,#008H
0007 CA525D                            OR     A,0525DH
000A B703       F                      LD     ?BH,A
000C 550003525D F                      MOV    0525DH,?BH
0011 200C                              JRA    ?NXT_0069
0013         ?ELSE_0069:
              ; SOURCE LINE # 1525 
0013 A6F7                              LD     A,#0F7H
0015 C4525D                            AND    A,0525DH
0018 B703       F                      LD     ?BH,A
001A 550003525D F                      MOV    0525DH,?BH
001F         ?NXT_0069:

001F         ?EPILOG_0049:
001F 85                                POPW   X
0020 81                                RET    
              ; TIM1_OCNPolarity (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC3NPolarityConfig (END)

              ; FUNCTION ?TIM1_OC4PolarityConfig (BEGIN)
              ; Register-parameter TIM1_OCPolarity (XW) is relocated (auto)
              ; SOURCE LINE # 1537 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1543 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM1_OCPolarity ]
0003 270E                              JREQ   ?ELSE_0071
              ; SOURCE LINE # 1545 
0005 A620                              LD     A,#020H
0007 CA525D                            OR     A,0525DH
000A B703       F                      LD     ?BH,A
000C 550003525D F                      MOV    0525DH,?BH
0011 200C                              JRA    ?NXT_0071
0013         ?ELSE_0071:
              ; SOURCE LINE # 1549 
0013 A6DF                              LD     A,#0DFH
0015 C4525D                            AND    A,0525DH
0018 B703       F                      LD     ?BH,A
001A 550003525D F                      MOV    0525DH,?BH
001F         ?NXT_0071:

001F         ?EPILOG_0050:
001F 85                                POPW   X
0020 81                                RET    
              ; TIM1_OCPolarity (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_OC4PolarityConfig (END)

              ; FUNCTION ?TIM1_CCxCmd (BEGIN)
              ; Register-parameter TIM1_Channel (XW) is relocated (auto)
              ; SOURCE LINE # 1566 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1572 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM1_Channel ]
0003 2620                              JRNE   ?ELSE_0079
              ; SOURCE LINE # 1575 
0005 1E05       F                      LDW    X,(005H,SP)   ; [ NewState ]
0007 270E                              JREQ   ?ELSE_0080
              ; SOURCE LINE # 1577 
0009 A601                              LD     A,#001H
000B CA525C                            OR     A,0525CH
000E B703       F                      LD     ?BH,A
0010 550003525C F                      MOV    0525CH,?BH
0015 200C                              JRA    ?NXT_0080
0017         ?ELSE_0080:
              ; SOURCE LINE # 1581 
0017 A6FE                              LD     A,#0FEH
0019 C4525C                            AND    A,0525CH
001C B703       F                      LD     ?BH,A
001E 550003525C F                      MOV    0525CH,?BH
0023         ?NXT_0080:
0023 206C                              JRA    ?NXT_0079
0025         ?ELSE_0079:
              ; SOURCE LINE # 1585 
0025 AE0001                            LDW    X,#00001H
0028 1301       F                      CPW    X,(001H,SP)   ; [ TIM1_Channel ]
002A 2620                              JRNE   ?ELSE_0081
              ; SOURCE LINE # 1588 
002C 1E05       F                      LDW    X,(005H,SP)   ; [ NewState ]
002E 270E                              JREQ   ?ELSE_0082
              ; SOURCE LINE # 1590 
0030 A610                              LD     A,#010H
0032 CA525C                            OR     A,0525CH
0035 B703       F                      LD     ?BH,A
0037 550003525C F                      MOV    0525CH,?BH
003C 200C                              JRA    ?NXT_0082
003E         ?ELSE_0082:
              ; SOURCE LINE # 1594 
003E A6EF                              LD     A,#0EFH
0040 C4525C                            AND    A,0525CH
0043 B703       F                      LD     ?BH,A
0045 550003525C F                      MOV    0525CH,?BH
004A         ?NXT_0082:
004A 2045                              JRA    ?NXT_0081
004C         ?ELSE_0081:
              ; SOURCE LINE # 1597 
004C AE0002                            LDW    X,#00002H
004F 1301       F                      CPW    X,(001H,SP)   ; [ TIM1_Channel ]
0051 2620                              JRNE   ?ELSE_0083
              ; SOURCE LINE # 1600 
0053 1E05       F                      LDW    X,(005H,SP)   ; [ NewState ]
0055 270E                              JREQ   ?ELSE_0084
              ; SOURCE LINE # 1602 
0057 A601                              LD     A,#001H
0059 CA525D                            OR     A,0525DH
005C B703       F                      LD     ?BH,A
005E 550003525D F                      MOV    0525DH,?BH
0063 200C                              JRA    ?NXT_0084
0065         ?ELSE_0084:
              ; SOURCE LINE # 1606 
0065 A6FE                              LD     A,#0FEH
0067 C4525D                            AND    A,0525DH
006A B703       F                      LD     ?BH,A
006C 550003525D F                      MOV    0525DH,?BH
0071         ?NXT_0084:
0071 201E                              JRA    ?NXT_0083
0073         ?ELSE_0083:
              ; SOURCE LINE # 1612 
0073 1E05       F                      LDW    X,(005H,SP)   ; [ NewState ]
0075 270E                              JREQ   ?ELSE_0085
              ; SOURCE LINE # 1614 
0077 A610                              LD     A,#010H
0079 CA525D                            OR     A,0525DH
007C B703       F                      LD     ?BH,A
007E 550003525D F                      MOV    0525DH,?BH
0083 200C                              JRA    ?NXT_0085
0085         ?ELSE_0085:
              ; SOURCE LINE # 1618 
0085 A6EF                              LD     A,#0EFH
0087 C4525D                            AND    A,0525DH
008A B703       F                      LD     ?BH,A
008C 550003525D F                      MOV    0525DH,?BH
0091         ?NXT_0085:

0091         ?NXT_0083:

0091         ?NXT_0081:

0091         ?NXT_0079:

0091         ?EPILOG_0051:
0091 85                                POPW   X
0092 81                                RET    
              ; TIM1_Channel (size=2).  parameter in AUTO
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_CCxCmd (END)

              ; FUNCTION ?TIM1_CCxNCmd (BEGIN)
              ; Register-parameter TIM1_Channel (XW) is relocated (auto)
              ; SOURCE LINE # 1634 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1640 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM1_Channel ]
0003 2620                              JRNE   ?ELSE_0091
              ; SOURCE LINE # 1643 
0005 1E05       F                      LDW    X,(005H,SP)   ; [ NewState ]
0007 270E                              JREQ   ?ELSE_0092
              ; SOURCE LINE # 1645 
0009 A604                              LD     A,#004H
000B CA525C                            OR     A,0525CH
000E B703       F                      LD     ?BH,A
0010 550003525C F                      MOV    0525CH,?BH
0015 200C                              JRA    ?NXT_0092
0017         ?ELSE_0092:
              ; SOURCE LINE # 1649 
0017 A6FB                              LD     A,#0FBH
0019 C4525C                            AND    A,0525CH
001C B703       F                      LD     ?BH,A
001E 550003525C F                      MOV    0525CH,?BH
0023         ?NXT_0092:
0023 2045                              JRA    ?NXT_0091
0025         ?ELSE_0091:
              ; SOURCE LINE # 1652 
0025 AE0001                            LDW    X,#00001H
0028 1301       F                      CPW    X,(001H,SP)   ; [ TIM1_Channel ]
002A 2620                              JRNE   ?ELSE_0093
              ; SOURCE LINE # 1655 
002C 1E05       F                      LDW    X,(005H,SP)   ; [ NewState ]
002E 270E                              JREQ   ?ELSE_0094
              ; SOURCE LINE # 1657 
0030 A640                              LD     A,#040H
0032 CA525C                            OR     A,0525CH
0035 B703       F                      LD     ?BH,A
0037 550003525C F                      MOV    0525CH,?BH
003C 200C                              JRA    ?NXT_0094
003E         ?ELSE_0094:
              ; SOURCE LINE # 1661 
003E A6BF                              LD     A,#0BFH
0040 C4525C                            AND    A,0525CH
0043 B703       F                      LD     ?BH,A
0045 550003525C F                      MOV    0525CH,?BH
004A         ?NXT_0094:
004A 201E                              JRA    ?NXT_0093
004C         ?ELSE_0093:
              ; SOURCE LINE # 1667 
004C 1E05       F                      LDW    X,(005H,SP)   ; [ NewState ]
004E 270E                              JREQ   ?ELSE_0095
              ; SOURCE LINE # 1669 
0050 A604                              LD     A,#004H
0052 CA525D                            OR     A,0525DH
0055 B703       F                      LD     ?BH,A
0057 550003525D F                      MOV    0525DH,?BH
005C 200C                              JRA    ?NXT_0095
005E         ?ELSE_0095:
              ; SOURCE LINE # 1673 
005E A6FB                              LD     A,#0FBH
0060 C4525D                            AND    A,0525DH
0063 B703       F                      LD     ?BH,A
0065 550003525D F                      MOV    0525DH,?BH
006A         ?NXT_0095:

006A         ?NXT_0093:

006A         ?NXT_0091:

006A         ?EPILOG_0052:
006A 85                                POPW   X
006B 81                                RET    
              ; TIM1_Channel (size=2).  parameter in AUTO
              ; NewState     (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_CCxNCmd (END)

              ; FUNCTION ?TIM1_SelectOCxM (BEGIN)
              ; Register-parameter TIM1_Channel (XW) is relocated (auto)
              ; SOURCE LINE # 1700 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1706 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ TIM1_Channel ]
0003 2635                              JRNE   ?ELSE_0099
              ; SOURCE LINE # 1709 
0005 A6FE                              LD     A,#0FEH
0007 C4525C                            AND    A,0525CH
000A B703       F                      LD     ?BH,A
000C 550003525C F                      MOV    0525CH,?BH
              ; SOURCE LINE # 1712 
0011 5F                                CLRW   X
0012 C65258                            LD     A,05258H
0015 97                                LD     XL,A
0016 9F                                LD     A,XL
0017 A48F                              AND    A,#08FH
0019 88                                PUSH   A
001A 9E                                LD     A,XH
001B A400                              AND    A,#000H
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 5F                                CLRW   X
0023 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_OCMode + 01H ]
0025 97                                LD     XL,A
0026 9F                                LD     A,XL
0027 BA04       F                      OR     A,?BL
0029 88                                PUSH   A
002A 9E                                LD     A,XH
002B BA03       F                      OR     A,?BH
002D B703       F                      LD     ?BH,A
002F 84                                POP    A
0030 B704       F                      LD     ?BL,A
0032 5500045258 F                      MOV    05258H,?BL
0037 CC0000     F                      JP     ?NXT_0099
003A         ?ELSE_0099:
              ; SOURCE LINE # 1714 
003A AE0001                            LDW    X,#00001H
003D 1301       F                      CPW    X,(001H,SP)   ; [ TIM1_Channel ]
003F 2634                              JRNE   ?ELSE_0100
              ; SOURCE LINE # 1717 
0041 A6EF                              LD     A,#0EFH
0043 C4525C                            AND    A,0525CH
0046 B703       F                      LD     ?BH,A
0048 550003525C F                      MOV    0525CH,?BH
              ; SOURCE LINE # 1720 
004D 5F                                CLRW   X
004E C65259                            LD     A,05259H
0051 97                                LD     XL,A
0052 9F                                LD     A,XL
0053 A48F                              AND    A,#08FH
0055 88                                PUSH   A
0056 9E                                LD     A,XH
0057 A400                              AND    A,#000H
0059 B703       F                      LD     ?BH,A
005B 84                                POP    A
005C B704       F                      LD     ?BL,A
005E 5F                                CLRW   X
005F 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_OCMode + 01H ]
0061 97                                LD     XL,A
0062 9F                                LD     A,XL
0063 BA04       F                      OR     A,?BL
0065 88                                PUSH   A
0066 9E                                LD     A,XH
0067 BA03       F                      OR     A,?BH
0069 B703       F                      LD     ?BH,A
006B 84                                POP    A
006C B704       F                      LD     ?BL,A
006E 5500045259 F                      MOV    05259H,?BL
0073 206D                              JRA    ?NXT_0100
0075         ?ELSE_0100:
              ; SOURCE LINE # 1722 
0075 AE0002                            LDW    X,#00002H
0078 1301       F                      CPW    X,(001H,SP)   ; [ TIM1_Channel ]
007A 2634                              JRNE   ?ELSE_0101
              ; SOURCE LINE # 1725 
007C A6FE                              LD     A,#0FEH
007E C4525D                            AND    A,0525DH
0081 B703       F                      LD     ?BH,A
0083 550003525D F                      MOV    0525DH,?BH
              ; SOURCE LINE # 1728 
0088 5F                                CLRW   X
0089 C6525A                            LD     A,0525AH
008C 97                                LD     XL,A
008D 9F                                LD     A,XL
008E A48F                              AND    A,#08FH
0090 88                                PUSH   A
0091 9E                                LD     A,XH
0092 A400                              AND    A,#000H
0094 B703       F                      LD     ?BH,A
0096 84                                POP    A
0097 B704       F                      LD     ?BL,A
0099 5F                                CLRW   X
009A 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_OCMode + 01H ]
009C 97                                LD     XL,A
009D 9F                                LD     A,XL
009E BA04       F                      OR     A,?BL
00A0 88                                PUSH   A
00A1 9E                                LD     A,XH
00A2 BA03       F                      OR     A,?BH
00A4 B703       F                      LD     ?BH,A
00A6 84                                POP    A
00A7 B704       F                      LD     ?BL,A
00A9 550004525A F                      MOV    0525AH,?BL
00AE 2032                              JRA    ?NXT_0101
00B0         ?ELSE_0101:
              ; SOURCE LINE # 1733 
00B0 A6EF                              LD     A,#0EFH
00B2 C4525D                            AND    A,0525DH
00B5 B703       F                      LD     ?BH,A
00B7 550003525D F                      MOV    0525DH,?BH
              ; SOURCE LINE # 1736 
00BC 5F                                CLRW   X
00BD C6525B                            LD     A,0525BH
00C0 97                                LD     XL,A
00C1 9F                                LD     A,XL
00C2 A48F                              AND    A,#08FH
00C4 88                                PUSH   A
00C5 9E                                LD     A,XH
00C6 A400                              AND    A,#000H
00C8 B703       F                      LD     ?BH,A
00CA 84                                POP    A
00CB B704       F                      LD     ?BL,A
00CD 5F                                CLRW   X
00CE 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_OCMode + 01H ]
00D0 97                                LD     XL,A
00D1 9F                                LD     A,XL
00D2 BA04       F                      OR     A,?BL
00D4 88                                PUSH   A
00D5 9E                                LD     A,XH
00D6 BA03       F                      OR     A,?BH
00D8 B703       F                      LD     ?BH,A
00DA 84                                POP    A
00DB B704       F                      LD     ?BL,A
00DD 550004525B F                      MOV    0525BH,?BL
00E2         ?NXT_0101:

00E2         ?NXT_0100:

00E2         ?NXT_0099:

00E2         ?EPILOG_0053:
00E2 85                                POPW   X
00E3 81                                RET    
              ; TIM1_Channel (size=2).  parameter in AUTO
              ; TIM1_OCMode  (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_SelectOCxM (END)

              ; FUNCTION ?TIM1_SetCounter (BEGIN)
              ; Register-parameter Counter (XW) is relocated (auto)
              ; SOURCE LINE # 1747 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1750 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ Counter ]
0003 4F                                CLR    A
0004 01                                RRWA   X,A
0005 9F                                LD     A,XL
0006 C7525E                            LD     0525EH,A
              ; SOURCE LINE # 1751 
0009 7B02       F                      LD     A,(002H,SP)   ; [ Counter + 01H ]
000B C7525F                            LD     0525FH,A
000E         ?EPILOG_0054:
000E 85                                POPW   X
000F 81                                RET    
              ; Counter      unsigned short  (size=2-Alg).  parameter in AUTO

              ; FUNCTION ?TIM1_SetCounter (END)

              ; FUNCTION ?TIM1_SetAutoreload (BEGIN)
              ; Register-parameter Autoreload (XW) is relocated (auto)
              ; SOURCE LINE # 1762 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1766 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ Autoreload ]
0003 4F                                CLR    A
0004 01                                RRWA   X,A
0005 9F                                LD     A,XL
0006 C75262                            LD     05262H,A
              ; SOURCE LINE # 1767 
0009 7B02       F                      LD     A,(002H,SP)   ; [ Autoreload + 01H ]
000B C75263                            LD     05263H,A
000E         ?EPILOG_0055:
000E 85                                POPW   X
000F 81                                RET    
              ; Autoreload   unsigned short  (size=2-Alg).  parameter in AUTO

              ; FUNCTION ?TIM1_SetAutoreload (END)

              ; FUNCTION ?TIM1_SetCompare1 (BEGIN)
              ; Register-parameter Compare1 (XW) is relocated (auto)
              ; SOURCE LINE # 1778 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1781 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ Compare1 ]
0003 4F                                CLR    A
0004 01                                RRWA   X,A
0005 9F                                LD     A,XL
0006 C75265                            LD     05265H,A
              ; SOURCE LINE # 1782 
0009 7B02       F                      LD     A,(002H,SP)   ; [ Compare1 + 01H ]
000B C75266                            LD     05266H,A
000E         ?EPILOG_0056:
000E 85                                POPW   X
000F 81                                RET    
              ; Compare1     unsigned short  (size=2-Alg).  parameter in AUTO

              ; FUNCTION ?TIM1_SetCompare1 (END)

              ; FUNCTION ?TIM1_SetCompare2 (BEGIN)
              ; Register-parameter Compare2 (XW) is relocated (auto)
              ; SOURCE LINE # 1793 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1796 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ Compare2 ]
0003 4F                                CLR    A
0004 01                                RRWA   X,A
0005 9F                                LD     A,XL
0006 C75267                            LD     05267H,A
              ; SOURCE LINE # 1797 
0009 7B02       F                      LD     A,(002H,SP)   ; [ Compare2 + 01H ]
000B C75268                            LD     05268H,A
000E         ?EPILOG_0057:
000E 85                                POPW   X
000F 81                                RET    
              ; Compare2     unsigned short  (size=2-Alg).  parameter in AUTO

              ; FUNCTION ?TIM1_SetCompare2 (END)

              ; FUNCTION ?TIM1_SetCompare3 (BEGIN)
              ; Register-parameter Compare3 (XW) is relocated (auto)
              ; SOURCE LINE # 1808 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1811 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ Compare3 ]
0003 4F                                CLR    A
0004 01                                RRWA   X,A
0005 9F                                LD     A,XL
0006 C75269                            LD     05269H,A
              ; SOURCE LINE # 1812 
0009 7B02       F                      LD     A,(002H,SP)   ; [ Compare3 + 01H ]
000B C7526A                            LD     0526AH,A
000E         ?EPILOG_0058:
000E 85                                POPW   X
000F 81                                RET    
              ; Compare3     unsigned short  (size=2-Alg).  parameter in AUTO

              ; FUNCTION ?TIM1_SetCompare3 (END)

              ; FUNCTION ?TIM1_SetCompare4 (BEGIN)
              ; Register-parameter Compare4 (XW) is relocated (auto)
              ; SOURCE LINE # 1823 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1826 
0001 1E01       F                      LDW    X,(001H,SP)   ; [ Compare4 ]
0003 4F                                CLR    A
0004 01                                RRWA   X,A
0005 9F                                LD     A,XL
0006 C7526B                            LD     0526BH,A
              ; SOURCE LINE # 1827 
0009 7B02       F                      LD     A,(002H,SP)   ; [ Compare4 + 01H ]
000B C7526C                            LD     0526CH,A
000E         ?EPILOG_0059:
000E 85                                POPW   X
000F 81                                RET    
              ; Compare4     unsigned short  (size=2-Alg).  parameter in AUTO

              ; FUNCTION ?TIM1_SetCompare4 (END)

              ; FUNCTION ?TIM1_SetIC1Prescaler (BEGIN)
              ; Register-parameter TIM1_IC1Prescaler (XW) is relocated (auto)
              ; SOURCE LINE # 1841 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1847 
0001 5F                                CLRW   X
0002 C65258                            LD     A,05258H
0005 97                                LD     XL,A
0006 9F                                LD     A,XL
0007 A4F3                              AND    A,#0F3H
0009 88                                PUSH   A
000A 9E                                LD     A,XH
000B A400                              AND    A,#000H
000D B703       F                      LD     ?BH,A
000F 84                                POP    A
0010 B704       F                      LD     ?BL,A
0012 5F                                CLRW   X
0013 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_IC1Prescaler + 01H ]
0015 97                                LD     XL,A
0016 9F                                LD     A,XL
0017 BA04       F                      OR     A,?BL
0019 88                                PUSH   A
001A 9E                                LD     A,XH
001B BA03       F                      OR     A,?BH
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 5500045258 F                      MOV    05258H,?BL
0027         ?EPILOG_0060:
0027 85                                POPW   X
0028 81                                RET    
              ; TIM1_IC1Prescaler (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_SetIC1Prescaler (END)

              ; FUNCTION ?TIM1_SetIC2Prescaler (BEGIN)
              ; Register-parameter TIM1_IC2Prescaler (XW) is relocated (auto)
              ; SOURCE LINE # 1861 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1868 
0001 5F                                CLRW   X
0002 C65259                            LD     A,05259H
0005 97                                LD     XL,A
0006 9F                                LD     A,XL
0007 A4F3                              AND    A,#0F3H
0009 88                                PUSH   A
000A 9E                                LD     A,XH
000B A400                              AND    A,#000H
000D B703       F                      LD     ?BH,A
000F 84                                POP    A
0010 B704       F                      LD     ?BL,A
0012 5F                                CLRW   X
0013 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_IC2Prescaler + 01H ]
0015 97                                LD     XL,A
0016 9F                                LD     A,XL
0017 BA04       F                      OR     A,?BL
0019 88                                PUSH   A
001A 9E                                LD     A,XH
001B BA03       F                      OR     A,?BH
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 5500045259 F                      MOV    05259H,?BL
0027         ?EPILOG_0061:
0027 85                                POPW   X
0028 81                                RET    
              ; TIM1_IC2Prescaler (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_SetIC2Prescaler (END)

              ; FUNCTION ?TIM1_SetIC3Prescaler (BEGIN)
              ; Register-parameter TIM1_IC3Prescaler (XW) is relocated (auto)
              ; SOURCE LINE # 1882 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1889 
0001 5F                                CLRW   X
0002 C6525A                            LD     A,0525AH
0005 97                                LD     XL,A
0006 9F                                LD     A,XL
0007 A4F3                              AND    A,#0F3H
0009 88                                PUSH   A
000A 9E                                LD     A,XH
000B A400                              AND    A,#000H
000D B703       F                      LD     ?BH,A
000F 84                                POP    A
0010 B704       F                      LD     ?BL,A
0012 5F                                CLRW   X
0013 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_IC3Prescaler + 01H ]
0015 97                                LD     XL,A
0016 9F                                LD     A,XL
0017 BA04       F                      OR     A,?BL
0019 88                                PUSH   A
001A 9E                                LD     A,XH
001B BA03       F                      OR     A,?BH
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 550004525A F                      MOV    0525AH,?BL
0027         ?EPILOG_0062:
0027 85                                POPW   X
0028 81                                RET    
              ; TIM1_IC3Prescaler (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_SetIC3Prescaler (END)

              ; FUNCTION ?TIM1_SetIC4Prescaler (BEGIN)
              ; Register-parameter TIM1_IC4Prescaler (XW) is relocated (auto)
              ; SOURCE LINE # 1903 
0000 89                                PUSHW  X
              ; SOURCE LINE # 1910 
0001 5F                                CLRW   X
0002 C6525B                            LD     A,0525BH
0005 97                                LD     XL,A
0006 9F                                LD     A,XL
0007 A4F3                              AND    A,#0F3H
0009 88                                PUSH   A
000A 9E                                LD     A,XH
000B A400                              AND    A,#000H
000D B703       F                      LD     ?BH,A
000F 84                                POP    A
0010 B704       F                      LD     ?BL,A
0012 5F                                CLRW   X
0013 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_IC4Prescaler + 01H ]
0015 97                                LD     XL,A
0016 9F                                LD     A,XL
0017 BA04       F                      OR     A,?BL
0019 88                                PUSH   A
001A 9E                                LD     A,XH
001B BA03       F                      OR     A,?BH
001D B703       F                      LD     ?BH,A
001F 84                                POP    A
0020 B704       F                      LD     ?BL,A
0022 550004525B F                      MOV    0525BH,?BL
0027         ?EPILOG_0063:
0027 85                                POPW   X
0028 81                                RET    
              ; TIM1_IC4Prescaler (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_SetIC4Prescaler (END)

              ; FUNCTION ?TIM1_GetCapture1 (BEGIN)
              ; SOURCE LINE # 1920 
0000 5204                              SUB    SP,#004H
              ; SOURCE LINE # 1924 
0002 AE0000                            LDW    X,#00000H
0005 1F01       F                      LDW    (001H,SP),X   ; [ tmpccr1 ]
              ; SOURCE LINE # 1925 
0007 A600                              LD     A,#000H
0009 6B03       F                      LD     (003H,SP),A   ; [ tmpccr1l ]
000B A600                              LD     A,#000H
000D 6B04       F                      LD     (004H,SP),A   ; [ tmpccr1h ]
              ; SOURCE LINE # 1927 
000F C65265                            LD     A,05265H
0012 6B04       F                      LD     (004H,SP),A   ; [ tmpccr1h ]
              ; SOURCE LINE # 1928 
0014 C65266                            LD     A,05266H
0017 6B03       F                      LD     (003H,SP),A   ; [ tmpccr1l ]
              ; SOURCE LINE # 1930 
0019 5F                                CLRW   X
001A 7B03       F                      LD     A,(003H,SP)   ; [ tmpccr1l ]
001C 97                                LD     XL,A
001D 1F01       F                      LDW    (001H,SP),X   ; [ tmpccr1 ]
              ; SOURCE LINE # 1931 
001F 5F                                CLRW   X
0020 7B04       F                      LD     A,(004H,SP)   ; [ tmpccr1h ]
0022 97                                LD     XL,A
0023 4F                                CLR    A
0024 02                                RLWA   X,A
0025 9F                                LD     A,XL
0026 1A02       F                      OR     A,(002H,SP)   ; [ tmpccr1 + 01H ]
0028 88                                PUSH   A
0029 9E                                LD     A,XH
002A 1A02       F                      OR     A,(002H,SP)   ; [ tmpccr1 ]
002C B703       F                      LD     ?BH,A
002E 84                                POP    A
002F B704       F                      LD     ?BL,A
0031 BE02       F                      LDW    X,?BH.w
0033 1F01       F                      LDW    (001H,SP),X   ; [ tmpccr1 ]
              ; SOURCE LINE # 1933 
0035 1E01       F                      LDW    X,(001H,SP)   ; [ tmpccr1 ]
0037         ?EPILOG_0064:
0037 5B04                              ADD    SP,#004H
0039 81                                RET    
              ; tmpccr1      unsigned short  (size=2-Alg). Automatic variable  in AUTO
              ; tmpccr1l     unsigned char  (size=1). Automatic variable  in AUTO
              ; tmpccr1h     unsigned char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?TIM1_GetCapture1 (END)

              ; FUNCTION ?TIM1_GetCapture2 (BEGIN)
              ; SOURCE LINE # 1942 
0000 5204                              SUB    SP,#004H
              ; SOURCE LINE # 1946 
0002 AE0000                            LDW    X,#00000H
0005 1F01       F                      LDW    (001H,SP),X   ; [ tmpccr2 ]
              ; SOURCE LINE # 1947 
0007 A600                              LD     A,#000H
0009 6B03       F                      LD     (003H,SP),A   ; [ tmpccr2l ]
000B A600                              LD     A,#000H
000D 6B04       F                      LD     (004H,SP),A   ; [ tmpccr2h ]
              ; SOURCE LINE # 1949 
000F C65267                            LD     A,05267H
0012 6B04       F                      LD     (004H,SP),A   ; [ tmpccr2h ]
              ; SOURCE LINE # 1950 
0014 C65268                            LD     A,05268H
0017 6B03       F                      LD     (003H,SP),A   ; [ tmpccr2l ]
              ; SOURCE LINE # 1952 
0019 5F                                CLRW   X
001A 7B03       F                      LD     A,(003H,SP)   ; [ tmpccr2l ]
001C 97                                LD     XL,A
001D 1F01       F                      LDW    (001H,SP),X   ; [ tmpccr2 ]
              ; SOURCE LINE # 1953 
001F 5F                                CLRW   X
0020 7B04       F                      LD     A,(004H,SP)   ; [ tmpccr2h ]
0022 97                                LD     XL,A
0023 4F                                CLR    A
0024 02                                RLWA   X,A
0025 9F                                LD     A,XL
0026 1A02       F                      OR     A,(002H,SP)   ; [ tmpccr2 + 01H ]
0028 88                                PUSH   A
0029 9E                                LD     A,XH
002A 1A02       F                      OR     A,(002H,SP)   ; [ tmpccr2 ]
002C B703       F                      LD     ?BH,A
002E 84                                POP    A
002F B704       F                      LD     ?BL,A
0031 BE02       F                      LDW    X,?BH.w
0033 1F01       F                      LDW    (001H,SP),X   ; [ tmpccr2 ]
              ; SOURCE LINE # 1955 
0035 1E01       F                      LDW    X,(001H,SP)   ; [ tmpccr2 ]
0037         ?EPILOG_0065:
0037 5B04                              ADD    SP,#004H
0039 81                                RET    
              ; tmpccr2      unsigned short  (size=2-Alg). Automatic variable  in AUTO
              ; tmpccr2l     unsigned char  (size=1). Automatic variable  in AUTO
              ; tmpccr2h     unsigned char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?TIM1_GetCapture2 (END)

              ; FUNCTION ?TIM1_GetCapture3 (BEGIN)
              ; SOURCE LINE # 1964 
0000 5204                              SUB    SP,#004H
              ; SOURCE LINE # 1967 
0002 AE0000                            LDW    X,#00000H
0005 1F01       F                      LDW    (001H,SP),X   ; [ tmpccr3 ]
              ; SOURCE LINE # 1968 
0007 A600                              LD     A,#000H
0009 6B03       F                      LD     (003H,SP),A   ; [ tmpccr3l ]
000B A600                              LD     A,#000H
000D 6B04       F                      LD     (004H,SP),A   ; [ tmpccr3h ]
              ; SOURCE LINE # 1970 
000F C65269                            LD     A,05269H
0012 6B04       F                      LD     (004H,SP),A   ; [ tmpccr3h ]
              ; SOURCE LINE # 1971 
0014 C6526A                            LD     A,0526AH
0017 6B03       F                      LD     (003H,SP),A   ; [ tmpccr3l ]
              ; SOURCE LINE # 1973 
0019 5F                                CLRW   X
001A 7B03       F                      LD     A,(003H,SP)   ; [ tmpccr3l ]
001C 97                                LD     XL,A
001D 1F01       F                      LDW    (001H,SP),X   ; [ tmpccr3 ]
              ; SOURCE LINE # 1974 
001F 5F                                CLRW   X
0020 7B04       F                      LD     A,(004H,SP)   ; [ tmpccr3h ]
0022 97                                LD     XL,A
0023 4F                                CLR    A
0024 02                                RLWA   X,A
0025 9F                                LD     A,XL
0026 1A02       F                      OR     A,(002H,SP)   ; [ tmpccr3 + 01H ]
0028 88                                PUSH   A
0029 9E                                LD     A,XH
002A 1A02       F                      OR     A,(002H,SP)   ; [ tmpccr3 ]
002C B703       F                      LD     ?BH,A
002E 84                                POP    A
002F B704       F                      LD     ?BL,A
0031 BE02       F                      LDW    X,?BH.w
0033 1F01       F                      LDW    (001H,SP),X   ; [ tmpccr3 ]
              ; SOURCE LINE # 1976 
0035 1E01       F                      LDW    X,(001H,SP)   ; [ tmpccr3 ]
0037         ?EPILOG_0066:
0037 5B04                              ADD    SP,#004H
0039 81                                RET    
              ; tmpccr3      unsigned short  (size=2-Alg). Automatic variable  in AUTO
              ; tmpccr3l     unsigned char  (size=1). Automatic variable  in AUTO
              ; tmpccr3h     unsigned char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?TIM1_GetCapture3 (END)

              ; FUNCTION ?TIM1_GetCapture4 (BEGIN)
              ; SOURCE LINE # 1985 
0000 5204                              SUB    SP,#004H
              ; SOURCE LINE # 1988 
0002 AE0000                            LDW    X,#00000H
0005 1F01       F                      LDW    (001H,SP),X   ; [ tmpccr4 ]
              ; SOURCE LINE # 1989 
0007 A600                              LD     A,#000H
0009 6B03       F                      LD     (003H,SP),A   ; [ tmpccr4l ]
000B A600                              LD     A,#000H
000D 6B04       F                      LD     (004H,SP),A   ; [ tmpccr4h ]
              ; SOURCE LINE # 1991 
000F C6526B                            LD     A,0526BH
0012 6B04       F                      LD     (004H,SP),A   ; [ tmpccr4h ]
              ; SOURCE LINE # 1992 
0014 C6526C                            LD     A,0526CH
0017 6B03       F                      LD     (003H,SP),A   ; [ tmpccr4l ]
              ; SOURCE LINE # 1994 
0019 5F                                CLRW   X
001A 7B03       F                      LD     A,(003H,SP)   ; [ tmpccr4l ]
001C 97                                LD     XL,A
001D 1F01       F                      LDW    (001H,SP),X   ; [ tmpccr4 ]
              ; SOURCE LINE # 1995 
001F 5F                                CLRW   X
0020 7B04       F                      LD     A,(004H,SP)   ; [ tmpccr4h ]
0022 97                                LD     XL,A
0023 4F                                CLR    A
0024 02                                RLWA   X,A
0025 9F                                LD     A,XL
0026 1A02       F                      OR     A,(002H,SP)   ; [ tmpccr4 + 01H ]
0028 88                                PUSH   A
0029 9E                                LD     A,XH
002A 1A02       F                      OR     A,(002H,SP)   ; [ tmpccr4 ]
002C B703       F                      LD     ?BH,A
002E 84                                POP    A
002F B704       F                      LD     ?BL,A
0031 BE02       F                      LDW    X,?BH.w
0033 1F01       F                      LDW    (001H,SP),X   ; [ tmpccr4 ]
              ; SOURCE LINE # 1997 
0035 1E01       F                      LDW    X,(001H,SP)   ; [ tmpccr4 ]
0037         ?EPILOG_0067:
0037 5B04                              ADD    SP,#004H
0039 81                                RET    
              ; tmpccr4      unsigned short  (size=2-Alg). Automatic variable  in AUTO
              ; tmpccr4l     unsigned char  (size=1). Automatic variable  in AUTO
              ; tmpccr4h     unsigned char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?TIM1_GetCapture4 (END)

              ; FUNCTION ?TIM1_GetCounter (BEGIN)
              ; SOURCE LINE # 2010 
0000 5F                                CLRW   X
0001 C6525E                            LD     A,0525EH
0004 97                                LD     XL,A
0005 4F                                CLR    A
0006 02                                RLWA   X,A
0007 89                                PUSHW  X
0008 5F                                CLRW   X
0009 C6525F                            LD     A,0525FH
000C 97                                LD     XL,A
000D BF02       F                      LDW    ?BH.w,X
000F 85                                POPW   X
0010 BF03       F                      LDW    ?CH.w,X
0012 B606       F                      LD     A,?CL
0014 BA04       F                      OR     A,?BL
0016 88                                PUSH   A
0017 B605       F                      LD     A,?CH
0019 BA03       F                      OR     A,?BH
001B 95                                LD     XH,A
001C 84                                POP    A
001D 97                                LD     XL,A
001E         ?EPILOG_0068:
001E 81                                RET    

              ; FUNCTION ?TIM1_GetCounter (END)

              ; FUNCTION ?TIM1_GetPrescaler (BEGIN)
              ; SOURCE LINE # 2023 
0000 5F                                CLRW   X
0001 C65260                            LD     A,05260H
0004 97                                LD     XL,A
0005 4F                                CLR    A
0006 02                                RLWA   X,A
0007 89                                PUSHW  X
0008 5F                                CLRW   X
0009 C65261                            LD     A,05261H
000C 97                                LD     XL,A
000D BF02       F                      LDW    ?BH.w,X
000F 85                                POPW   X
0010 BF03       F                      LDW    ?CH.w,X
0012 B606       F                      LD     A,?CL
0014 BA04       F                      OR     A,?BL
0016 88                                PUSH   A
0017 B605       F                      LD     A,?CH
0019 BA03       F                      OR     A,?BH
001B 95                                LD     XH,A
001C 84                                POP    A
001D 97                                LD     XL,A
001E         ?EPILOG_0069:
001E 81                                RET    

              ; FUNCTION ?TIM1_GetPrescaler (END)

              ; FUNCTION ?TIM1_GetFlagStatus (BEGIN)
              ; Register-parameter TIM1_FLAG (XW) is relocated (auto)
              ; SOURCE LINE # 2045 
0000 89                                PUSHW  X
0001 5204                              SUB    SP,#004H
              ; SOURCE LINE # 2047 
0003 AE0000                            LDW    X,#00000H
0006 1F01       F                      LDW    (001H,SP),X   ; [ bitstatus ]
              ; SOURCE LINE # 2053 
0008 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_FLAG + 01H ]
000A 6B03       F                      LD     (003H,SP),A   ; [ tim1_flag_l ]
              ; SOURCE LINE # 2054 
000C 1E05       F                      LDW    X,(005H,SP)   ; [ TIM1_FLAG ]
000E 4F                                CLR    A
000F 01                                RRWA   X,A
0010 9F                                LD     A,XL
0011 6B04       F                      LD     (004H,SP),A   ; [ tim1_flag_h ]
              ; SOURCE LINE # 2056 
0013 5F                                CLRW   X
0014 7B04       F                      LD     A,(004H,SP)   ; [ tim1_flag_h ]
0016 97                                LD     XL,A
0017 89                                PUSHW  X
0018 5F                                CLRW   X
0019 C65256                            LD     A,05256H
001C 97                                LD     XL,A
001D BF02       F                      LDW    ?BH.w,X
001F 85                                POPW   X
0020 BF03       F                      LDW    ?CH.w,X
0022 B606       F                      LD     A,?CL
0024 B404       F                      AND    A,?BL
0026 88                                PUSH   A
0027 B605       F                      LD     A,?CH
0029 B403       F                      AND    A,?BH
002B B703       F                      LD     ?BH,A
002D 84                                POP    A
002E B704       F                      LD     ?BL,A
0030 BE02       F                      LDW    X,?BH.w
0032 89                                PUSHW  X
0033 5F                                CLRW   X
0034 7B05       F                      LD     A,(005H,SP)   ; [ tim1_flag_l ]
0036 97                                LD     XL,A
0037 89                                PUSHW  X
0038 5F                                CLRW   X
0039 C65255                            LD     A,05255H
003C 97                                LD     XL,A
003D BF03       F                      LDW    ?CH.w,X
003F 85                                POPW   X
0040 BF02       F                      LDW    ?BH.w,X
0042 B604       F                      LD     A,?BL
0044 B406       F                      AND    A,?CL
0046 88                                PUSH   A
0047 B603       F                      LD     A,?BH
0049 B405       F                      AND    A,?CH
004B B705       F                      LD     ?CH,A
004D 84                                POP    A
004E B706       F                      LD     ?CL,A
0050 85                                POPW   X
0051 BF02       F                      LDW    ?BH.w,X
0053 B604       F                      LD     A,?BL
0055 BA06       F                      OR     A,?CL
0057 88                                PUSH   A
0058 B603       F                      LD     A,?BH
005A BA05       F                      OR     A,?CH
005C B703       F                      LD     ?BH,A
005E 84                                POP    A
005F B704       F                      LD     ?BL,A
0061 BE02       F                      LDW    X,?BH.w
0063 2707                              JREQ   ?ELSE_0103
0065         ?NXT_0105:
              ; SOURCE LINE # 2058 
0065 AE0001                            LDW    X,#00001H
0068 1F01       F                      LDW    (001H,SP),X   ; [ bitstatus ]
006A 2005                              JRA    ?NXT_0104
006C         ?ELSE_0103:
              ; SOURCE LINE # 2062 
006C AE0000                            LDW    X,#00000H
006F 1F01       F                      LDW    (001H,SP),X   ; [ bitstatus ]
0071         ?NXT_0104:
              ; SOURCE LINE # 2064 
0071 1E01       F                      LDW    X,(001H,SP)   ; [ bitstatus ]
0073         ?EPILOG_0070:
0073 5B06                              ADD    SP,#006H
0075 81                                RET    
              ; TIM1_FLAG    (size=2).  parameter in AUTO
              ; bitstatus    (size=2). Automatic variable  in AUTO volatile
              ; tim1_flag_l  unsigned char  (size=1). Automatic variable  in AUTO volatile
              ; tim1_flag_h  unsigned char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?TIM1_GetFlagStatus (END)

              ; FUNCTION ?TIM1_ClearFlag (BEGIN)
              ; Register-parameter TIM1_FLAG (XW) is relocated (auto)
              ; SOURCE LINE # 2086 
0000 89                                PUSHW  X
              ; SOURCE LINE # 2092 
0001 5F                                CLRW   X
0002 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_FLAG + 01H ]
0004 97                                LD     XL,A
0005 53                                CPLW   X
0006 9F                                LD     A,XL
0007 C75255                            LD     05255H,A
              ; SOURCE LINE # 2093 
000A 1E01       F                      LDW    X,(001H,SP)   ; [ TIM1_FLAG ]
000C 4F                                CLR    A
000D 01                                RRWA   X,A
000E 9F                                LD     A,XL
000F 5F                                CLRW   X
0010 97                                LD     XL,A
0011 53                                CPLW   X
0012 9F                                LD     A,XL
0013 5F                                CLRW   X
0014 97                                LD     XL,A
0015 9F                                LD     A,XL
0016 A41E                              AND    A,#01EH
0018 88                                PUSH   A
0019 9E                                LD     A,XH
001A A400                              AND    A,#000H
001C B703       F                      LD     ?BH,A
001E 84                                POP    A
001F B704       F                      LD     ?BL,A
0021 5500045256 F                      MOV    05256H,?BL
0026         ?EPILOG_0071:
0026 85                                POPW   X
0027 81                                RET    
              ; TIM1_FLAG    (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_ClearFlag (END)

              ; FUNCTION ?TIM1_GetITStatus (BEGIN)
              ; Register-parameter TIM1_IT (XW) is relocated (auto)
              ; SOURCE LINE # 2112 
0000 89                                PUSHW  X
0001 5204                              SUB    SP,#004H
              ; SOURCE LINE # 2114 
0003 AE0000                            LDW    X,#00000H
0006 1F01       F                      LDW    (001H,SP),X   ; [ bitstatus ]
              ; SOURCE LINE # 2115 
0008 A600                              LD     A,#000H
000A 6B03       F                      LD     (003H,SP),A   ; [ TIM1_itStatus ]
000C A600                              LD     A,#000H
000E 6B04       F                      LD     (004H,SP),A   ; [ TIM1_itEnable ]
              ; SOURCE LINE # 2120 
0010 5F                                CLRW   X
0011 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_IT + 01H ]
0013 97                                LD     XL,A
0014 89                                PUSHW  X
0015 5F                                CLRW   X
0016 C65255                            LD     A,05255H
0019 97                                LD     XL,A
001A BF02       F                      LDW    ?BH.w,X
001C 85                                POPW   X
001D BF03       F                      LDW    ?CH.w,X
001F B606       F                      LD     A,?CL
0021 B404       F                      AND    A,?BL
0023 88                                PUSH   A
0024 B605       F                      LD     A,?CH
0026 B403       F                      AND    A,?BH
0028 B703       F                      LD     ?BH,A
002A 84                                POP    A
002B B704       F                      LD     ?BL,A
002D B604       F                      LD     A,?BL
002F 6B03       F                      LD     (003H,SP),A   ; [ TIM1_itStatus ]
              ; SOURCE LINE # 2122 
0031 5F                                CLRW   X
0032 7B06       F                      LD     A,(006H,SP)   ; [ TIM1_IT + 01H ]
0034 97                                LD     XL,A
0035 89                                PUSHW  X
0036 5F                                CLRW   X
0037 C65254                            LD     A,05254H
003A 97                                LD     XL,A
003B BF02       F                      LDW    ?BH.w,X
003D 85                                POPW   X
003E BF03       F                      LDW    ?CH.w,X
0040 B606       F                      LD     A,?CL
0042 B404       F                      AND    A,?BL
0044 88                                PUSH   A
0045 B605       F                      LD     A,?CH
0047 B403       F                      AND    A,?BH
0049 B703       F                      LD     ?BH,A
004B 84                                POP    A
004C B704       F                      LD     ?BL,A
004E B604       F                      LD     A,?BL
0050 6B04       F                      LD     (004H,SP),A   ; [ TIM1_itEnable ]
              ; SOURCE LINE # 2124 
0052 A600                              LD     A,#000H
0054 1103       F                      CP     A,(003H,SP)   ; [ TIM1_itStatus ]
0056 270D                              JREQ   ?ELSE_0105
0058 A600                              LD     A,#000H
005A 1104       F                      CP     A,(004H,SP)   ; [ TIM1_itEnable ]
005C 2707                              JREQ   ?ELSE_0105
005E         ?LAB_0001:
              ; SOURCE LINE # 2126 
005E AE0001                            LDW    X,#00001H
0061 1F01       F                      LDW    (001H,SP),X   ; [ bitstatus ]
0063 2005                              JRA    ?NXT_0107
0065         ?ELSE_0105:
              ; SOURCE LINE # 2130 
0065 AE0000                            LDW    X,#00000H
0068 1F01       F                      LDW    (001H,SP),X   ; [ bitstatus ]
006A         ?NXT_0107:
              ; SOURCE LINE # 2132 
006A 1E01       F                      LDW    X,(001H,SP)   ; [ bitstatus ]
006C         ?EPILOG_0072:
006C 5B06                              ADD    SP,#006H
006E 81                                RET    
              ; TIM1_IT      (size=2).  parameter in AUTO
              ; bitstatus    (size=2). Automatic variable  in AUTO volatile
              ; TIM1_itStatus unsigned char  (size=1). Automatic variable  in AUTO volatile
              ; TIM1_itEnable unsigned char  (size=1). Automatic variable  in AUTO

              ; FUNCTION ?TIM1_GetITStatus (END)

              ; FUNCTION ?TIM1_ClearITPendingBit (BEGIN)
              ; Register-parameter TIM1_IT (XW) is relocated (auto)
              ; SOURCE LINE # 2150 
0000 89                                PUSHW  X
              ; SOURCE LINE # 2156 
0001 5F                                CLRW   X
0002 7B02       F                      LD     A,(002H,SP)   ; [ TIM1_IT + 01H ]
0004 97                                LD     XL,A
0005 53                                CPLW   X
0006 9F                                LD     A,XL
0007 C75255                            LD     05255H,A
000A         ?EPILOG_0073:
000A 85                                POPW   X
000B 81                                RET    
              ; TIM1_IT      (size=2).  parameter in AUTO

              ; FUNCTION ?TIM1_ClearITPendingBit (END)

              ; FUNCTION ?TI1_Config?STM8S_TIM1?S (BEGIN)
              ; Register-parameter TIM1_ICPolarity (A) is relocated (auto)
              ; SOURCE LINE # 2176 
0000 88                                PUSH   A
              ; SOURCE LINE # 2182 
0001 A6FE                              LD     A,#0FEH
0003 C4525C                            AND    A,0525CH
0006 B703       F                      LD     ?BH,A
0008 550003525C F                      MOV    0525CH,?BH
              ; SOURCE LINE # 2185 
000D 5F                                CLRW   X
000E C65258                            LD     A,05258H
0011 97                                LD     XL,A
0012 9F                                LD     A,XL
0013 A40C                              AND    A,#00CH
0015 88                                PUSH   A
0016 9E                                LD     A,XH
0017 A400                              AND    A,#000H
0019 B703       F                      LD     ?BH,A
001B 84                                POP    A
001C B704       F                      LD     ?BL,A
001E BE02       F                      LDW    X,?BH.w
0020 89                                PUSHW  X
0021 5F                                CLRW   X
0022 7B07       F                      LD     A,(007H,SP)   ; [ TIM1_ICFilter ]
0024 97                                LD     XL,A
0025 A610                              LD     A,#010H
0027 42                                MUL    X,A
0028 4F                                CLR    A
0029 95                                LD     XH,A
002A 89                                PUSHW  X
002B 5F                                CLRW   X
002C 7B08       F                      LD     A,(008H,SP)   ; [ TIM1_ICSelection ]
002E 97                                LD     XL,A
002F BF03       F                      LDW    ?CH.w,X
0031 85                                POPW   X
0032 BF02       F                      LDW    ?BH.w,X
0034 B604       F                      LD     A,?BL
0036 BA06       F                      OR     A,?CL
0038 88                                PUSH   A
0039 B603       F                      LD     A,?BH
003B BA05       F                      OR     A,?CH
003D B705       F                      LD     ?CH,A
003F 84                                POP    A
0040 B706       F                      LD     ?CL,A
0042 5F                                CLRW   X
0043 B606       F                      LD     A,?CL
0045 97                                LD     XL,A
0046 BF02       F                      LDW    ?BH.w,X
0048 85                                POPW   X
0049 BF03       F                      LDW    ?CH.w,X
004B B606       F                      LD     A,?CL
004D BA04       F                      OR     A,?BL
004F 88                                PUSH   A
0050 B605       F                      LD     A,?CH
0052 BA03       F                      OR     A,?BH
0054 B703       F                      LD     ?BH,A
0056 84                                POP    A
0057 B704       F                      LD     ?BL,A
0059 5500045258 F                      MOV    05258H,?BL
              ; SOURCE LINE # 2190 
005E 0D01       F                      TNZ    (001H,SP)   ; [ TIM1_ICPolarity ]
0060 270E                              JREQ   ?ELSE_0107
              ; SOURCE LINE # 2192 
0062 A602                              LD     A,#002H
0064 CA525C                            OR     A,0525CH
0067 B703       F                      LD     ?BH,A
0069 550003525C F                      MOV    0525CH,?BH
006E 200C                              JRA    ?NXT_0109
0070         ?ELSE_0107:
              ; SOURCE LINE # 2196 
0070 A6FD                              LD     A,#0FDH
0072 C4525C                            AND    A,0525CH
0075 B703       F                      LD     ?BH,A
0077 550003525C F                      MOV    0525CH,?BH
007C         ?NXT_0109:
              ; SOURCE LINE # 2200 
007C A601                              LD     A,#001H
007E CA525C                            OR     A,0525CH
0081 B703       F                      LD     ?BH,A
0083 550003525C F                      MOV    0525CH,?BH
0088         ?EPILOG_0074:
0088 84                                POP    A
0089 81                                RET    
              ; TIM1_ICPolarity unsigned char  (size=1).  parameter in AUTO
              ; TIM1_ICSelection unsigned char  (size=1).  parameter in AUTO
              ; TIM1_ICFilter unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?TI1_Config?STM8S_TIM1?S (END)

              ; FUNCTION ?TI2_Config?STM8S_TIM1?S (BEGIN)
              ; Register-parameter TIM1_ICPolarity (A) is relocated (auto)
              ; SOURCE LINE # 2220 
0000 88                                PUSH   A
              ; SOURCE LINE # 2225 
0001 A6EF                              LD     A,#0EFH
0003 C4525C                            AND    A,0525CH
0006 B703       F                      LD     ?BH,A
0008 550003525C F                      MOV    0525CH,?BH
              ; SOURCE LINE # 2228 
000D 5F                                CLRW   X
000E C65259                            LD     A,05259H
0011 97                                LD     XL,A
0012 9F                                LD     A,XL
0013 A40C                              AND    A,#00CH
0015 88                                PUSH   A
0016 9E                                LD     A,XH
0017 A400                              AND    A,#000H
0019 B703       F                      LD     ?BH,A
001B 84                                POP    A
001C B704       F                      LD     ?BL,A
001E BE02       F                      LDW    X,?BH.w
0020 89                                PUSHW  X
0021 5F                                CLRW   X
0022 7B07       F                      LD     A,(007H,SP)   ; [ TIM1_ICFilter ]
0024 97                                LD     XL,A
0025 A610                              LD     A,#010H
0027 42                                MUL    X,A
0028 4F                                CLR    A
0029 95                                LD     XH,A
002A 89                                PUSHW  X
002B 5F                                CLRW   X
002C 7B08       F                      LD     A,(008H,SP)   ; [ TIM1_ICSelection ]
002E 97                                LD     XL,A
002F BF03       F                      LDW    ?CH.w,X
0031 85                                POPW   X
0032 BF02       F                      LDW    ?BH.w,X
0034 B604       F                      LD     A,?BL
0036 BA06       F                      OR     A,?CL
0038 88                                PUSH   A
0039 B603       F                      LD     A,?BH
003B BA05       F                      OR     A,?CH
003D B705       F                      LD     ?CH,A
003F 84                                POP    A
0040 B706       F                      LD     ?CL,A
0042 5F                                CLRW   X
0043 B606       F                      LD     A,?CL
0045 97                                LD     XL,A
0046 BF02       F                      LDW    ?BH.w,X
0048 85                                POPW   X
0049 BF03       F                      LDW    ?CH.w,X
004B B606       F                      LD     A,?CL
004D BA04       F                      OR     A,?BL
004F 88                                PUSH   A
0050 B605       F                      LD     A,?CH
0052 BA03       F                      OR     A,?BH
0054 B703       F                      LD     ?BH,A
0056 84                                POP    A
0057 B704       F                      LD     ?BL,A
0059 5500045259 F                      MOV    05259H,?BL
              ; SOURCE LINE # 2230 
005E 0D01       F                      TNZ    (001H,SP)   ; [ TIM1_ICPolarity ]
0060 270E                              JREQ   ?ELSE_0109
              ; SOURCE LINE # 2232 
0062 A620                              LD     A,#020H
0064 CA525C                            OR     A,0525CH
0067 B703       F                      LD     ?BH,A
0069 550003525C F                      MOV    0525CH,?BH
006E 200C                              JRA    ?NXT_0111
0070         ?ELSE_0109:
              ; SOURCE LINE # 2236 
0070 A6DF                              LD     A,#0DFH
0072 C4525C                            AND    A,0525CH
0075 B703       F                      LD     ?BH,A
0077 550003525C F                      MOV    0525CH,?BH
007C         ?NXT_0111:
              ; SOURCE LINE # 2239 
007C A610                              LD     A,#010H
007E CA525C                            OR     A,0525CH
0081 B703       F                      LD     ?BH,A
0083 550003525C F                      MOV    0525CH,?BH
0088         ?EPILOG_0075:
0088 84                                POP    A
0089 81                                RET    
              ; TIM1_ICPolarity unsigned char  (size=1).  parameter in AUTO
              ; TIM1_ICSelection unsigned char  (size=1).  parameter in AUTO
              ; TIM1_ICFilter unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?TI2_Config?STM8S_TIM1?S (END)

              ; FUNCTION ?TI3_Config?STM8S_TIM1?S (BEGIN)
              ; Register-parameter TIM1_ICPolarity (A) is relocated (auto)
              ; SOURCE LINE # 2258 
0000 88                                PUSH   A
              ; SOURCE LINE # 2263 
0001 A6FE                              LD     A,#0FEH
0003 C4525D                            AND    A,0525DH
0006 B703       F                      LD     ?BH,A
0008 550003525D F                      MOV    0525DH,?BH
              ; SOURCE LINE # 2266 
000D 5F                                CLRW   X
000E C6525A                            LD     A,0525AH
0011 97                                LD     XL,A
0012 9F                                LD     A,XL
0013 A40C                              AND    A,#00CH
0015 88                                PUSH   A
0016 9E                                LD     A,XH
0017 A400                              AND    A,#000H
0019 B703       F                      LD     ?BH,A
001B 84                                POP    A
001C B704       F                      LD     ?BL,A
001E BE02       F                      LDW    X,?BH.w
0020 89                                PUSHW  X
0021 5F                                CLRW   X
0022 7B07       F                      LD     A,(007H,SP)   ; [ TIM1_ICFilter ]
0024 97                                LD     XL,A
0025 A610                              LD     A,#010H
0027 42                                MUL    X,A
0028 4F                                CLR    A
0029 95                                LD     XH,A
002A 89                                PUSHW  X
002B 5F                                CLRW   X
002C 7B08       F                      LD     A,(008H,SP)   ; [ TIM1_ICSelection ]
002E 97                                LD     XL,A
002F BF03       F                      LDW    ?CH.w,X
0031 85                                POPW   X
0032 BF02       F                      LDW    ?BH.w,X
0034 B604       F                      LD     A,?BL
0036 BA06       F                      OR     A,?CL
0038 88                                PUSH   A
0039 B603       F                      LD     A,?BH
003B BA05       F                      OR     A,?CH
003D B705       F                      LD     ?CH,A
003F 84                                POP    A
0040 B706       F                      LD     ?CL,A
0042 5F                                CLRW   X
0043 B606       F                      LD     A,?CL
0045 97                                LD     XL,A
0046 BF02       F                      LDW    ?BH.w,X
0048 85                                POPW   X
0049 BF03       F                      LDW    ?CH.w,X
004B B606       F                      LD     A,?CL
004D BA04       F                      OR     A,?BL
004F 88                                PUSH   A
0050 B605       F                      LD     A,?CH
0052 BA03       F                      OR     A,?BH
0054 B703       F                      LD     ?BH,A
0056 84                                POP    A
0057 B704       F                      LD     ?BL,A
0059 550004525A F                      MOV    0525AH,?BL
              ; SOURCE LINE # 2269 
005E 0D01       F                      TNZ    (001H,SP)   ; [ TIM1_ICPolarity ]
0060 270E                              JREQ   ?ELSE_0111
              ; SOURCE LINE # 2271 
0062 A602                              LD     A,#002H
0064 CA525D                            OR     A,0525DH
0067 B703       F                      LD     ?BH,A
0069 550003525D F                      MOV    0525DH,?BH
006E 200C                              JRA    ?NXT_0113
0070         ?ELSE_0111:
              ; SOURCE LINE # 2275 
0070 A6FD                              LD     A,#0FDH
0072 C4525D                            AND    A,0525DH
0075 B703       F                      LD     ?BH,A
0077 550003525D F                      MOV    0525DH,?BH
007C         ?NXT_0113:
              ; SOURCE LINE # 2278 
007C A601                              LD     A,#001H
007E CA525D                            OR     A,0525DH
0081 B703       F                      LD     ?BH,A
0083 550003525D F                      MOV    0525DH,?BH
0088         ?EPILOG_0076:
0088 84                                POP    A
0089 81                                RET    
              ; TIM1_ICPolarity unsigned char  (size=1).  parameter in AUTO
              ; TIM1_ICSelection unsigned char  (size=1).  parameter in AUTO
              ; TIM1_ICFilter unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?TI3_Config?STM8S_TIM1?S (END)

              ; FUNCTION ?TI4_Config?STM8S_TIM1?S (BEGIN)
              ; Register-parameter TIM1_ICPolarity (A) is relocated (auto)
              ; SOURCE LINE # 2298 
0000 88                                PUSH   A
              ; SOURCE LINE # 2304 
0001 A6EF                              LD     A,#0EFH
0003 C4525D                            AND    A,0525DH
0006 B703       F                      LD     ?BH,A
0008 550003525D F                      MOV    0525DH,?BH
              ; SOURCE LINE # 2307 
000D 5F                                CLRW   X
000E C6525B                            LD     A,0525BH
0011 97                                LD     XL,A
0012 9F                                LD     A,XL
0013 A40C                              AND    A,#00CH
0015 88                                PUSH   A
0016 9E                                LD     A,XH
0017 A400                              AND    A,#000H
0019 B703       F                      LD     ?BH,A
001B 84                                POP    A
001C B704       F                      LD     ?BL,A
001E BE02       F                      LDW    X,?BH.w
0020 89                                PUSHW  X
0021 5F                                CLRW   X
0022 7B07       F                      LD     A,(007H,SP)   ; [ TIM1_ICFilter ]
0024 97                                LD     XL,A
0025 A610                              LD     A,#010H
0027 42                                MUL    X,A
0028 4F                                CLR    A
0029 95                                LD     XH,A
002A 89                                PUSHW  X
002B 5F                                CLRW   X
002C 7B08       F                      LD     A,(008H,SP)   ; [ TIM1_ICSelection ]
002E 97                                LD     XL,A
002F BF03       F                      LDW    ?CH.w,X
0031 85                                POPW   X
0032 BF02       F                      LDW    ?BH.w,X
0034 B604       F                      LD     A,?BL
0036 BA06       F                      OR     A,?CL
0038 88                                PUSH   A
0039 B603       F                      LD     A,?BH
003B BA05       F                      OR     A,?CH
003D B705       F                      LD     ?CH,A
003F 84                                POP    A
0040 B706       F                      LD     ?CL,A
0042 5F                                CLRW   X
0043 B606       F                      LD     A,?CL
0045 97                                LD     XL,A
0046 BF02       F                      LDW    ?BH.w,X
0048 85                                POPW   X
0049 BF03       F                      LDW    ?CH.w,X
004B B606       F                      LD     A,?CL
004D BA04       F                      OR     A,?BL
004F 88                                PUSH   A
0050 B605       F                      LD     A,?CH
0052 BA03       F                      OR     A,?BH
0054 B703       F                      LD     ?BH,A
0056 84                                POP    A
0057 B704       F                      LD     ?BL,A
0059 550004525B F                      MOV    0525BH,?BL
              ; SOURCE LINE # 2312 
005E 0D01       F                      TNZ    (001H,SP)   ; [ TIM1_ICPolarity ]
0060 270E                              JREQ   ?ELSE_0113
              ; SOURCE LINE # 2314 
0062 A620                              LD     A,#020H
0064 CA525D                            OR     A,0525DH
0067 B703       F                      LD     ?BH,A
0069 550003525D F                      MOV    0525DH,?BH
006E 200C                              JRA    ?NXT_0115
0070         ?ELSE_0113:
              ; SOURCE LINE # 2318 
0070 A6DF                              LD     A,#0DFH
0072 C4525D                            AND    A,0525DH
0075 B703       F                      LD     ?BH,A
0077 550003525D F                      MOV    0525DH,?BH
007C         ?NXT_0115:
              ; SOURCE LINE # 2322 
007C A610                              LD     A,#010H
007E CA525D                            OR     A,0525DH
0081 B703       F                      LD     ?BH,A
0083 550003525D F                      MOV    0525DH,?BH
0088         ?EPILOG_0077:
0088 84                                POP    A
0089 81                                RET    
              ; TIM1_ICPolarity unsigned char  (size=1).  parameter in AUTO
              ; TIM1_ICSelection unsigned char  (size=1).  parameter in AUTO
              ; TIM1_ICFilter unsigned char  (size=1).  parameter in AUTO

              ; FUNCTION ?TI4_Config?STM8S_TIM1?S (END)

RCSTM8 COMPILER V2.26.09.317
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====

FALSE. . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TRUE . . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
RESET. . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SET. . . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
DISABLE. . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
ENABLE . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
ERROR. . . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
SUCCESS. . . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     5
  ODR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IDR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  DDR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
ADC1_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    48
  DB0RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DB0RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  DB1RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  DB1RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  DB2RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  DB2RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  DB3RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  DB3RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  DB4RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  DB4RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  DB5RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  DB5RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  DB6RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  DB6RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  DB7RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  DB7RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  DB8RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
  DB8RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000011H     1
  DB9RH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000012H     1
  DB9RL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000013H     1
  RESERVED . . . . . . . . . . . . . .  MEMBER  -----   ARRAY   000014H    12
  CSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000020H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000021H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000022H     1
  CR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000023H     1
  DRH. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000024H     1
  DRL. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000025H     1
  TDRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000026H     1
  TDRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000027H     1
  HTRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000028H     1
  HTRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000029H     1
  LTRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00002AH     1
  LTRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00002BH     1
  AWSRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00002CH     1
  AWSRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00002DH     1
  AWCRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00002EH     1
  AWCRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00002FH     1
AWU_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     3
  CSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  APR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  TBR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
BEEP_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     1
  CSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
CLK_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    14
  ICKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  ECKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  RESERVED . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  CMSR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  SWR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  SWCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CKDIVR . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  PCKENR1. . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CSSR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCOR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  PCKENR2. . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CANCCR . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  HSITRIMR . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  SWIMCCR. . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
TIM1_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    32
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SMCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  ETR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  CCMR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CCMR4. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  CCER2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  PSCRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
  PSCRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000011H     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000012H     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000013H     1
  RCR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000014H     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000015H     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000016H     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000017H     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000018H     1
  CCR3H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000019H     1
  CCR3L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001AH     1
  CCR4H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001BH     1
  CCR4L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001CH     1
  BKR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001DH     1
  DTR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001EH     1
  OISR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00001FH     1
TIM2_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    21
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CCMR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCER2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000011H     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000012H     1
  CCR3H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000013H     1
  CCR3L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000014H     1
TIM3_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    17
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
TIM4_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     7
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CNTR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  ARR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
TIM5_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    23
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SMCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CCMR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CCMR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CCMR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  CCER1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CCER2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  CNTRH. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  CNTRL. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
  ARRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000FH     1
  ARRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000010H     1
  CCR1H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000011H     1
  CCR1L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000012H     1
  CCR2H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000013H     1
  CCR2L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000014H     1
  CCR3H. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000015H     1
  CCR3L. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000016H     1
TIM6_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     9
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  SMCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  IER. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  EGR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CNTR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  ARR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
I2C_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    15
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  FREQR. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  OARL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  OARH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  RESERVED1. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  SR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  SR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  SR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  ITR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  CCRL . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  CCRH . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  TRISER . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  RESERVED2. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
ITC_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     8
  ISPR1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  ISPR2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  ISPR3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  ISPR4. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  ISPR5. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  ISPR6. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  ISPR7. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  ISPR8. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
EXTI_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     2
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
FLASH_struct . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    11
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  NCR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  FPR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  NFPR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  IAPSR. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  RESERVED1. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  RESERVED2. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  PUKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  RESERVED3. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  DUKR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
OPT_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    15
  OPT0 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  OPT1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  NOPT1. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  OPT2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  NOPT2. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  OPT3 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  NOPT3. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  OPT4 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  NOPT4. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  OPT5 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  NOPT5. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  RESERVED1. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
  RESERVED2. . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000CH     1
  OPT7 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000DH     1
  NOPT7. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000EH     1
IWDG_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     3
  KR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  PR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  RLR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
WWDG_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     2
  CR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  WR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
RST_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     1
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
SPI_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     8
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  ICR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CRCPR. . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  RXCRCR . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  TXCRCR . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
SWIM_struct. . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     2
  CSR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
UART1_struct . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    11
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  BRR1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  BRR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CR4. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CR5. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  GTR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
UART2_struct . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    12
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  BRR1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  BRR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CR4. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  CR5. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CR6. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
  GTR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000AH     1
  PSCR . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  00000BH     1
UART3_struct . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------    10
  SR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
  DR . . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000001H     1
  BRR1 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000002H     1
  BRR2 . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000003H     1
  CR1. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000004H     1
  CR2. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000005H     1
  CR3. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000006H     1
  CR4. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000007H     1
  RESERVED . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000008H     1
  CR6. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000009H     1
CFG_struct . . . . . . . . . . . . . . * TAG *  ----- STRUCT  -------     1
  GCR. . . . . . . . . . . . . . . . .  MEMBER  -----   U_CHAR  000000H     1
BEEP_FREQUENCY_1KHZ. . . . . . . . . . E_CONST  ----- INT      -------  2
BEEP_FREQUENCY_2KHZ. . . . . . . . . . E_CONST  ----- INT      -------  2
BEEP_FREQUENCY_4KHZ. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SWITCHMODE_MANUAL. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SWITCHMODE_AUTO. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CURRENTCLOCKSTATE_DISABLE. . . . . E_CONST  ----- INT      -------  2
CLK_CURRENTCLOCKSTATE_ENABLE . . . . . E_CONST  ----- INT      -------  2
CLK_CSSCONFIG_ENABLEWITHIT . . . . . . E_CONST  ----- INT      -------  2
CLK_CSSCONFIG_ENABLE . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CSSCONFIG_DISABLE. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SOURCE_HSI . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SOURCE_LSI . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SOURCE_HSE . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_0 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_1 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_2 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_3 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_4 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_5 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_6 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_HSITRIMVALUE_7 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_HSI . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_LSI . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_HSE . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPU . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV2 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV4 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV8 . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV16. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV32. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_CPUDIV64. . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_HSIRC . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_MASTER. . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_OUTPUT_OTHERS. . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_I2C . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_SPI . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_UART1 . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_UART2 . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_UART3 . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER6. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER4. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER5. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER2. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER3. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_TIMER1. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_AWU . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_ADC . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PERIPHERAL_CAN . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_LSIRDY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_HSIRDY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_HSERDY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_SWIF. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_SWBSY . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_CSSD. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_AUX . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_CCOBSY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_FLAG_CCORDY. . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_IT_CSSD. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_IT_SWIF. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_HSIDIV1. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_HSIDIV2. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_HSIDIV4. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_HSIDIV8. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV1. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV2. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV4. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV8. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV16 . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV32 . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV64 . . . . . . . . E_CONST  ----- INT      -------  2
CLK_PRESCALER_CPUDIV128. . . . . . . . E_CONST  ----- INT      -------  2
CLK_SWIMDIVIDER_2. . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_SWIMDIVIDER_OTHER. . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_1 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_2 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_3 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_4 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_5 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_6 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_7 . . . . . . . . . . . E_CONST  ----- INT      -------  2
CLK_CANDIVIDER_8 . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_IN_FL_NO_IT. . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_IN_PU_NO_IT. . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_IN_FL_IT . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_IN_PU_IT . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_OD_LOW_FAST. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_PP_LOW_FAST. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_OD_LOW_SLOW. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_PP_LOW_SLOW. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_OD_HIZ_FAST. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_PP_HIGH_FAST . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_OD_HIZ_SLOW. . . . . . . E_CONST  ----- INT      -------  2
GPIO_MODE_OUT_PP_HIGH_SLOW . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_0 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_1 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_2 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_3 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_4 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_5 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_6 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_7 . . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_LNIB. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_HNIB. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
GPIO_PIN_ALL . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_FORCEDACTION_ACTIVE . . . . . . . E_CONST  ----- INT      -------  2
TIM3_FORCEDACTION_INACTIVE . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_1 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_2 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_4 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_8 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_16. . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_32. . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_64. . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_128 . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_256 . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_512 . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_1024. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_2048. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_4096. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_8192. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_16384 . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PRESCALER_32768 . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCMODE_TIMING . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCMODE_ACTIVE . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCMODE_INACTIVE . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCMODE_TOGGLE . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCMODE_PWM1 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCMODE_PWM2 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OPMODE_SINGLE . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OPMODE_REPETITIVE . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_CHANNEL_1 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_CHANNEL_2 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCPOLARITY_HIGH . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OCPOLARITY_LOW. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OUTPUTSTATE_DISABLE . . . . . . . E_CONST  ----- INT      -------  2
TIM3_OUTPUTSTATE_ENABLE. . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICPOLARITY_RISING . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICPOLARITY_FALLING. . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICSELECTION_DIRECTTI. . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICSELECTION_INDIRECTTI. . . . . . E_CONST  ----- INT      -------  2
TIM3_ICSELECTION_TRGI. . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICPSC_DIV1. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICPSC_DIV2. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICPSC_DIV4. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_ICPSC_DIV8. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_IT_UPDATE . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_IT_CC1. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_IT_CC2. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_PSCRELOADMODE_UPDATE. . . . . . . E_CONST  ----- INT      -------  2
TIM3_PSCRELOADMODE_IMMEDIATE . . . . . E_CONST  ----- INT      -------  2
TIM3_EVENTSOURCE_UPDATE. . . . . . . . E_CONST  ----- INT      -------  2
TIM3_EVENTSOURCE_CC1 . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_EVENTSOURCE_CC2 . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_UPDATESOURCE_GLOBAL . . . . . . . E_CONST  ----- INT      -------  2
TIM3_UPDATESOURCE_REGULAR. . . . . . . E_CONST  ----- INT      -------  2
TIM3_FLAG_UPDATE . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_FLAG_CC1. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_FLAG_CC2. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_FLAG_CC1OF. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM3_FLAG_CC2OF. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IRDAMODE_NORMAL. . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IRDAMODE_LOWPOWER. . . . . . . . E_CONST  ----- INT      -------  2
UART2_WAKEUP_IDLELINE. . . . . . . . . E_CONST  ----- INT      -------  2
UART2_WAKEUP_ADDRESSMARK . . . . . . . E_CONST  ----- INT      -------  2
UART2_LINBREAKDETECTIONLENGTH_10BITS . E_CONST  ----- INT      -------  2
UART2_LINBREAKDETECTIONLENGTH_11BITS . E_CONST  ----- INT      -------  2
UART2_STOPBITS_1 . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_STOPBITS_0_5 . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_STOPBITS_2 . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_STOPBITS_1_5 . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_PARITY_NO. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_PARITY_EVEN. . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_PARITY_ODD . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_LIN_MODE_MASTER. . . . . . . . . E_CONST  ----- INT      -------  2
UART2_LIN_MODE_SLAVE . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_LIN_AUTOSYNC_DISABLE . . . . . . E_CONST  ----- INT      -------  2
UART2_LIN_AUTOSYNC_ENABLE. . . . . . . E_CONST  ----- INT      -------  2
UART2_LIN_DIVUP_LBRR1. . . . . . . . . E_CONST  ----- INT      -------  2
UART2_LIN_DIVUP_NEXTRXNE . . . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_CLOCK_DISABLE . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_CLOCK_ENABLE. . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_CPOL_LOW. . . . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_CPOL_HIGH . . . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_CPHA_MIDDLE . . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_CPHA_BEGINING . . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_LASTBIT_DISABLE . . . . E_CONST  ----- INT      -------  2
UART2_SYNCMODE_LASTBIT_ENABLE. . . . . E_CONST  ----- INT      -------  2
UART2_WORDLENGTH_8D. . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_WORDLENGTH_9D. . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_MODE_RX_ENABLE . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_MODE_TX_ENABLE . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_MODE_TX_DISABLE. . . . . . . . . E_CONST  ----- INT      -------  2
UART2_MODE_RX_DISABLE. . . . . . . . . E_CONST  ----- INT      -------  2
UART2_MODE_TXRX_ENABLE . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_TXE . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_TC. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_RXNE. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_IDLE. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_OR_LHE. . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_NF. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_FE. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_PE. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_SBK . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_LBDF. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_LHDF. . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_FLAG_LSF . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_TXE . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_TC. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_RXNE. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_IDLE. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_OR. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_PE. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_LBDF. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_LHDF. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
UART2_IT_RXNE_OR . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OCMODE_TIMING . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OCMODE_ACTIVE . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OCMODE_INACTIVE . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OCMODE_TOGGLE . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OCMODE_PWM1 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OCMODE_PWM2 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OPMODE_SINGLE . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OPMODE_REPETITIVE . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_CHANNEL_1 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_CHANNEL_2 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_CHANNEL_3 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_CHANNEL_4 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_COUNTERMODE_UP. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_COUNTERMODE_DOWN. . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_COUNTERMODE_CENTERALIGNED1. . . . E_CONST  ----- INT      -------  2
TIM1_COUNTERMODE_CENTERALIGNED2. . . . E_CONST  ----- INT      -------  2
TIM1_COUNTERMODE_CENTERALIGNED3. . . . E_CONST  ----- INT      -------  2
TIM1_OCPOLARITY_HIGH . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OCPOLARITY_LOW. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OCNPOLARITY_HIGH. . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OCNPOLARITY_LOW . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OUTPUTSTATE_DISABLE . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OUTPUTSTATE_ENABLE. . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OUTPUTNSTATE_DISABLE. . . . . . . E_CONST  ----- INT      -------  2
TIM1_OUTPUTNSTATE_ENABLE . . . . . . . E_CONST  ----- INT      -------  2
TIM1_BREAK_ENABLE. . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_BREAK_DISABLE . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_BREAKPOLARITY_LOW . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_BREAKPOLARITY_HIGH. . . . . . . . E_CONST  ----- INT      -------  2
TIM1_AUTOMATICOUTPUT_ENABLE. . . . . . E_CONST  ----- INT      -------  2
TIM1_AUTOMATICOUTPUT_DISABLE . . . . . E_CONST  ----- INT      -------  2
TIM1_LOCKLEVEL_OFF . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_LOCKLEVEL_1 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_LOCKLEVEL_2 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_LOCKLEVEL_3 . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OSSISTATE_ENABLE. . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OSSISTATE_DISABLE . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OCIDLESTATE_SET . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OCIDLESTATE_RESET . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OCNIDLESTATE_SET. . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_OCNIDLESTATE_RESET. . . . . . . . E_CONST  ----- INT      -------  2
TIM1_ICPOLARITY_RISING . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_ICPOLARITY_FALLING. . . . . . . . E_CONST  ----- INT      -------  2
TIM1_ICSELECTION_DIRECTTI. . . . . . . E_CONST  ----- INT      -------  2
TIM1_ICSELECTION_INDIRECTTI. . . . . . E_CONST  ----- INT      -------  2
TIM1_ICSELECTION_TRGI. . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_ICPSC_DIV1. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_ICPSC_DIV2. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_ICPSC_DIV4. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_ICPSC_DIV8. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_IT_UPDATE . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_IT_CC1. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_IT_CC2. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_IT_CC3. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_IT_CC4. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_IT_COM. . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_IT_TRIGGER. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_IT_BREAK. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_EXTTRGPSC_OFF . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_EXTTRGPSC_DIV2. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_EXTTRGPSC_DIV4. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_EXTTRGPSC_DIV8. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_TS_TIM6 . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_TS_TIM5 . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_TS_TI1F_ED. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_TS_TI1FP1 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_TS_TI2FP2 . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_TS_ETRF . . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_TIXEXTERNALCLK1SOURCE_TI1ED . . . E_CONST  ----- INT      -------  2
TIM1_TIXEXTERNALCLK1SOURCE_TI1 . . . . E_CONST  ----- INT      -------  2
TIM1_TIXEXTERNALCLK1SOURCE_TI2 . . . . E_CONST  ----- INT      -------  2
TIM1_EXTTRGPOLARITY_INVERTED . . . . . E_CONST  ----- INT      -------  2
TIM1_EXTTRGPOLARITY_NONINVERTED. . . . E_CONST  ----- INT      -------  2
TIM1_PSCRELOADMODE_UPDATE. . . . . . . E_CONST  ----- INT      -------  2
TIM1_PSCRELOADMODE_IMMEDIATE . . . . . E_CONST  ----- INT      -------  2
TIM1_ENCODERMODE_TI1 . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_ENCODERMODE_TI2 . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_ENCODERMODE_TI12. . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_EVENTSOURCE_UPDATE. . . . . . . . E_CONST  ----- INT      -------  2
TIM1_EVENTSOURCE_CC1 . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_EVENTSOURCE_CC2 . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_EVENTSOURCE_CC3 . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_EVENTSOURCE_CC4 . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_EVENTSOURCE_COM . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_EVENTSOURCE_TRIGGER . . . . . . . E_CONST  ----- INT      -------  2
TIM1_EVENTSOURCE_BREAK . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_UPDATESOURCE_GLOBAL . . . . . . . E_CONST  ----- INT      -------  2
TIM1_UPDATESOURCE_REGULAR. . . . . . . E_CONST  ----- INT      -------  2
TIM1_TRGOSOURCE_RESET. . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_TRGOSOURCE_ENABLE . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_TRGOSOURCE_UPDATE . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_TRGOSource_OC1. . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_TRGOSOURCE_OC1REF . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_TRGOSOURCE_OC2REF . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_TRGOSOURCE_OC3REF . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_SLAVEMODE_RESET . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_SLAVEMODE_GATED . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_SLAVEMODE_TRIGGER . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_SLAVEMODE_EXTERNAL1 . . . . . . . E_CONST  ----- INT      -------  2
TIM1_FLAG_UPDATE . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_FLAG_CC1. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_FLAG_CC2. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_FLAG_CC3. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_FLAG_CC4. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_FLAG_COM. . . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_FLAG_TRIGGER. . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_FLAG_BREAK. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_FLAG_CC1OF. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_FLAG_CC2OF. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_FLAG_CC3OF. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_FLAG_CC4OF. . . . . . . . . . . . E_CONST  ----- INT      -------  2
TIM1_FORCEDACTION_ACTIVE . . . . . . . E_CONST  ----- INT      -------  2
TIM1_FORCEDACTION_INACTIVE . . . . . . E_CONST  ----- INT      -------  2
TIM1_DeInit. . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
TIM1_TimeBaseInit. . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_Prescaler?376. . . . . . . . . .  PARAM    auto    U_INT   000000H 2      
 TIM1_CounterMode?377. . . . . . . . .  PARAM    auto    ENUM    000004H 2      
 TIM1_Period?378 . . . . . . . . . . .  PARAM    auto    U_INT   000006H 2      
 TIM1_RepetitionCounter?379. . . . . .  PARAM    auto    U_CHAR  000008H 1      
TIM1_OC1Init . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_OCMode?380 . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 TIM1_OutputState?381. . . . . . . . .  PARAM    auto    ENUM    000004H 2      
 TIM1_OutputNState?382 . . . . . . . .  PARAM    auto    ENUM    000006H 2      
 TIM1_Pulse?383. . . . . . . . . . . .  PARAM    auto    U_INT   000008H 2      
 TIM1_OCPolarity?384 . . . . . . . . .  PARAM    auto    ENUM    00000AH 2      
 TIM1_OCNPolarity?385. . . . . . . . .  PARAM    auto    ENUM    00000CH 2      
 TIM1_OCIdleState?386. . . . . . . . .  PARAM    auto    ENUM    00000EH 2      
 TIM1_OCNIdleState?387 . . . . . . . .  PARAM    auto    ENUM    000010H 2      
TIM1_OC2Init . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_OCMode?388 . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 TIM1_OutputState?389. . . . . . . . .  PARAM    auto    ENUM    000004H 2      
 TIM1_OutputNState?390 . . . . . . . .  PARAM    auto    ENUM    000006H 2      
 TIM1_Pulse?391. . . . . . . . . . . .  PARAM    auto    U_INT   000008H 2      
 TIM1_OCPolarity?392 . . . . . . . . .  PARAM    auto    ENUM    00000AH 2      
 TIM1_OCNPolarity?393. . . . . . . . .  PARAM    auto    ENUM    00000CH 2      
 TIM1_OCIdleState?394. . . . . . . . .  PARAM    auto    ENUM    00000EH 2      
 TIM1_OCNIdleState?395 . . . . . . . .  PARAM    auto    ENUM    000010H 2      
TIM1_OC3Init . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_OCMode?396 . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 TIM1_OutputState?397. . . . . . . . .  PARAM    auto    ENUM    000004H 2      
 TIM1_OutputNState?398 . . . . . . . .  PARAM    auto    ENUM    000006H 2      
 TIM1_Pulse?399. . . . . . . . . . . .  PARAM    auto    U_INT   000008H 2      
 TIM1_OCPolarity?400 . . . . . . . . .  PARAM    auto    ENUM    00000AH 2      
 TIM1_OCNPolarity?401. . . . . . . . .  PARAM    auto    ENUM    00000CH 2      
 TIM1_OCIdleState?402. . . . . . . . .  PARAM    auto    ENUM    00000EH 2      
 TIM1_OCNIdleState?403 . . . . . . . .  PARAM    auto    ENUM    000010H 2      
TIM1_OC4Init . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_OCMode?404 . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 TIM1_OutputState?405. . . . . . . . .  PARAM    auto    ENUM    000004H 2      
 TIM1_Pulse?406. . . . . . . . . . . .  PARAM    auto    U_INT   000006H 2      
 TIM1_OCPolarity?407 . . . . . . . . .  PARAM    auto    ENUM    000008H 2      
 TIM1_OCIdleState?408. . . . . . . . .  PARAM    auto    ENUM    00000AH 2      
TIM1_BDTRConfig. . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_OSSIState?409. . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 TIM1_LockLevel?410. . . . . . . . . .  PARAM    auto    ENUM    000004H 2      
 TIM1_DeadTime?411 . . . . . . . . . .  PARAM    auto    U_CHAR  000006H 1      
 TIM1_Break?412. . . . . . . . . . . .  PARAM    auto    ENUM    000007H 2      
 TIM1_BreakPolarity?413. . . . . . . .  PARAM    auto    ENUM    000009H 2      
 TIM1_AutomaticOutput?414. . . . . . .  PARAM    auto    ENUM    00000BH 2      
TIM1_ICInit. . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_Channel?415. . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 TIM1_ICPolarity?416 . . . . . . . . .  PARAM    auto    ENUM    000004H 2      
 TIM1_ICSelection?417. . . . . . . . .  PARAM    auto    ENUM    000006H 2      
 TIM1_ICPrescaler?418. . . . . . . . .  PARAM    auto    ENUM    000008H 2      
 TIM1_ICFilter?419 . . . . . . . . . .  PARAM    auto    U_CHAR  00000AH 1      
TIM1_PWMIConfig. . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_Channel?420. . . . . . . . . . .  PARAM    auto    ENUM    000002H 2      
 TIM1_ICPolarity?421 . . . . . . . . .  PARAM    auto    ENUM    000006H 2      
 TIM1_ICSelection?422. . . . . . . . .  PARAM    auto    ENUM    000008H 2      
 TIM1_ICPrescaler?423. . . . . . . . .  PARAM    auto    ENUM    00000AH 2      
 TIM1_ICFilter?424 . . . . . . . . . .  PARAM    auto    U_CHAR  00000CH 1      
  icpolarity?426 . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000000H 1      
  icselection?428. . . . . . . . . . .  PUBLIC  auto    U_CHAR  000001H 1      
TIM1_Cmd . . . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?429. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_CtrlPWMOutputs. . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?430. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_ITConfig. . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_IT?431 . . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 NewState?432. . . . . . . . . . . . .  PARAM    auto    ENUM    000004H 2      
TIM1_InternalClockConfig . . . . . . .  PUBLIC  CODE    PROC    ------- -----
TIM1_ETRClockMode1Config . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_ExtTRGPrescaler?435. . . . . . .  PARAM    auto    ENUM    000000H 2      
 TIM1_ExtTRGPolarity?436 . . . . . . .  PARAM    auto    ENUM    000004H 2      
 ExtTRGFilter?437. . . . . . . . . . .  PARAM    auto    U_CHAR  000006H 1      
TIM1_ETRClockMode2Config . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_ExtTRGPrescaler?438. . . . . . .  PARAM    auto    ENUM    000000H 2      
 TIM1_ExtTRGPolarity?439 . . . . . . .  PARAM    auto    ENUM    000004H 2      
 ExtTRGFilter?440. . . . . . . . . . .  PARAM    auto    U_CHAR  000006H 1      
TIM1_ETRConfig . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_ExtTRGPrescaler?441. . . . . . .  PARAM    auto    ENUM    000000H 2      
 TIM1_ExtTRGPolarity?442 . . . . . . .  PARAM    auto    ENUM    000004H 2      
 ExtTRGFilter?443. . . . . . . . . . .  PARAM    auto    U_CHAR  000006H 1      
TIM1_TIxExternalClockConfig. . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_TIxExternalCLKSource?444 . . . .  PARAM    auto    ENUM    000000H 2      
 TIM1_ICPolarity?445 . . . . . . . . .  PARAM    auto    ENUM    000004H 2      
 ICFilter?446. . . . . . . . . . . . .  PARAM    auto    U_CHAR  000006H 1      
TIM1_SelectInputTrigger. . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_InputTriggerSource?447 . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_UpdateDisableConfig . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?448. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_UpdateRequestConfig . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_UpdateSource?449 . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_SelectHallSensor. . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?450. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_SelectOnePulseMode. . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_OPMode?451 . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_SelectOutputTrigger . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_TRGOSource?452 . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_SelectSlaveMode . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_SlaveMode?453. . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_SelectMasterSlaveMode . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?454. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_EncoderInterfaceConfig. . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_EncoderMode?455. . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 TIM1_IC1Polarity?456. . . . . . . . .  PARAM    auto    ENUM    000004H 2      
 TIM1_IC2Polarity?457. . . . . . . . .  PARAM    auto    ENUM    000006H 2      
TIM1_PrescalerConfig . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 Prescaler?458 . . . . . . . . . . . .  PARAM    auto    U_INT   000000H 2      
 TIM1_PSCReloadMode?459. . . . . . . .  PARAM    auto    ENUM    000004H 2      
TIM1_CounterModeConfig . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_CounterMode?460. . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_ForcedOC1Config . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_ForcedAction?461 . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_ForcedOC2Config . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_ForcedAction?462 . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_ForcedOC3Config . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_ForcedAction?463 . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_ForcedOC4Config . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_ForcedAction?464 . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_ARRPreloadConfig. . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?465. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_SelectCOM . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?466. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_CCPreloadControl. . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?467. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_OC1PreloadConfig. . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?468. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_OC2PreloadConfig. . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?469. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_OC3PreloadConfig. . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?470. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_OC4PreloadConfig. . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?471. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_OC1FastConfig . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?472. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_OC2FastConfig . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?473. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_OC3FastConfig . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?474. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_OC4FastConfig . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 NewState?475. . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_GenerateEvent . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_EventSource?476. . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_OC1PolarityConfig . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_OCPolarity?477 . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_OC1NPolarityConfig. . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_OCNPolarity?478. . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_OC2PolarityConfig . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_OCPolarity?479 . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_OC2NPolarityConfig. . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_OCNPolarity?480. . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_OC3PolarityConfig . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_OCPolarity?481 . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_OC3NPolarityConfig. . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_OCNPolarity?482. . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_OC4PolarityConfig . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_OCPolarity?483 . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_CCxCmd. . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_Channel?484. . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 NewState?485. . . . . . . . . . . . .  PARAM    auto    ENUM    000004H 2      
TIM1_CCxNCmd . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_Channel?486. . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 NewState?487. . . . . . . . . . . . .  PARAM    auto    ENUM    000004H 2      
TIM1_SelectOCxM. . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_Channel?488. . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
 TIM1_OCMode?489 . . . . . . . . . . .  PARAM    auto    ENUM    000004H 2      
TIM1_SetCounter. . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 Counter?490 . . . . . . . . . . . . .  PARAM    auto    U_INT   000000H 2      
TIM1_SetAutoreload . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 Autoreload?491. . . . . . . . . . . .  PARAM    auto    U_INT   000000H 2      
TIM1_SetCompare1 . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 Compare1?492. . . . . . . . . . . . .  PARAM    auto    U_INT   000000H 2      
TIM1_SetCompare2 . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 Compare2?493. . . . . . . . . . . . .  PARAM    auto    U_INT   000000H 2      
TIM1_SetCompare3 . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 Compare3?494. . . . . . . . . . . . .  PARAM    auto    U_INT   000000H 2      
TIM1_SetCompare4 . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 Compare4?495. . . . . . . . . . . . .  PARAM    auto    U_INT   000000H 2      
TIM1_SetIC1Prescaler . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_IC1Prescaler?496 . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_SetIC2Prescaler . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_IC2Prescaler?497 . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_SetIC3Prescaler . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_IC3Prescaler?498 . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_SetIC4Prescaler . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_IC4Prescaler?499 . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_GetCapture1 . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
  tmpccr1?503. . . . . . . . . . . . .  PUBLIC  auto    U_INT   000000H 2      
  tmpccr1l?505 . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000002H 1      
  tmpccr1h?507 . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000003H 1      
TIM1_GetCapture2 . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
  tmpccr2?511. . . . . . . . . . . . .  PUBLIC  auto    U_INT   000000H 2      
  tmpccr2l?513 . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000002H 1      
  tmpccr2h?515 . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000003H 1      
TIM1_GetCapture3 . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
  tmpccr3?519. . . . . . . . . . . . .  PUBLIC  auto    U_INT   000000H 2      
  tmpccr3l?521 . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000002H 1      
  tmpccr3h?523 . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000003H 1      
TIM1_GetCapture4 . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
  tmpccr4?527. . . . . . . . . . . . .  PUBLIC  auto    U_INT   000000H 2      
  tmpccr4l?529 . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000002H 1      
  tmpccr4h?531 . . . . . . . . . . . .  PUBLIC  auto    U_CHAR  000003H 1      
TIM1_GetCounter. . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
TIM1_GetPrescaler. . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
TIM1_GetFlagStatus . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_FLAG?536 . . . . . . . . . . . .  PARAM    auto    ENUM    000004H 2      
  bitstatus?538. . . . . . . . . . . . E_CONST  ----- INT      -------  2
  tim1_flag_l?539. . . . . . . . . . .  PUBLIC  auto    U_CHAR  000002H 1      
  tim1_flag_h?540. . . . . . . . . . .  PUBLIC  auto    U_CHAR  000003H 1      
TIM1_ClearFlag . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_FLAG?541 . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TIM1_GetITStatus . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_IT?542 . . . . . . . . . . . . .  PARAM    auto    ENUM    000004H 2      
  bitstatus?544. . . . . . . . . . . . E_CONST  ----- INT      -------  2
  TIM1_itStatus?546. . . . . . . . . .  PUBLIC  auto    U_CHAR  000002H 1      
  TIM1_itEnable?548. . . . . . . . . .  PUBLIC  auto    U_CHAR  000003H 1      
TIM1_ClearITPendingBit . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_IT?549 . . . . . . . . . . . . .  PARAM    auto    ENUM    000000H 2      
TI1_Config . . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_ICPolarity?550 . . . . . . . . .  PARAM    auto    U_CHAR  000000H 1      
 TIM1_ICSelection?551. . . . . . . . .  PARAM    auto    U_CHAR  000003H 1      
 TIM1_ICFilter?552 . . . . . . . . . .  PARAM    auto    U_CHAR  000004H 1      
TI2_Config . . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_ICPolarity?553 . . . . . . . . .  PARAM    auto    U_CHAR  000000H 1      
 TIM1_ICSelection?554. . . . . . . . .  PARAM    auto    U_CHAR  000003H 1      
 TIM1_ICFilter?555 . . . . . . . . . .  PARAM    auto    U_CHAR  000004H 1      
TI3_Config . . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_ICPolarity?556 . . . . . . . . .  PARAM    auto    U_CHAR  000000H 1      
 TIM1_ICSelection?557. . . . . . . . .  PARAM    auto    U_CHAR  000003H 1      
 TIM1_ICFilter?558 . . . . . . . . . .  PARAM    auto    U_CHAR  000004H 1      
TI4_Config . . . . . . . . . . . . . .  PUBLIC  CODE    PROC    ------- -----
 TIM1_ICPolarity?559 . . . . . . . . .  PARAM    auto    U_CHAR  000000H 1      
 TIM1_ICSelection?560. . . . . . . . .  PARAM    auto    U_CHAR  000003H 1      
 TIM1_ICFilter?561 . . . . . . . . . .  PARAM    auto    U_CHAR  000004H 1      
?BH. . . . . . . . . . . . . . . . . .  EXTERN  page0   U_CHAR  ------- -----
?BL. . . . . . . . . . . . . . . . . .  EXTERN  page0   U_CHAR  ------- -----
?CH. . . . . . . . . . . . . . . . . .  EXTERN  page0   U_CHAR  ------- -----
?CL. . . . . . . . . . . . . . . . . .  EXTERN  page0   U_CHAR  ------- -----
RCSTM8 COMPILER V2.26.09.317


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   4869    ----
   CONSTANT SIZE    =   ----    ----
   DATA SIZE        =   ----    ----
   PAGE0 SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.

RCSTM8 COMPILATION COMPLETE.  0 WARNING,  0 ERROR
