

================================================================
== Vivado HLS Report for 'poly_Rq_to_S3'
================================================================
* Date:           Tue Aug 25 18:33:32 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru21
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.733|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4109|  4109|  4109|  4109|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 2  |  2463|  2463|         3|          -|          -|   821|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond)
7 --> 
	8  / true
8 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 9 [1/1] (1.35ns)   --->   "br label %1" [poly.c:157]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_8, %2 ]"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.43ns)   --->   "%exitcond1 = icmp eq i10 %i, -203" [poly.c:157]   --->   Operation 11 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.74ns)   --->   "%i_8 = add i10 %i, 1" [poly.c:157]   --->   Operation 13 'add' 'i_8' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %2" [poly.c:157]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i to i64" [poly.c:159]   --->   Operation 15 'zext' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [821 x i16]* %a_coeffs, i64 0, i64 %tmp_s" [poly.c:159]   --->   Operation 16 'getelementptr' 'a_coeffs_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:159]   --->   Operation 17 'load' 'a_coeffs_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 820" [poly.c:163]   --->   Operation 18 'getelementptr' 'r_coeffs_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.77ns)   --->   "%r_coeffs_load_5 = load i16* %r_coeffs_addr, align 2" [poly.c:163]   --->   Operation 19 'load' 'r_coeffs_load_5' <Predicate = (exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>

State 3 <SV = 2> <Delay = 7.38>
ST_3 : Operation 20 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:159]   --->   Operation 20 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node tmp_57)   --->   "%tmp_54 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %a_coeffs_load, i32 11, i32 14)" [poly.c:159]   --->   Operation 21 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node tmp_57)   --->   "%tmp_55 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %tmp_54, i12 0)" [poly.c:159]   --->   Operation 22 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node tmp_57)   --->   "%tmp_56 = xor i16 %tmp_55, 12288" [poly.c:159]   --->   Operation 23 'xor' 'tmp_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%r_coeffs_addr_8 = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 %tmp_s" [poly.c:159]   --->   Operation 24 'getelementptr' 'r_coeffs_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.84ns) (out node of the LUT)   --->   "%tmp_57 = add i16 %tmp_56, %a_coeffs_load" [poly.c:160]   --->   Operation 25 'add' 'tmp_57' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (2.77ns)   --->   "store i16 %tmp_57, i16* %r_coeffs_addr_8, align 2" [poly.c:160]   --->   Operation 26 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [poly.c:157]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 7.66>
ST_4 : Operation 28 [1/2] (2.77ns)   --->   "%r_coeffs_load_5 = load i16* %r_coeffs_addr, align 2" [poly.c:163]   --->   Operation 28 'load' 'r_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i16 %r_coeffs_load_5 to i8" [poly.c:5->poly.c:163]   --->   Operation 29 'trunc' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_coeffs_load_5, i32 8, i32 15)" [poly.c:10->poly.c:163]   --->   Operation 30 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i8 %tmp_50 to i9" [poly.c:10->poly.c:163]   --->   Operation 31 'zext' 'tmp_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_i_cast_32 = zext i8 %tmp_59 to i9" [poly.c:10->poly.c:163]   --->   Operation 32 'zext' 'tmp_i_cast_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.71ns)   --->   "%tmp_51 = add i8 %tmp_50, %tmp_59" [poly.c:10->poly.c:163]   --->   Operation 33 'add' 'tmp_51' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (1.71ns)   --->   "%r = add i9 %tmp_i_cast_32, %tmp_i_cast" [poly.c:10->poly.c:163]   --->   Operation 34 'add' 'r' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_52 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %r, i32 4, i32 8)" [poly.c:11->poly.c:163]   --->   Operation 35 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_121_i_cast = zext i5 %tmp_52 to i6" [poly.c:11->poly.c:163]   --->   Operation 36 'zext' 'tmp_121_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %r_coeffs_load_5, i32 8, i32 11)" [poly.c:163]   --->   Operation 37 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i16 %r_coeffs_load_5 to i4" [poly.c:163]   --->   Operation 38 'trunc' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i16 %r_coeffs_load_5 to i2" [poly.c:163]   --->   Operation 39 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_19 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %r_coeffs_load_5, i32 8, i32 9)" [poly.c:163]   --->   Operation 40 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.49ns)   --->   "%fold_i_cast = add i4 %tmp_60, %tmp" [poly.c:11->poly.c:163]   --->   Operation 41 'add' 'fold_i_cast' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_122_i_cast = zext i4 %fold_i_cast to i6" [poly.c:11->poly.c:163]   --->   Operation 42 'zext' 'tmp_122_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.54ns)   --->   "%r_4 = add i6 %tmp_122_i_cast, %tmp_121_i_cast" [poly.c:11->poly.c:163]   --->   Operation 43 'add' 'r_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_123_i_cast = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %r_4, i32 2, i32 5)" [poly.c:12->poly.c:163]   --->   Operation 44 'partselect' 'tmp_123_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_20 = add i2 %tmp_61, %tmp_19" [poly.c:163]   --->   Operation 45 'add' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_21 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %tmp_51, i32 4, i32 5)" [poly.c:10->poly.c:163]   --->   Operation 46 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.67ns) (root node of TernaryAdder)   --->   "%fold1_i_cast = add i2 %tmp_21, %tmp_20" [poly.c:12->poly.c:163]   --->   Operation 47 'add' 'fold1_i_cast' <Predicate = true> <Delay = 1.67> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_124_i_cast = zext i2 %fold1_i_cast to i4" [poly.c:12->poly.c:163]   --->   Operation 48 'zext' 'tmp_124_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.49ns)   --->   "%r_5 = add i4 %tmp_124_i_cast, %tmp_123_i_cast" [poly.c:12->poly.c:163]   --->   Operation 49 'add' 'r_5' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_53 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_5, i32 2, i32 3)" [poly.c:13->poly.c:163]   --->   Operation 50 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_22 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %r_4, i32 2, i32 3)" [poly.c:13->poly.c:163]   --->   Operation 51 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.20ns)   --->   "%fold2_i_cast = add i2 %fold1_i_cast, %tmp_22" [poly.c:13->poly.c:163]   --->   Operation 52 'add' 'fold2_i_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 3> <Delay = 6.13>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_125_i_cast = zext i2 %tmp_53 to i3" [poly.c:13->poly.c:163]   --->   Operation 53 'zext' 'tmp_125_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_126_i_cast = zext i2 %fold2_i_cast to i3" [poly.c:13->poly.c:163]   --->   Operation 54 'zext' 'tmp_126_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.20ns)   --->   "%r_6 = add i3 %tmp_126_i_cast, %tmp_125_i_cast" [poly.c:13->poly.c:163]   --->   Operation 55 'add' 'r_6' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.34ns)   --->   "%t = add i3 -3, %r_6" [poly.c:15->poly.c:163]   --->   Operation 56 'add' 't' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t, i32 2)" [poly.c:16->poly.c:163]   --->   Operation 57 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp_130_i)   --->   "%c_cast = select i1 %tmp_62, i3 -1, i3 0" [poly.c:16->poly.c:163]   --->   Operation 58 'select' 'c_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_130_i)   --->   "%tmp_127_i = and i3 %r_6, %c_cast" [poly.c:18->poly.c:163]   --->   Operation 59 'and' 'tmp_127_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tmp_130_i)   --->   "%tmp_127_i_cast = zext i3 %tmp_127_i to i16" [poly.c:18->poly.c:163]   --->   Operation 60 'zext' 'tmp_127_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node tmp_130_i)   --->   "%not_tmp_17_i = xor i1 %tmp_62, true" [poly.c:16->poly.c:163]   --->   Operation 61 'xor' 'not_tmp_17_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_130_i)   --->   "%tmp_128_i_cast_cast = select i1 %not_tmp_17_i, i3 -1, i3 0" [poly.c:18->poly.c:163]   --->   Operation 62 'select' 'tmp_128_i_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_130_i)   --->   "%tmp_129_i = and i3 %t, %tmp_128_i_cast_cast" [poly.c:18->poly.c:163]   --->   Operation 63 'and' 'tmp_129_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_130_i)   --->   "%tmp_129_i_cast = sext i3 %tmp_129_i to i16" [poly.c:18->poly.c:163]   --->   Operation 64 'sext' 'tmp_129_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_130_i = xor i16 %tmp_127_i_cast, %tmp_129_i_cast" [poly.c:18->poly.c:163]   --->   Operation 65 'xor' 'tmp_130_i' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (2.77ns)   --->   "store i16 %tmp_130_i, i16* %r_coeffs_addr, align 2" [poly.c:163]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_5 : Operation 67 [1/1] (1.35ns)   --->   "br label %4" [poly.c:164]   --->   Operation 67 'br' <Predicate = true> <Delay = 1.35>

State 6 <SV = 4> <Delay = 2.77>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%i_1 = phi i10 [ 0, %3 ], [ %i_9, %5 ]"   --->   Operation 68 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %i_1, -203" [poly.c:164]   --->   Operation 69 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821)"   --->   Operation 70 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.74ns)   --->   "%i_9 = add i10 %i_1, 1" [poly.c:164]   --->   Operation 71 'add' 'i_9' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %5" [poly.c:164]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_58 = zext i10 %i_1 to i64" [poly.c:165]   --->   Operation 73 'zext' 'tmp_58' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%r_coeffs_addr_9 = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 %tmp_58" [poly.c:165]   --->   Operation 74 'getelementptr' 'r_coeffs_addr_9' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_9, align 2" [poly.c:165]   --->   Operation 75 'load' 'r_coeffs_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_6 : Operation 76 [2/2] (2.77ns)   --->   "%r_coeffs_load_4 = load i16* %r_coeffs_addr, align 2" [poly.c:165]   --->   Operation 76 'load' 'r_coeffs_load_4' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [poly.c:166]   --->   Operation 77 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 8.73>
ST_7 : Operation 78 [1/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_9, align 2" [poly.c:165]   --->   Operation 78 'load' 'r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_7 : Operation 79 [1/2] (2.77ns)   --->   "%r_coeffs_load_4 = load i16* %r_coeffs_addr, align 2" [poly.c:165]   --->   Operation 79 'load' 'r_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node a_assign_1)   --->   "%tmp_63 = shl i16 %r_coeffs_load_4, 1" [poly.c:165]   --->   Operation 80 'shl' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i16 %r_coeffs_load_4 to i7" [poly.c:165]   --->   Operation 81 'trunc' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_68, i1 false)" [poly.c:165]   --->   Operation 82 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i16 %r_coeffs_load to i8" [poly.c:165]   --->   Operation 83 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i16 %r_coeffs_load to i4" [poly.c:165]   --->   Operation 84 'trunc' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i16 %r_coeffs_load_4 to i3" [poly.c:165]   --->   Operation 85 'trunc' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_29 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_71, i1 false)" [poly.c:165]   --->   Operation 86 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i16 %r_coeffs_load_4 to i1" [poly.c:165]   --->   Operation 87 'trunc' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_30 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_72, i1 false)" [poly.c:165]   --->   Operation 88 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i16 %r_coeffs_load to i2" [poly.c:165]   --->   Operation 89 'trunc' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.84ns) (out node of the LUT)   --->   "%a_assign_1 = add i16 %r_coeffs_load, %tmp_63" [poly.c:165]   --->   Operation 90 'add' 'a_assign_1' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (1.71ns)   --->   "%a_assign_1_cast = add i8 %tmp_26, %tmp_69" [poly.c:5->poly.c:165]   --->   Operation 91 'add' 'a_assign_1_cast' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_assign_1, i32 8, i32 15)" [poly.c:10->poly.c:165]   --->   Operation 92 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_i1_cast = zext i8 %tmp_64 to i9" [poly.c:10->poly.c:165]   --->   Operation 93 'zext' 'tmp_i1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_i2_cast = zext i8 %a_assign_1_cast to i9" [poly.c:10->poly.c:165]   --->   Operation 94 'zext' 'tmp_i2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.71ns)   --->   "%tmp_65 = add i8 %a_assign_1_cast, %tmp_64" [poly.c:5->poly.c:165]   --->   Operation 95 'add' 'tmp_65' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.71ns)   --->   "%r_7 = add i9 %tmp_i1_cast, %tmp_i2_cast" [poly.c:10->poly.c:165]   --->   Operation 96 'add' 'r_7' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_66 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %r_7, i32 4, i32 8)" [poly.c:11->poly.c:165]   --->   Operation 97 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_121_i4_cast = zext i5 %tmp_66 to i6" [poly.c:11->poly.c:165]   --->   Operation 98 'zext' 'tmp_121_i4_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_32 = add i4 %tmp_29, %tmp_70" [poly.c:165]   --->   Operation 99 'add' 'tmp_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_33 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %a_assign_1, i32 8, i32 11)" [poly.c:165]   --->   Operation 100 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_34 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %a_assign_1, i32 8, i32 9)" [poly.c:165]   --->   Operation 101 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (1.20ns)   --->   "%tmp_35 = add i2 %tmp_30, %tmp_73" [poly.c:165]   --->   Operation 102 'add' 'tmp_35' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (2.57ns) (root node of TernaryAdder)   --->   "%fold_i5_cast = add i4 %tmp_32, %tmp_33" [poly.c:11->poly.c:165]   --->   Operation 103 'add' 'fold_i5_cast' <Predicate = true> <Delay = 2.57> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_122_i6_cast = zext i4 %fold_i5_cast to i6" [poly.c:11->poly.c:165]   --->   Operation 104 'zext' 'tmp_122_i6_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.54ns)   --->   "%r_8 = add i6 %tmp_121_i4_cast, %tmp_122_i6_cast" [poly.c:11->poly.c:165]   --->   Operation 105 'add' 'r_8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_123_i8_cast = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %r_8, i32 2, i32 5)" [poly.c:12->poly.c:165]   --->   Operation 106 'partselect' 'tmp_123_i8_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_36 = add i2 %tmp_35, %tmp_34" [poly.c:165]   --->   Operation 107 'add' 'tmp_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_37 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %tmp_65, i32 4, i32 5)" [poly.c:5->poly.c:165]   --->   Operation 108 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.67ns) (root node of TernaryAdder)   --->   "%fold1_i9_cast = add i2 %tmp_36, %tmp_37" [poly.c:12->poly.c:165]   --->   Operation 109 'add' 'fold1_i9_cast' <Predicate = true> <Delay = 1.67> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_38 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %r_8, i32 2, i32 3)" [poly.c:13->poly.c:165]   --->   Operation 110 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 7.62>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_124_i1_cast = zext i2 %fold1_i9_cast to i4" [poly.c:12->poly.c:165]   --->   Operation 111 'zext' 'tmp_124_i1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (1.49ns)   --->   "%r_9 = add i4 %tmp_123_i8_cast, %tmp_124_i1_cast" [poly.c:12->poly.c:165]   --->   Operation 112 'add' 'r_9' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_67 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_9, i32 2, i32 3)" [poly.c:13->poly.c:165]   --->   Operation 113 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_125_i1_cast = zext i2 %tmp_67 to i3" [poly.c:13->poly.c:165]   --->   Operation 114 'zext' 'tmp_125_i1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.20ns)   --->   "%fold2_i1_cast = add i2 %tmp_38, %fold1_i9_cast" [poly.c:13->poly.c:165]   --->   Operation 115 'add' 'fold2_i1_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_126_i1_cast = zext i2 %fold2_i1_cast to i3" [poly.c:13->poly.c:165]   --->   Operation 116 'zext' 'tmp_126_i1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.20ns)   --->   "%r_10 = add i3 %tmp_125_i1_cast, %tmp_126_i1_cast" [poly.c:13->poly.c:165]   --->   Operation 117 'add' 'r_10' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (1.34ns)   --->   "%t_1 = add i3 -3, %r_10" [poly.c:15->poly.c:165]   --->   Operation 118 'add' 't_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t_1, i32 2)" [poly.c:16->poly.c:165]   --->   Operation 119 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_130_i1)   --->   "%c_5_cast = select i1 %tmp_74, i3 -1, i3 0" [poly.c:16->poly.c:165]   --->   Operation 120 'select' 'c_5_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp_130_i1)   --->   "%tmp_127_i1 = and i3 %r_10, %c_5_cast" [poly.c:18->poly.c:165]   --->   Operation 121 'and' 'tmp_127_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_130_i1)   --->   "%tmp_127_i1_cast = zext i3 %tmp_127_i1 to i16" [poly.c:18->poly.c:165]   --->   Operation 122 'zext' 'tmp_127_i1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_130_i1)   --->   "%not_tmp_17_i1 = xor i1 %tmp_74, true" [poly.c:16->poly.c:165]   --->   Operation 123 'xor' 'not_tmp_17_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp_130_i1)   --->   "%tmp_128_i1_cast_cast = select i1 %not_tmp_17_i1, i3 -1, i3 0" [poly.c:18->poly.c:165]   --->   Operation 124 'select' 'tmp_128_i1_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp_130_i1)   --->   "%tmp_129_i1 = and i3 %t_1, %tmp_128_i1_cast_cast" [poly.c:18->poly.c:165]   --->   Operation 125 'and' 'tmp_129_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp_130_i1)   --->   "%tmp_129_i1_cast = sext i3 %tmp_129_i1 to i16" [poly.c:18->poly.c:165]   --->   Operation 126 'sext' 'tmp_129_i1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_130_i1 = xor i16 %tmp_127_i1_cast, %tmp_129_i1_cast" [poly.c:18->poly.c:165]   --->   Operation 127 'xor' 'tmp_130_i1' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (2.77ns)   --->   "store i16 %tmp_130_i1, i16* %r_coeffs_addr_9, align 2" [poly.c:165]   --->   Operation 128 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "br label %4" [poly.c:164]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ a_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9           (br               ) [ 011100000]
i                    (phi              ) [ 001000000]
exitcond1            (icmp             ) [ 001100000]
empty                (speclooptripcount) [ 000000000]
i_8                  (add              ) [ 011100000]
StgValue_14          (br               ) [ 000000000]
tmp_s                (zext             ) [ 000100000]
a_coeffs_addr        (getelementptr    ) [ 000100000]
r_coeffs_addr        (getelementptr    ) [ 000011111]
a_coeffs_load        (load             ) [ 000000000]
tmp_54               (partselect       ) [ 000000000]
tmp_55               (bitconcatenate   ) [ 000000000]
tmp_56               (xor              ) [ 000000000]
r_coeffs_addr_8      (getelementptr    ) [ 000000000]
tmp_57               (add              ) [ 000000000]
StgValue_26          (store            ) [ 000000000]
StgValue_27          (br               ) [ 011100000]
r_coeffs_load_5      (load             ) [ 000000000]
tmp_59               (trunc            ) [ 000000000]
tmp_50               (partselect       ) [ 000000000]
tmp_i_cast           (zext             ) [ 000000000]
tmp_i_cast_32        (zext             ) [ 000000000]
tmp_51               (add              ) [ 000000000]
r                    (add              ) [ 000000000]
tmp_52               (partselect       ) [ 000000000]
tmp_121_i_cast       (zext             ) [ 000000000]
tmp                  (partselect       ) [ 000000000]
tmp_60               (trunc            ) [ 000000000]
tmp_61               (trunc            ) [ 000000000]
tmp_19               (partselect       ) [ 000000000]
fold_i_cast          (add              ) [ 000000000]
tmp_122_i_cast       (zext             ) [ 000000000]
r_4                  (add              ) [ 000000000]
tmp_123_i_cast       (partselect       ) [ 000000000]
tmp_20               (add              ) [ 000000000]
tmp_21               (partselect       ) [ 000000000]
fold1_i_cast         (add              ) [ 000000000]
tmp_124_i_cast       (zext             ) [ 000000000]
r_5                  (add              ) [ 000000000]
tmp_53               (partselect       ) [ 000001000]
tmp_22               (partselect       ) [ 000000000]
fold2_i_cast         (add              ) [ 000001000]
tmp_125_i_cast       (zext             ) [ 000000000]
tmp_126_i_cast       (zext             ) [ 000000000]
r_6                  (add              ) [ 000000000]
t                    (add              ) [ 000000000]
tmp_62               (bitselect        ) [ 000000000]
c_cast               (select           ) [ 000000000]
tmp_127_i            (and              ) [ 000000000]
tmp_127_i_cast       (zext             ) [ 000000000]
not_tmp_17_i         (xor              ) [ 000000000]
tmp_128_i_cast_cast  (select           ) [ 000000000]
tmp_129_i            (and              ) [ 000000000]
tmp_129_i_cast       (sext             ) [ 000000000]
tmp_130_i            (xor              ) [ 000000000]
StgValue_66          (store            ) [ 000000000]
StgValue_67          (br               ) [ 000001111]
i_1                  (phi              ) [ 000000100]
exitcond             (icmp             ) [ 000000111]
empty_33             (speclooptripcount) [ 000000000]
i_9                  (add              ) [ 000001111]
StgValue_72          (br               ) [ 000000000]
tmp_58               (zext             ) [ 000000000]
r_coeffs_addr_9      (getelementptr    ) [ 000000011]
StgValue_77          (ret              ) [ 000000000]
r_coeffs_load        (load             ) [ 000000000]
r_coeffs_load_4      (load             ) [ 000000000]
tmp_63               (shl              ) [ 000000000]
tmp_68               (trunc            ) [ 000000000]
tmp_26               (bitconcatenate   ) [ 000000000]
tmp_69               (trunc            ) [ 000000000]
tmp_70               (trunc            ) [ 000000000]
tmp_71               (trunc            ) [ 000000000]
tmp_29               (bitconcatenate   ) [ 000000000]
tmp_72               (trunc            ) [ 000000000]
tmp_30               (bitconcatenate   ) [ 000000000]
tmp_73               (trunc            ) [ 000000000]
a_assign_1           (add              ) [ 000000000]
a_assign_1_cast      (add              ) [ 000000000]
tmp_64               (partselect       ) [ 000000000]
tmp_i1_cast          (zext             ) [ 000000000]
tmp_i2_cast          (zext             ) [ 000000000]
tmp_65               (add              ) [ 000000000]
r_7                  (add              ) [ 000000000]
tmp_66               (partselect       ) [ 000000000]
tmp_121_i4_cast      (zext             ) [ 000000000]
tmp_32               (add              ) [ 000000000]
tmp_33               (partselect       ) [ 000000000]
tmp_34               (partselect       ) [ 000000000]
tmp_35               (add              ) [ 000000000]
fold_i5_cast         (add              ) [ 000000000]
tmp_122_i6_cast      (zext             ) [ 000000000]
r_8                  (add              ) [ 000000000]
tmp_123_i8_cast      (partselect       ) [ 000000001]
tmp_36               (add              ) [ 000000000]
tmp_37               (partselect       ) [ 000000000]
fold1_i9_cast        (add              ) [ 000000001]
tmp_38               (partselect       ) [ 000000001]
tmp_124_i1_cast      (zext             ) [ 000000000]
r_9                  (add              ) [ 000000000]
tmp_67               (partselect       ) [ 000000000]
tmp_125_i1_cast      (zext             ) [ 000000000]
fold2_i1_cast        (add              ) [ 000000000]
tmp_126_i1_cast      (zext             ) [ 000000000]
r_10                 (add              ) [ 000000000]
t_1                  (add              ) [ 000000000]
tmp_74               (bitselect        ) [ 000000000]
c_5_cast             (select           ) [ 000000000]
tmp_127_i1           (and              ) [ 000000000]
tmp_127_i1_cast      (zext             ) [ 000000000]
not_tmp_17_i1        (xor              ) [ 000000000]
tmp_128_i1_cast_cast (select           ) [ 000000000]
tmp_129_i1           (and              ) [ 000000000]
tmp_129_i1_cast      (sext             ) [ 000000000]
tmp_130_i1           (xor              ) [ 000000000]
StgValue_128         (store            ) [ 000000000]
StgValue_129         (br               ) [ 000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_coeffs"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_coeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i4.i12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="a_coeffs_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="10" slack="0"/>
<pin id="82" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="10" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_coeffs_load/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="r_coeffs_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="11" slack="0"/>
<pin id="95" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="2"/>
<pin id="121" dir="0" index="4" bw="10" slack="0"/>
<pin id="122" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="16" slack="0"/>
<pin id="124" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="r_coeffs_load_5/2 StgValue_26/3 StgValue_66/5 r_coeffs_load/6 r_coeffs_load_4/6 StgValue_128/8 "/>
</bind>
</comp>

<comp id="105" class="1004" name="r_coeffs_addr_8_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="10" slack="1"/>
<pin id="109" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_8/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="r_coeffs_addr_9_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="10" slack="0"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_9/6 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="1"/>
<pin id="127" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="10" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="i_1_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="1"/>
<pin id="138" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_1_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="147" class="1004" name="exitcond1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="9" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_8_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_s_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_54_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="0" index="3" bw="5" slack="0"/>
<pin id="169" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_54/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_55_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_56_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="15" slack="0"/>
<pin id="185" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_56/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_57_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_57/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_59_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_50_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="0"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="0" index="3" bw="5" slack="0"/>
<pin id="204" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_i_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_i_cast_32_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_32/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_51_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="r_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_52_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="9" slack="0"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="0" index="3" bw="5" slack="0"/>
<pin id="234" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_121_i_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_121_i_cast/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="0" index="3" bw="5" slack="0"/>
<pin id="248" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_60_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_61_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_19_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="0"/>
<pin id="264" dir="0" index="2" bw="5" slack="0"/>
<pin id="265" dir="0" index="3" bw="5" slack="0"/>
<pin id="266" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="fold_i_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold_i_cast/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_122_i_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_122_i_cast/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="r_4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="5" slack="0"/>
<pin id="284" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_4/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_123_i_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="6" slack="0"/>
<pin id="290" dir="0" index="2" bw="3" slack="0"/>
<pin id="291" dir="0" index="3" bw="4" slack="0"/>
<pin id="292" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_123_i_cast/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_20_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="0" index="1" bw="2" slack="0"/>
<pin id="300" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_21_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="0" index="2" bw="4" slack="0"/>
<pin id="307" dir="0" index="3" bw="4" slack="0"/>
<pin id="308" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="fold1_i_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="0" index="1" bw="2" slack="0"/>
<pin id="316" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold1_i_cast/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_124_i_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_124_i_cast/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="r_5_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="0"/>
<pin id="326" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_5/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_53_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="0" index="2" bw="3" slack="0"/>
<pin id="333" dir="0" index="3" bw="3" slack="0"/>
<pin id="334" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_22_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="2" slack="0"/>
<pin id="341" dir="0" index="1" bw="6" slack="0"/>
<pin id="342" dir="0" index="2" bw="3" slack="0"/>
<pin id="343" dir="0" index="3" bw="3" slack="0"/>
<pin id="344" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="fold2_i_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="0" index="1" bw="2" slack="0"/>
<pin id="352" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold2_i_cast/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_125_i_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="1"/>
<pin id="357" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_125_i_cast/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_126_i_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="1"/>
<pin id="360" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_126_i_cast/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="r_6_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="0" index="1" bw="2" slack="0"/>
<pin id="364" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_6/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="t_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="0" index="1" bw="3" slack="0"/>
<pin id="370" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_62_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="3" slack="0"/>
<pin id="376" dir="0" index="2" bw="3" slack="0"/>
<pin id="377" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_62/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="c_cast_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_cast/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_127_i_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="3" slack="0"/>
<pin id="391" dir="0" index="1" bw="3" slack="0"/>
<pin id="392" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_127_i/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_127_i_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="0"/>
<pin id="397" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_127_i_cast/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="not_tmp_17_i_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_17_i/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_128_i_cast_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_128_i_cast_cast/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_129_i_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="0"/>
<pin id="415" dir="0" index="1" bw="3" slack="0"/>
<pin id="416" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_129_i/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_129_i_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="0"/>
<pin id="421" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_129_i_cast/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_130_i_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="0" index="1" bw="3" slack="0"/>
<pin id="426" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_130_i/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="exitcond_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="0" index="1" bw="9" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="i_9_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="10" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_58_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="0"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_58/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_63_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_63/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_68_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_68/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_26_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="7" slack="0"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_69_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_70_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_70/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_71_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_71/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_29_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="0" index="1" bw="3" slack="0"/>
<pin id="480" dir="0" index="2" bw="1" slack="0"/>
<pin id="481" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_72_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="0"/>
<pin id="487" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_30_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="2" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_73_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="0"/>
<pin id="499" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_73/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="a_assign_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="0"/>
<pin id="503" dir="0" index="1" bw="16" slack="0"/>
<pin id="504" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_assign_1/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="a_assign_1_cast_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_assign_1_cast/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_64_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="16" slack="0"/>
<pin id="516" dir="0" index="2" bw="5" slack="0"/>
<pin id="517" dir="0" index="3" bw="5" slack="0"/>
<pin id="518" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_64/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_i1_cast_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1_cast/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_i2_cast_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="0"/>
<pin id="529" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i2_cast/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_65_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_65/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="r_7_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_7/7 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_66_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="0"/>
<pin id="545" dir="0" index="1" bw="9" slack="0"/>
<pin id="546" dir="0" index="2" bw="4" slack="0"/>
<pin id="547" dir="0" index="3" bw="5" slack="0"/>
<pin id="548" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_121_i4_cast_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="0"/>
<pin id="555" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_121_i4_cast/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_32_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="0" index="1" bw="4" slack="0"/>
<pin id="560" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_33_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="0"/>
<pin id="565" dir="0" index="1" bw="16" slack="0"/>
<pin id="566" dir="0" index="2" bw="5" slack="0"/>
<pin id="567" dir="0" index="3" bw="5" slack="0"/>
<pin id="568" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_34_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="0"/>
<pin id="575" dir="0" index="1" bw="16" slack="0"/>
<pin id="576" dir="0" index="2" bw="5" slack="0"/>
<pin id="577" dir="0" index="3" bw="5" slack="0"/>
<pin id="578" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_35_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="2" slack="0"/>
<pin id="585" dir="0" index="1" bw="2" slack="0"/>
<pin id="586" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35/7 "/>
</bind>
</comp>

<comp id="589" class="1004" name="fold_i5_cast_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="0"/>
<pin id="591" dir="0" index="1" bw="4" slack="0"/>
<pin id="592" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold_i5_cast/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_122_i6_cast_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="0"/>
<pin id="597" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_122_i6_cast/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="r_8_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="0"/>
<pin id="601" dir="0" index="1" bw="4" slack="0"/>
<pin id="602" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_8/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_123_i8_cast_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="0"/>
<pin id="607" dir="0" index="1" bw="6" slack="0"/>
<pin id="608" dir="0" index="2" bw="3" slack="0"/>
<pin id="609" dir="0" index="3" bw="4" slack="0"/>
<pin id="610" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_123_i8_cast/7 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_36_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="0"/>
<pin id="617" dir="0" index="1" bw="2" slack="0"/>
<pin id="618" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/7 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_37_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="0"/>
<pin id="623" dir="0" index="1" bw="8" slack="0"/>
<pin id="624" dir="0" index="2" bw="4" slack="0"/>
<pin id="625" dir="0" index="3" bw="4" slack="0"/>
<pin id="626" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/7 "/>
</bind>
</comp>

<comp id="631" class="1004" name="fold1_i9_cast_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="2" slack="0"/>
<pin id="633" dir="0" index="1" bw="2" slack="0"/>
<pin id="634" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold1_i9_cast/7 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_38_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="0" index="1" bw="6" slack="0"/>
<pin id="640" dir="0" index="2" bw="3" slack="0"/>
<pin id="641" dir="0" index="3" bw="3" slack="0"/>
<pin id="642" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/7 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_124_i1_cast_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="1"/>
<pin id="649" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_124_i1_cast/8 "/>
</bind>
</comp>

<comp id="650" class="1004" name="r_9_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="1"/>
<pin id="652" dir="0" index="1" bw="2" slack="0"/>
<pin id="653" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_9/8 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_67_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="2" slack="0"/>
<pin id="657" dir="0" index="1" bw="4" slack="0"/>
<pin id="658" dir="0" index="2" bw="3" slack="0"/>
<pin id="659" dir="0" index="3" bw="3" slack="0"/>
<pin id="660" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_67/8 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_125_i1_cast_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="2" slack="0"/>
<pin id="667" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_125_i1_cast/8 "/>
</bind>
</comp>

<comp id="669" class="1004" name="fold2_i1_cast_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="2" slack="1"/>
<pin id="671" dir="0" index="1" bw="2" slack="1"/>
<pin id="672" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold2_i1_cast/8 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_126_i1_cast_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_126_i1_cast/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="r_10_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="2" slack="0"/>
<pin id="679" dir="0" index="1" bw="2" slack="0"/>
<pin id="680" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_10/8 "/>
</bind>
</comp>

<comp id="683" class="1004" name="t_1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="3" slack="0"/>
<pin id="685" dir="0" index="1" bw="3" slack="0"/>
<pin id="686" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1/8 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_74_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="3" slack="0"/>
<pin id="692" dir="0" index="2" bw="3" slack="0"/>
<pin id="693" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_74/8 "/>
</bind>
</comp>

<comp id="697" class="1004" name="c_5_cast_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="0" index="2" bw="1" slack="0"/>
<pin id="701" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_5_cast/8 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_127_i1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="3" slack="0"/>
<pin id="707" dir="0" index="1" bw="3" slack="0"/>
<pin id="708" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_127_i1/8 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_127_i1_cast_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="3" slack="0"/>
<pin id="713" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_127_i1_cast/8 "/>
</bind>
</comp>

<comp id="715" class="1004" name="not_tmp_17_i1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_17_i1/8 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_128_i1_cast_cast_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="0" index="2" bw="1" slack="0"/>
<pin id="725" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_128_i1_cast_cast/8 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_129_i1_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="3" slack="0"/>
<pin id="731" dir="0" index="1" bw="3" slack="0"/>
<pin id="732" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_129_i1/8 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_129_i1_cast_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="3" slack="0"/>
<pin id="737" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_129_i1_cast/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_130_i1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="3" slack="0"/>
<pin id="741" dir="0" index="1" bw="3" slack="0"/>
<pin id="742" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_130_i1/8 "/>
</bind>
</comp>

<comp id="749" class="1005" name="i_8_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="10" slack="0"/>
<pin id="751" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="754" class="1005" name="tmp_s_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="64" slack="1"/>
<pin id="756" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="759" class="1005" name="a_coeffs_addr_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="10" slack="1"/>
<pin id="761" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr "/>
</bind>
</comp>

<comp id="764" class="1005" name="r_coeffs_addr_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="10" slack="1"/>
<pin id="766" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr "/>
</bind>
</comp>

<comp id="770" class="1005" name="tmp_53_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="2" slack="1"/>
<pin id="772" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="775" class="1005" name="fold2_i_cast_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="2" slack="1"/>
<pin id="777" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="fold2_i_cast "/>
</bind>
</comp>

<comp id="783" class="1005" name="i_9_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="10" slack="0"/>
<pin id="785" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="788" class="1005" name="r_coeffs_addr_9_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="10" slack="1"/>
<pin id="790" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_9 "/>
</bind>
</comp>

<comp id="794" class="1005" name="tmp_123_i8_cast_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="4" slack="1"/>
<pin id="796" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_123_i8_cast "/>
</bind>
</comp>

<comp id="799" class="1005" name="fold1_i9_cast_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="2" slack="1"/>
<pin id="801" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="fold1_i9_cast "/>
</bind>
</comp>

<comp id="805" class="1005" name="tmp_38_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="2" slack="1"/>
<pin id="807" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="104"><net_src comp="91" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="105" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="129" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="129" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="129" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="85" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="164" pin="4"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="85" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="188" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="198"><net_src comp="99" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="99" pin="3"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="212"><net_src comp="199" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="195" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="199" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="195" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="213" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="209" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="223" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="242"><net_src comp="229" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="99" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="20" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="256"><net_src comp="99" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="99" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="99" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="275"><net_src comp="253" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="243" pin="4"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="239" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="281" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="46" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="301"><net_src comp="257" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="261" pin="4"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="50" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="217" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="48" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="317"><net_src comp="303" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="297" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="287" pin="4"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="52" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="323" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="46" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="54" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="345"><net_src comp="56" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="281" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="46" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="54" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="353"><net_src comp="313" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="339" pin="4"/><net_sink comp="349" pin=1"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="355" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="58" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="60" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="46" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="386"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="62" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="64" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="361" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="381" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="373" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="66" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="62" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="64" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="417"><net_src comp="367" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="405" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="395" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="429"><net_src comp="423" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="434"><net_src comp="140" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="6" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="140" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="12" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="140" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="451"><net_src comp="99" pin="7"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="68" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="99" pin="7"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="70" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="72" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="99" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="99" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="99" pin="7"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="74" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="473" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="72" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="488"><net_src comp="99" pin="7"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="76" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="485" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="72" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="500"><net_src comp="99" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="99" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="447" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="457" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="465" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="519"><net_src comp="30" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="501" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="32" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="522"><net_src comp="34" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="526"><net_src comp="513" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="507" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="507" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="513" pin="4"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="523" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="527" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="549"><net_src comp="36" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="38" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="32" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="556"><net_src comp="543" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="477" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="469" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="569"><net_src comp="18" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="501" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="32" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="572"><net_src comp="20" pin="0"/><net_sink comp="563" pin=3"/></net>

<net id="579"><net_src comp="40" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="501" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="32" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="582"><net_src comp="42" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="587"><net_src comp="489" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="497" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="557" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="563" pin="4"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="553" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="595" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="611"><net_src comp="44" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="599" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="46" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="48" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="619"><net_src comp="583" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="573" pin="4"/><net_sink comp="615" pin=1"/></net>

<net id="627"><net_src comp="50" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="531" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="38" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="630"><net_src comp="48" pin="0"/><net_sink comp="621" pin=3"/></net>

<net id="635"><net_src comp="615" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="621" pin="4"/><net_sink comp="631" pin=1"/></net>

<net id="643"><net_src comp="56" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="599" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="46" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="54" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="654"><net_src comp="647" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="661"><net_src comp="52" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="650" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="46" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="664"><net_src comp="54" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="668"><net_src comp="655" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="676"><net_src comp="669" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="665" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="673" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="58" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="677" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="60" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="46" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="702"><net_src comp="689" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="62" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="64" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="709"><net_src comp="677" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="697" pin="3"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="689" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="66" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="726"><net_src comp="715" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="62" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="64" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="733"><net_src comp="683" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="721" pin="3"/><net_sink comp="729" pin=1"/></net>

<net id="738"><net_src comp="729" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="711" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="735" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="745"><net_src comp="739" pin="2"/><net_sink comp="99" pin=4"/></net>

<net id="752"><net_src comp="153" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="757"><net_src comp="159" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="762"><net_src comp="78" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="767"><net_src comp="91" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="773"><net_src comp="329" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="778"><net_src comp="349" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="786"><net_src comp="436" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="791"><net_src comp="113" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="797"><net_src comp="605" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="802"><net_src comp="631" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="808"><net_src comp="637" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="669" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_coeffs | {3 5 8 }
 - Input state : 
	Port: poly_Rq_to_S3 : r_coeffs | {2 4 6 7 }
	Port: poly_Rq_to_S3 : a_coeffs | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_8 : 1
		StgValue_14 : 2
		tmp_s : 1
		a_coeffs_addr : 2
		a_coeffs_load : 3
		r_coeffs_load_5 : 1
	State 3
		tmp_54 : 1
		tmp_55 : 2
		tmp_56 : 3
		tmp_57 : 3
		StgValue_26 : 4
	State 4
		tmp_59 : 1
		tmp_50 : 1
		tmp_i_cast : 2
		tmp_i_cast_32 : 2
		tmp_51 : 2
		r : 3
		tmp_52 : 4
		tmp_121_i_cast : 5
		tmp : 1
		tmp_60 : 1
		tmp_61 : 1
		tmp_19 : 1
		fold_i_cast : 2
		tmp_122_i_cast : 3
		r_4 : 6
		tmp_123_i_cast : 7
		tmp_20 : 2
		tmp_21 : 3
		fold1_i_cast : 4
		tmp_124_i_cast : 5
		r_5 : 8
		tmp_53 : 9
		tmp_22 : 7
		fold2_i_cast : 8
	State 5
		r_6 : 1
		t : 2
		tmp_62 : 3
		c_cast : 4
		tmp_127_i : 5
		tmp_127_i_cast : 5
		not_tmp_17_i : 4
		tmp_128_i_cast_cast : 4
		tmp_129_i : 5
		tmp_129_i_cast : 5
		tmp_130_i : 6
		StgValue_66 : 6
	State 6
		exitcond : 1
		i_9 : 1
		StgValue_72 : 2
		tmp_58 : 1
		r_coeffs_addr_9 : 2
		r_coeffs_load : 3
	State 7
		tmp_63 : 1
		tmp_68 : 1
		tmp_26 : 2
		tmp_69 : 1
		tmp_70 : 1
		tmp_71 : 1
		tmp_29 : 2
		tmp_72 : 1
		tmp_30 : 2
		tmp_73 : 1
		a_assign_1 : 1
		a_assign_1_cast : 3
		tmp_64 : 2
		tmp_i1_cast : 3
		tmp_i2_cast : 4
		tmp_65 : 4
		r_7 : 5
		tmp_66 : 6
		tmp_121_i4_cast : 7
		tmp_32 : 3
		tmp_33 : 2
		tmp_34 : 2
		tmp_35 : 3
		fold_i5_cast : 4
		tmp_122_i6_cast : 5
		r_8 : 8
		tmp_123_i8_cast : 9
		tmp_36 : 4
		tmp_37 : 5
		fold1_i9_cast : 6
		tmp_38 : 9
	State 8
		r_9 : 1
		tmp_67 : 2
		tmp_125_i1_cast : 3
		tmp_126_i1_cast : 1
		r_10 : 4
		t_1 : 5
		tmp_74 : 6
		c_5_cast : 7
		tmp_127_i1 : 8
		tmp_127_i1_cast : 8
		not_tmp_17_i1 : 7
		tmp_128_i1_cast_cast : 7
		tmp_129_i1 : 8
		tmp_129_i1_cast : 8
		tmp_130_i1 : 9
		StgValue_128 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |          i_8_fu_153         |    0    |    17   |
|          |        tmp_57_fu_188        |    0    |    23   |
|          |        tmp_51_fu_217        |    0    |    15   |
|          |           r_fu_223          |    0    |    15   |
|          |      fold_i_cast_fu_271     |    0    |    13   |
|          |          r_4_fu_281         |    0    |    15   |
|          |        tmp_20_fu_297        |    0    |    2    |
|          |     fold1_i_cast_fu_313     |    0    |    2    |
|          |          r_5_fu_323         |    0    |    13   |
|          |     fold2_i_cast_fu_349     |    0    |    10   |
|          |          r_6_fu_361         |    0    |    10   |
|          |           t_fu_367          |    0    |    12   |
|          |          i_9_fu_436         |    0    |    17   |
|    add   |      a_assign_1_fu_501      |    0    |    23   |
|          |    a_assign_1_cast_fu_507   |    0    |    15   |
|          |        tmp_65_fu_531        |    0    |    15   |
|          |          r_7_fu_537         |    0    |    15   |
|          |        tmp_32_fu_557        |    0    |    2    |
|          |        tmp_35_fu_583        |    0    |    10   |
|          |     fold_i5_cast_fu_589     |    0    |    2    |
|          |          r_8_fu_599         |    0    |    15   |
|          |        tmp_36_fu_615        |    0    |    2    |
|          |     fold1_i9_cast_fu_631    |    0    |    2    |
|          |          r_9_fu_650         |    0    |    13   |
|          |     fold2_i1_cast_fu_669    |    0    |    10   |
|          |         r_10_fu_677         |    0    |    10   |
|          |          t_1_fu_683         |    0    |    12   |
|----------|-----------------------------|---------|---------|
|   icmp   |       exitcond1_fu_147      |    0    |    13   |
|          |       exitcond_fu_430       |    0    |    13   |
|----------|-----------------------------|---------|---------|
|          |        tmp_56_fu_182        |    0    |    16   |
|          |     not_tmp_17_i_fu_399     |    0    |    2    |
|    xor   |       tmp_130_i_fu_423      |    0    |    3    |
|          |     not_tmp_17_i1_fu_715    |    0    |    2    |
|          |      tmp_130_i1_fu_739      |    0    |    3    |
|----------|-----------------------------|---------|---------|
|          |       tmp_127_i_fu_389      |    0    |    3    |
|    and   |       tmp_129_i_fu_413      |    0    |    3    |
|          |      tmp_127_i1_fu_705      |    0    |    3    |
|          |      tmp_129_i1_fu_729      |    0    |    3    |
|----------|-----------------------------|---------|---------|
|          |        c_cast_fu_381        |    0    |    2    |
|  select  |  tmp_128_i_cast_cast_fu_405 |    0    |    2    |
|          |       c_5_cast_fu_697       |    0    |    2    |
|          | tmp_128_i1_cast_cast_fu_721 |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |         tmp_s_fu_159        |    0    |    0    |
|          |      tmp_i_cast_fu_209      |    0    |    0    |
|          |     tmp_i_cast_32_fu_213    |    0    |    0    |
|          |    tmp_121_i_cast_fu_239    |    0    |    0    |
|          |    tmp_122_i_cast_fu_277    |    0    |    0    |
|          |    tmp_124_i_cast_fu_319    |    0    |    0    |
|          |    tmp_125_i_cast_fu_355    |    0    |    0    |
|          |    tmp_126_i_cast_fu_358    |    0    |    0    |
|   zext   |    tmp_127_i_cast_fu_395    |    0    |    0    |
|          |        tmp_58_fu_442        |    0    |    0    |
|          |      tmp_i1_cast_fu_523     |    0    |    0    |
|          |      tmp_i2_cast_fu_527     |    0    |    0    |
|          |    tmp_121_i4_cast_fu_553   |    0    |    0    |
|          |    tmp_122_i6_cast_fu_595   |    0    |    0    |
|          |    tmp_124_i1_cast_fu_647   |    0    |    0    |
|          |    tmp_125_i1_cast_fu_665   |    0    |    0    |
|          |    tmp_126_i1_cast_fu_673   |    0    |    0    |
|          |    tmp_127_i1_cast_fu_711   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_54_fu_164        |    0    |    0    |
|          |        tmp_50_fu_199        |    0    |    0    |
|          |        tmp_52_fu_229        |    0    |    0    |
|          |          tmp_fu_243         |    0    |    0    |
|          |        tmp_19_fu_261        |    0    |    0    |
|          |    tmp_123_i_cast_fu_287    |    0    |    0    |
|          |        tmp_21_fu_303        |    0    |    0    |
|          |        tmp_53_fu_329        |    0    |    0    |
|partselect|        tmp_22_fu_339        |    0    |    0    |
|          |        tmp_64_fu_513        |    0    |    0    |
|          |        tmp_66_fu_543        |    0    |    0    |
|          |        tmp_33_fu_563        |    0    |    0    |
|          |        tmp_34_fu_573        |    0    |    0    |
|          |    tmp_123_i8_cast_fu_605   |    0    |    0    |
|          |        tmp_37_fu_621        |    0    |    0    |
|          |        tmp_38_fu_637        |    0    |    0    |
|          |        tmp_67_fu_655        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_55_fu_174        |    0    |    0    |
|bitconcatenate|        tmp_26_fu_457        |    0    |    0    |
|          |        tmp_29_fu_477        |    0    |    0    |
|          |        tmp_30_fu_489        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_59_fu_195        |    0    |    0    |
|          |        tmp_60_fu_253        |    0    |    0    |
|          |        tmp_61_fu_257        |    0    |    0    |
|          |        tmp_68_fu_453        |    0    |    0    |
|   trunc  |        tmp_69_fu_465        |    0    |    0    |
|          |        tmp_70_fu_469        |    0    |    0    |
|          |        tmp_71_fu_473        |    0    |    0    |
|          |        tmp_72_fu_485        |    0    |    0    |
|          |        tmp_73_fu_497        |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|        tmp_62_fu_373        |    0    |    0    |
|          |        tmp_74_fu_689        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    tmp_129_i_cast_fu_419    |    0    |    0    |
|          |    tmp_129_i1_cast_fu_735   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    shl   |        tmp_63_fu_447        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   382   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| a_coeffs_addr_reg_759 |   10   |
| fold1_i9_cast_reg_799 |    2   |
|  fold2_i_cast_reg_775 |    2   |
|      i_1_reg_136      |   10   |
|      i_8_reg_749      |   10   |
|      i_9_reg_783      |   10   |
|       i_reg_125       |   10   |
|r_coeffs_addr_9_reg_788|   10   |
| r_coeffs_addr_reg_764 |   10   |
|tmp_123_i8_cast_reg_794|    4   |
|     tmp_38_reg_805    |    2   |
|     tmp_53_reg_770    |    2   |
|     tmp_s_reg_754     |   64   |
+-----------------------+--------+
|         Total         |   146  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_99 |  p0  |   5  |  10  |   50   ||    27   |
| grp_access_fu_99 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_99 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   102  || 5.70525 ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   382  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   54   |
|  Register |    -   |   146  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   146  |   436  |
+-----------+--------+--------+--------+
