v 20110115 2
B 53200 41500 11500 8400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 54300 42300 1 0 0 reg_rst.sym
{
T 56100 44100 5 10 0 0 0 0 1
device=REGISTER_RST
T 55600 44300 5 10 1 1 0 6 1
refdes=U?
}
T 54400 44700 9 10 1 0 0 0 3
ACTIVE LOW
RESET TO
COMPONENT
N 55900 43900 57700 43900 4
T 53900 45400 9 25 1 0 0 0 1
Soft Reset
N 55100 42300 55100 41900 4
N 55100 41900 53700 41900 4
T 61100 43200 9 25 1 0 0 0 2
Reset Style #2
Synchronous
C 59800 45100 1 0 0 reg.sym
{
T 61600 46900 5 10 0 0 0 0 1
device=REGISTER
T 61100 47100 5 10 1 1 0 6 1
refdes=U?
}
C 58300 46400 1 0 0 and2-1.sym
{
T 58700 46300 5 10 1 1 0 2 1
refdes=U?
T 58700 46500 5 8 0 0 0 0 1
device=and
}
N 58300 46500 57700 46500 4
N 57700 46500 57700 43900 4
N 59600 46700 59800 46700 4
N 61400 46700 62300 46700 4
N 58300 46900 56300 46900 4
