vendor_name = ModelSim
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/timing.sdc
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/VGA_controller.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/soc.qip
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/soc.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_irq_mapper.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_001.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_std_synchronizer_nocut.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_003.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/vga_display.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/VGA_controller.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_usb_rst.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_usb_gpx.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_timer_0.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_sysid_qsys_0.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_spi_0.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_sdram_pll.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_sdram.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_onchip_memory2_0.hex
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_onchip_memory2_0.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.sdc
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/HexDriver.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/WS2.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/large_text.qip
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/large_text.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/normal_text.qip
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/normal_text.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/line_buffer.qip
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/line_buffer.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/db/scfifo_9621.tdf
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/db/a_dpfifo_bb01.tdf
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/db/a_fefifo_7cf.tdf
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/db/cntr_337.tdf
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/db/altsyncram_dtn1.tdf
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/db/cntr_n2b.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/db/altsyncram_s0c1.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/db/altsyncram_0n61.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/db/altsyncram_12g1.tdf
source_file = 1, soc_onchip_memory2_0.hex
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/db/altsyncram_bli2.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/db/ip/sld521eae75/alt_sld_fab.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, C:/Users/James/OneDrive/Documents/ECE385/final/WARS-STARS-II/src/db/ip/sld521eae75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
design_name = WS2
instance = comp, \LEDS[0]~output , LEDS[0]~output, WS2, 1
instance = comp, \LEDS[1]~output , LEDS[1]~output, WS2, 1
instance = comp, \LEDS[2]~output , LEDS[2]~output, WS2, 1
instance = comp, \LEDS[3]~output , LEDS[3]~output, WS2, 1
instance = comp, \LEDS[4]~output , LEDS[4]~output, WS2, 1
instance = comp, \LEDS[5]~output , LEDS[5]~output, WS2, 1
instance = comp, \LEDS[6]~output , LEDS[6]~output, WS2, 1
instance = comp, \LEDS[7]~output , LEDS[7]~output, WS2, 1
instance = comp, \LEDS[8]~output , LEDS[8]~output, WS2, 1
instance = comp, \LEDS[9]~output , LEDS[9]~output, WS2, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, WS2, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, WS2, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, WS2, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, WS2, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, WS2, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, WS2, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, WS2, 1
instance = comp, \HEX0[7]~output , HEX0[7]~output, WS2, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, WS2, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, WS2, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, WS2, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, WS2, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, WS2, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, WS2, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, WS2, 1
instance = comp, \HEX1[7]~output , HEX1[7]~output, WS2, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, WS2, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, WS2, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, WS2, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, WS2, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, WS2, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, WS2, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, WS2, 1
instance = comp, \HEX2[7]~output , HEX2[7]~output, WS2, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, WS2, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, WS2, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, WS2, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, WS2, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, WS2, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, WS2, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, WS2, 1
instance = comp, \HEX3[7]~output , HEX3[7]~output, WS2, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, WS2, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, WS2, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, WS2, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, WS2, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, WS2, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, WS2, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, WS2, 1
instance = comp, \HEX4[7]~output , HEX4[7]~output, WS2, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, WS2, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, WS2, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, WS2, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, WS2, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, WS2, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, WS2, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, WS2, 1
instance = comp, \HEX5[7]~output , HEX5[7]~output, WS2, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, WS2, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, WS2, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, WS2, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, WS2, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, WS2, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, WS2, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, WS2, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, WS2, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, WS2, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, WS2, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, WS2, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, WS2, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, WS2, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, WS2, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, WS2, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, WS2, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, WS2, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, WS2, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, WS2, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, WS2, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, WS2, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, WS2, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, WS2, 1
instance = comp, \VGA_HS~output , VGA_HS~output, WS2, 1
instance = comp, \VGA_VS~output , VGA_VS~output, WS2, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, WS2, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, WS2, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, WS2, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, WS2, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, WS2, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, WS2, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, WS2, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, WS2, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, WS2, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, WS2, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, WS2, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, WS2, 1
instance = comp, \ARDUINO_IO[0]~output , ARDUINO_IO[0]~output, WS2, 1
instance = comp, \ARDUINO_IO[1]~output , ARDUINO_IO[1]~output, WS2, 1
instance = comp, \ARDUINO_IO[2]~output , ARDUINO_IO[2]~output, WS2, 1
instance = comp, \ARDUINO_IO[3]~output , ARDUINO_IO[3]~output, WS2, 1
instance = comp, \ARDUINO_IO[4]~output , ARDUINO_IO[4]~output, WS2, 1
instance = comp, \ARDUINO_IO[5]~output , ARDUINO_IO[5]~output, WS2, 1
instance = comp, \ARDUINO_IO[6]~output , ARDUINO_IO[6]~output, WS2, 1
instance = comp, \ARDUINO_IO[14]~output , ARDUINO_IO[14]~output, WS2, 1
instance = comp, \ARDUINO_IO[15]~output , ARDUINO_IO[15]~output, WS2, 1
instance = comp, \ARDUINO_RESET_N~output , ARDUINO_RESET_N~output, WS2, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, WS2, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, WS2, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, WS2, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, WS2, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, WS2, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, WS2, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, WS2, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, WS2, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, WS2, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, WS2, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, WS2, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, WS2, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, WS2, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, WS2, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, WS2, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, WS2, 1
instance = comp, \ARDUINO_IO[7]~output , ARDUINO_IO[7]~output, WS2, 1
instance = comp, \ARDUINO_IO[8]~output , ARDUINO_IO[8]~output, WS2, 1
instance = comp, \ARDUINO_IO[9]~output , ARDUINO_IO[9]~output, WS2, 1
instance = comp, \ARDUINO_IO[10]~output , ARDUINO_IO[10]~output, WS2, 1
instance = comp, \ARDUINO_IO[11]~output , ARDUINO_IO[11]~output, WS2, 1
instance = comp, \ARDUINO_IO[12]~output , ARDUINO_IO[12]~output, WS2, 1
instance = comp, \ARDUINO_IO[13]~output , ARDUINO_IO[13]~output, WS2, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, WS2, 1
instance = comp, \MAX10_CLK1_50~input , MAX10_CLK1_50~input, WS2, 1
instance = comp, \MAX10_CLK1_50~inputclkctrl , MAX10_CLK1_50~inputclkctrl, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder , soc|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder, WS2, 1
instance = comp, \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, WS2, 1
instance = comp, \KEY[0]~input , KEY[0]~input, WS2, 1
instance = comp, \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], WS2, 1
instance = comp, \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, WS2, 1
instance = comp, \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], WS2, 1
instance = comp, \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, WS2, 1
instance = comp, \soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , soc|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, WS2, 1
instance = comp, \soc|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder , soc|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder, WS2, 1
instance = comp, \soc|rst_controller_001|altera_reset_synchronizer_int_chain[0] , soc|rst_controller_001|altera_reset_synchronizer_int_chain[0], WS2, 1
instance = comp, \soc|rst_controller_001|altera_reset_synchronizer_int_chain[1] , soc|rst_controller_001|altera_reset_synchronizer_int_chain[1], WS2, 1
instance = comp, \soc|rst_controller_001|altera_reset_synchronizer_int_chain[2] , soc|rst_controller_001|altera_reset_synchronizer_int_chain[2], WS2, 1
instance = comp, \soc|rst_controller_001|altera_reset_synchronizer_int_chain[3]~feeder , soc|rst_controller_001|altera_reset_synchronizer_int_chain[3]~feeder, WS2, 1
instance = comp, \soc|rst_controller_001|altera_reset_synchronizer_int_chain[3] , soc|rst_controller_001|altera_reset_synchronizer_int_chain[3], WS2, 1
instance = comp, \soc|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0 , soc|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0, WS2, 1
instance = comp, \soc|rst_controller_001|altera_reset_synchronizer_int_chain[4] , soc|rst_controller_001|altera_reset_synchronizer_int_chain[4], WS2, 1
instance = comp, \soc|rst_controller_001|r_sync_rst_chain[3]~feeder , soc|rst_controller_001|r_sync_rst_chain[3]~feeder, WS2, 1
instance = comp, \soc|rst_controller_001|r_sync_rst_chain[3] , soc|rst_controller_001|r_sync_rst_chain[3], WS2, 1
instance = comp, \soc|rst_controller_001|r_sync_rst_chain~1 , soc|rst_controller_001|r_sync_rst_chain~1, WS2, 1
instance = comp, \soc|rst_controller_001|r_sync_rst_chain[2] , soc|rst_controller_001|r_sync_rst_chain[2], WS2, 1
instance = comp, \soc|rst_controller_001|r_sync_rst_chain~0 , soc|rst_controller_001|r_sync_rst_chain~0, WS2, 1
instance = comp, \soc|rst_controller_001|r_sync_rst_chain[1] , soc|rst_controller_001|r_sync_rst_chain[1], WS2, 1
instance = comp, \soc|rst_controller_001|WideOr0~0 , soc|rst_controller_001|WideOr0~0, WS2, 1
instance = comp, \soc|rst_controller_001|r_sync_rst , soc|rst_controller_001|r_sync_rst, WS2, 1
instance = comp, \soc|rst_controller_001|r_sync_rst~clkctrl , soc|rst_controller_001|r_sync_rst~clkctrl, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest , soc|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|packet_in_progress~0 , soc|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|packet_in_progress , soc|mm_interconnect_0|cmd_mux_004|packet_in_progress, WS2, 1
instance = comp, \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, WS2, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, WS2, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, WS2, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7, WS2, 1
instance = comp, \soc|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , soc|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_new_inst~feeder , soc|nios2_gen2_0|cpu|E_new_inst~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_new_inst , soc|nios2_gen2_0|cpu|E_new_inst, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal3~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~5, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~6, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~2, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~4, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~7, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~19 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~19, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~29 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~29, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~28 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~28, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~0 , soc|mm_interconnect_0|cmd_mux_004|src_payload~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|read~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|read~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|read , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|read, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|write~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|write~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|write~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|write~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|write , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|write, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1, WS2, 1
instance = comp, \soc|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , soc|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], WS2, 1
instance = comp, \soc|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , soc|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, WS2, 1
instance = comp, \soc|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , soc|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], WS2, 1
instance = comp, \soc|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , soc|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, WS2, 1
instance = comp, \soc|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , soc|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, WS2, 1
instance = comp, \soc|rst_controller_001|always2~0 , soc|rst_controller_001|always2~0, WS2, 1
instance = comp, \soc|rst_controller_001|r_early_rst , soc|rst_controller_001|r_early_rst, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal0~1 , soc|nios2_gen2_0|cpu|Equal0~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal0~0 , soc|nios2_gen2_0|cpu|Equal0~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_op_opx_rsv17~0 , soc|nios2_gen2_0|cpu|D_op_opx_rsv17~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_break~0 , soc|nios2_gen2_0|cpu|D_ctrl_break~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_break , soc|nios2_gen2_0|cpu|R_ctrl_break, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~0 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[0]~0 , soc|nios2_gen2_0|cpu|F_pc_plus_one[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 , soc|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal0~14 , soc|nios2_gen2_0|cpu|Equal0~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal0~15 , soc|nios2_gen2_0|cpu|Equal0~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_use_imm~0 , soc|nios2_gen2_0|cpu|R_src2_use_imm~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_op_opx_rsv63~0 , soc|nios2_gen2_0|cpu|D_op_opx_rsv63~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4 , soc|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal62~5 , soc|nios2_gen2_0|cpu|Equal62~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal62~4 , soc|nios2_gen2_0|cpu|Equal62~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2 , soc|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5 , soc|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 , soc|nios2_gen2_0|cpu|R_ctrl_br_nxt~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_br_nxt~1 , soc|nios2_gen2_0|cpu|R_ctrl_br_nxt~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_use_imm~1 , soc|nios2_gen2_0|cpu|R_src2_use_imm~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_use_imm , soc|nios2_gen2_0|cpu|R_src2_use_imm, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 , soc|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 , soc|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot , soc|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_lo~12 , soc|nios2_gen2_0|cpu|R_src2_lo~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 , soc|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1 , soc|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_hi_imm16 , soc|nios2_gen2_0|cpu|R_ctrl_hi_imm16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal62~12 , soc|nios2_gen2_0|cpu|Equal62~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_exception~6 , soc|nios2_gen2_0|cpu|D_ctrl_exception~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_op_opx_rsv33~0 , soc|nios2_gen2_0|cpu|D_op_opx_rsv33~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_op_cmpge~0 , soc|nios2_gen2_0|cpu|D_op_cmpge~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal62~11 , soc|nios2_gen2_0|cpu|Equal62~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_exception~5 , soc|nios2_gen2_0|cpu|D_ctrl_exception~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal62~6 , soc|nios2_gen2_0|cpu|Equal62~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal62~2 , soc|nios2_gen2_0|cpu|Equal62~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_exception~15 , soc|nios2_gen2_0|cpu|D_ctrl_exception~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_exception~16 , soc|nios2_gen2_0|cpu|D_ctrl_exception~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal0~17 , soc|nios2_gen2_0|cpu|Equal0~17, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal0~3 , soc|nios2_gen2_0|cpu|Equal0~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal0~11 , soc|nios2_gen2_0|cpu|Equal0~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 , soc|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal62~14 , soc|nios2_gen2_0|cpu|Equal62~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal62~10 , soc|nios2_gen2_0|cpu|Equal62~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal62~8 , soc|nios2_gen2_0|cpu|Equal62~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_retaddr~0 , soc|nios2_gen2_0|cpu|D_ctrl_retaddr~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_retaddr~1 , soc|nios2_gen2_0|cpu|D_ctrl_retaddr~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 , soc|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 , soc|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 , soc|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 , soc|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 , soc|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal0~12 , soc|nios2_gen2_0|cpu|Equal0~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5 , soc|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6 , soc|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14 , soc|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal0~13 , soc|nios2_gen2_0|cpu|Equal0~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 , soc|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7 , soc|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_force_src2_zero , soc|nios2_gen2_0|cpu|R_ctrl_force_src2_zero, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_lo[4]~11 , soc|nios2_gen2_0|cpu|R_src2_lo[4]~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_data[38] , soc|mm_interconnect_0|cmd_mux_009|src_data[38], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_dst_regnum[4] , soc|nios2_gen2_0|cpu|R_dst_regnum[4], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, WS2, 1
instance = comp, \soc|jtag_uart_0|r_val~feeder , soc|jtag_uart_0|r_val~feeder, WS2, 1
instance = comp, \soc|jtag_uart_0|r_val , soc|jtag_uart_0|r_val, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|read~0 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|read~0, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|read~feeder , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|read~feeder, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|always0~0 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|always0~0, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|state~1 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|state~1, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|state~2 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|state~2, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|state , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|state, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|state~0 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|state~0, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count~9 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count~9, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[2] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[2], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count~8 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count~8, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[3] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[3], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count~7 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count~7, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[4] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[4], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count~6 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count~6, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[5] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[5], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count~5 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count~5, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[6] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[6], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count~4 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count~4, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[7] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[7], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count~2 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count~2, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[8] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[8], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[9]~0 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[9]~0, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[9] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[9], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count~3 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count~3, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[0] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[0], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count~1 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count~1, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[1] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|count[1], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]~0 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]~0, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|read , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|read, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|read1~feeder , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|read1~feeder, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|read1 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|read1, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~10 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~10, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal10~1 , soc|mm_interconnect_0|router_002|Equal10~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 , soc|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1 , soc|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_jmp_direct , soc|nios2_gen2_0|cpu|R_ctrl_jmp_direct, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src1~12 , soc|nios2_gen2_0|cpu|R_src1~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_mem16~0 , soc|nios2_gen2_0|cpu|D_ctrl_mem16~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_mem16~1 , soc|nios2_gen2_0|cpu|D_ctrl_mem16~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 , soc|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3 , soc|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal62~1 , soc|nios2_gen2_0|cpu|Equal62~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5 , soc|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_alu_subtract~6 , soc|nios2_gen2_0|cpu|D_ctrl_alu_subtract~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_alu_sub~0 , soc|nios2_gen2_0|cpu|E_alu_sub~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_alu_sub , soc|nios2_gen2_0|cpu|E_alu_sub, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 , soc|nios2_gen2_0|cpu|D_logic_op_raw[1]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11 , soc|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13 , soc|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10 , soc|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12 , soc|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_logic_op[1]~0 , soc|nios2_gen2_0|cpu|D_logic_op[1]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_logic_op[1] , soc|nios2_gen2_0|cpu|R_logic_op[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|WideOr1 , soc|mm_interconnect_0|cmd_mux_009|WideOr1, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3 , soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~0 , soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|write~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~4 , soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] , soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 , soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 , soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2 , soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] , soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_agent|m0_write~0 , soc|mm_interconnect_0|timer_0_s1_agent|m0_write~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1 , soc|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rst1 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rst1, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0 , soc|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~2 , soc|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3 , soc|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] , soc|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~4 , soc|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] , soc|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_agent|cp_ready~0 , soc|mm_interconnect_0|timer_0_s1_agent|cp_ready~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 , soc|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] , soc|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][93] , soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0 , soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][93]~feeder , soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][93]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][93] , soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux_009|src0_valid~0 , soc|mm_interconnect_0|rsp_demux_009|src0_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~16 , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~16, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1 , soc|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0] , soc|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1~feeder, WS2, 1
instance = comp, \soc|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , soc|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, WS2, 1
instance = comp, \soc|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , soc|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], WS2, 1
instance = comp, \soc|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , soc|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, WS2, 1
instance = comp, \soc|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , soc|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], WS2, 1
instance = comp, \soc|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , soc|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, WS2, 1
instance = comp, \soc|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , soc|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, WS2, 1
instance = comp, \soc|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , soc|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1 , soc|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0] , soc|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , soc|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|packet_in_progress , soc|mm_interconnect_0|cmd_mux_001|packet_in_progress, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|update_grant~0 , soc|mm_interconnect_0|cmd_mux_001|update_grant~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|update_grant~1 , soc|mm_interconnect_0|cmd_mux_001|update_grant~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , soc|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] , soc|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , soc|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , soc|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 , soc|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|saved_grant[1] , soc|mm_interconnect_0|cmd_mux_001|saved_grant[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][93] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0 , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3 , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|src_data[71] , soc|mm_interconnect_0|cmd_mux_001|src_data[71], WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4 , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1 , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux_001|src0_valid~0 , soc|mm_interconnect_0|rsp_demux_001|src0_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , soc|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_002|packet_in_progress , soc|mm_interconnect_0|cmd_mux_002|packet_in_progress, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_002|update_grant~0 , soc|mm_interconnect_0|cmd_mux_002|update_grant~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[11]~15 , soc|nios2_gen2_0|cpu|E_src2[11]~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][93] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][93], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[1]~2 , soc|nios2_gen2_0|cpu|F_pc_plus_one[1]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[2]~4 , soc|nios2_gen2_0|cpu|F_pc_plus_one[2]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~3 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[2] , soc|nios2_gen2_0|cpu|F_pc[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_data[40] , soc|mm_interconnect_0|cmd_mux_004|src_data[40], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[2] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_data[42] , soc|mm_interconnect_0|cmd_mux_004|src_data[42], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[4] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]~21 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]~21, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 , soc|nios2_gen2_0|cpu|D_ctrl_ld_signed~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_ld_signed~1 , soc|nios2_gen2_0|cpu|D_ctrl_ld_signed~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_ld_signed , soc|nios2_gen2_0|cpu|R_ctrl_ld_signed, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|packet_in_progress~0 , soc|mm_interconnect_0|cmd_mux_010|packet_in_progress~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|packet_in_progress , soc|mm_interconnect_0|cmd_mux_010|packet_in_progress, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[3]~6 , soc|nios2_gen2_0|cpu|F_pc_plus_one[3]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal62~3 , soc|nios2_gen2_0|cpu|Equal62~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_op_rdctl , soc|nios2_gen2_0|cpu|D_op_rdctl, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg , soc|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_alu_result~0 , soc|nios2_gen2_0|cpu|E_alu_result~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|src_data[38] , soc|mm_interconnect_0|cmd_mux_001|src_data[38], WS2, 1
instance = comp, \soc|jtag_uart_0|fifo_rd~2 , soc|jtag_uart_0|fifo_rd~2, WS2, 1
instance = comp, \soc|jtag_uart_0|fifo_rd~3 , soc|jtag_uart_0|fifo_rd~3, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write~0 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write~0, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write~feeder , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write~feeder, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]~1 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]~1, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write1~feeder , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write1~feeder, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write1 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write1, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write2 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write2, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write_valid , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write_valid, WS2, 1
instance = comp, \soc|jtag_uart_0|t_dav , soc|jtag_uart_0|t_dav, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write_stalled , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|write_stalled, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|t_ena~2 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|t_ena~2, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rst2~feeder , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rst2~feeder, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rst2 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rst2, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|t_ena~3 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|t_ena~3, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, WS2, 1
instance = comp, \soc|jtag_uart_0|fifo_rd~1 , soc|jtag_uart_0|fifo_rd~1, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, WS2, 1
instance = comp, \soc|jtag_uart_0|wr_rfifo , soc|jtag_uart_0|wr_rfifo, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[0] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[0], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~2 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~2, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux_004|src0_valid~0 , soc|mm_interconnect_0|rsp_demux_004|src0_valid~0, WS2, 1
instance = comp, \soc|jtag_uart_0|ien_AE~0 , soc|jtag_uart_0|ien_AE~0, WS2, 1
instance = comp, \soc|jtag_uart_0|ien_AF , soc|jtag_uart_0|ien_AF, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|always2~0 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|always2~0, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|t_pause~0 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|t_pause~0, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|jupdate~0 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|jupdate~0, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|jupdate , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|jupdate, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|jupdate1 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|jupdate1, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|jupdate2 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|jupdate2, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|t_pause~1 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|t_pause~1, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, WS2, 1
instance = comp, \soc|jtag_uart_0|read_0 , soc|jtag_uart_0|read_0, WS2, 1
instance = comp, \soc|jtag_uart_0|pause_irq~0 , soc|jtag_uart_0|pause_irq~0, WS2, 1
instance = comp, \soc|jtag_uart_0|pause_irq , soc|jtag_uart_0|pause_irq, WS2, 1
instance = comp, \soc|jtag_uart_0|Add0~0 , soc|jtag_uart_0|Add0~0, WS2, 1
instance = comp, \soc|jtag_uart_0|Add0~2 , soc|jtag_uart_0|Add0~2, WS2, 1
instance = comp, \soc|jtag_uart_0|Add0~4 , soc|jtag_uart_0|Add0~4, WS2, 1
instance = comp, \soc|jtag_uart_0|Add0~6 , soc|jtag_uart_0|Add0~6, WS2, 1
instance = comp, \soc|jtag_uart_0|Add0~8 , soc|jtag_uart_0|Add0~8, WS2, 1
instance = comp, \soc|jtag_uart_0|Add0~10 , soc|jtag_uart_0|Add0~10, WS2, 1
instance = comp, \soc|jtag_uart_0|LessThan1~1 , soc|jtag_uart_0|LessThan1~1, WS2, 1
instance = comp, \soc|jtag_uart_0|Add0~12 , soc|jtag_uart_0|Add0~12, WS2, 1
instance = comp, \soc|jtag_uart_0|LessThan1~0 , soc|jtag_uart_0|LessThan1~0, WS2, 1
instance = comp, \soc|jtag_uart_0|LessThan1~2 , soc|jtag_uart_0|LessThan1~2, WS2, 1
instance = comp, \soc|jtag_uart_0|fifo_AF , soc|jtag_uart_0|fifo_AF, WS2, 1
instance = comp, \soc|jtag_uart_0|av_readdata[8]~1 , soc|jtag_uart_0|av_readdata[8]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_mem8~0 , soc|nios2_gen2_0|cpu|D_ctrl_mem8~0, WS2, 1
instance = comp, \soc|onchip_memory2_0|wren~0 , soc|onchip_memory2_0|wren~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~26 , soc|mm_interconnect_0|cmd_mux_010|src_payload~26, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_data[38] , soc|mm_interconnect_0|cmd_mux_010|src_data[38], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_data[39] , soc|mm_interconnect_0|cmd_mux_010|src_data[39], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_data[40] , soc|mm_interconnect_0|cmd_mux_010|src_data[40], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_data[41] , soc|mm_interconnect_0|cmd_mux_010|src_data[41], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_data[42] , soc|mm_interconnect_0|cmd_mux_010|src_data[42], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[4]~8 , soc|nios2_gen2_0|cpu|F_pc_plus_one[4]~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[5]~10 , soc|nios2_gen2_0|cpu|F_pc_plus_one[5]~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_lo[10]~5 , soc|nios2_gen2_0|cpu|R_src2_lo[10]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[10] , soc|nios2_gen2_0|cpu|E_src2[10], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_br , soc|nios2_gen2_0|cpu|R_ctrl_br, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_retaddr~2 , soc|nios2_gen2_0|cpu|D_ctrl_retaddr~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_retaddr~3 , soc|nios2_gen2_0|cpu|D_ctrl_retaddr~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_retaddr~4 , soc|nios2_gen2_0|cpu|D_ctrl_retaddr~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal0~7 , soc|nios2_gen2_0|cpu|Equal0~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_retaddr~5 , soc|nios2_gen2_0|cpu|D_ctrl_retaddr~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_retaddr~6 , soc|nios2_gen2_0|cpu|D_ctrl_retaddr~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_retaddr~7 , soc|nios2_gen2_0|cpu|D_ctrl_retaddr~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_retaddr , soc|nios2_gen2_0|cpu|R_ctrl_retaddr, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src1~13 , soc|nios2_gen2_0|cpu|R_src1~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[6]~12 , soc|nios2_gen2_0|cpu|F_pc_plus_one[6]~12, WS2, 1
instance = comp, \soc|timer_0|Equal5~0 , soc|timer_0|Equal5~0, WS2, 1
instance = comp, \soc|timer_0|internal_counter[0]~64 , soc|timer_0|internal_counter[0]~64, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_payload~0 , soc|mm_interconnect_0|cmd_mux_009|src_payload~0, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[0]~0 , soc|timer_0|period_halfword_0_register[0]~0, WS2, 1
instance = comp, \soc|timer_0|Equal1~0 , soc|timer_0|Equal1~0, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_wr_strobe , soc|timer_0|period_halfword_0_wr_strobe, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[0] , soc|timer_0|period_halfword_0_register[0], WS2, 1
instance = comp, \soc|timer_0|force_reload~0 , soc|timer_0|force_reload~0, WS2, 1
instance = comp, \soc|timer_0|force_reload~1 , soc|timer_0|force_reload~1, WS2, 1
instance = comp, \soc|timer_0|force_reload , soc|timer_0|force_reload, WS2, 1
instance = comp, \soc|timer_0|internal_counter[14]~92 , soc|timer_0|internal_counter[14]~92, WS2, 1
instance = comp, \soc|timer_0|internal_counter[15]~94 , soc|timer_0|internal_counter[15]~94, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_st_data[15]~4 , soc|nios2_gen2_0|cpu|E_st_data[15]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[15] , soc|nios2_gen2_0|cpu|d_writedata[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_payload~7 , soc|mm_interconnect_0|cmd_mux_009|src_payload~7, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[15]~5 , soc|timer_0|period_halfword_0_register[15]~5, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[15] , soc|timer_0|period_halfword_0_register[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_payload~2 , soc|mm_interconnect_0|cmd_mux_009|src_payload~2, WS2, 1
instance = comp, \soc|timer_0|Equal9~1 , soc|timer_0|Equal9~1, WS2, 1
instance = comp, \soc|timer_0|stop_strobe~0 , soc|timer_0|stop_strobe~0, WS2, 1
instance = comp, \soc|timer_0|control_register[1] , soc|timer_0|control_register[1], WS2, 1
instance = comp, \soc|timer_0|counter_is_running~0 , soc|timer_0|counter_is_running~0, WS2, 1
instance = comp, \soc|timer_0|counter_is_running~1 , soc|timer_0|counter_is_running~1, WS2, 1
instance = comp, \soc|timer_0|counter_is_running , soc|timer_0|counter_is_running, WS2, 1
instance = comp, \soc|timer_0|always0~1 , soc|timer_0|always0~1, WS2, 1
instance = comp, \soc|timer_0|internal_counter[15] , soc|timer_0|internal_counter[15], WS2, 1
instance = comp, \soc|timer_0|internal_counter[16]~96 , soc|timer_0|internal_counter[16]~96, WS2, 1
instance = comp, \soc|timer_0|Equal2~0 , soc|timer_0|Equal2~0, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_wr_strobe , soc|timer_0|period_halfword_1_wr_strobe, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[0] , soc|timer_0|period_halfword_1_register[0], WS2, 1
instance = comp, \soc|timer_0|internal_counter[16] , soc|timer_0|internal_counter[16], WS2, 1
instance = comp, \soc|timer_0|internal_counter[17]~98 , soc|timer_0|internal_counter[17]~98, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[1] , soc|timer_0|period_halfword_1_register[1], WS2, 1
instance = comp, \soc|timer_0|internal_counter[17] , soc|timer_0|internal_counter[17], WS2, 1
instance = comp, \soc|timer_0|internal_counter[18]~100 , soc|timer_0|internal_counter[18]~100, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_payload~1 , soc|mm_interconnect_0|cmd_mux_009|src_payload~1, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[2] , soc|timer_0|period_halfword_1_register[2], WS2, 1
instance = comp, \soc|timer_0|internal_counter[18] , soc|timer_0|internal_counter[18], WS2, 1
instance = comp, \soc|timer_0|internal_counter[19]~102 , soc|timer_0|internal_counter[19]~102, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_payload~4 , soc|mm_interconnect_0|cmd_mux_009|src_payload~4, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[3] , soc|timer_0|period_halfword_1_register[3], WS2, 1
instance = comp, \soc|timer_0|internal_counter[19] , soc|timer_0|internal_counter[19], WS2, 1
instance = comp, \soc|timer_0|internal_counter[20]~104 , soc|timer_0|internal_counter[20]~104, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[4]~feeder , soc|nios2_gen2_0|cpu|d_writedata[4]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[4] , soc|nios2_gen2_0|cpu|d_writedata[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_payload~3 , soc|mm_interconnect_0|cmd_mux_009|src_payload~3, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[4]~feeder , soc|timer_0|period_halfword_1_register[4]~feeder, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[4] , soc|timer_0|period_halfword_1_register[4], WS2, 1
instance = comp, \soc|timer_0|internal_counter[20] , soc|timer_0|internal_counter[20], WS2, 1
instance = comp, \soc|timer_0|internal_counter[21]~106 , soc|timer_0|internal_counter[21]~106, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[5]~feeder , soc|nios2_gen2_0|cpu|d_writedata[5]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[5] , soc|nios2_gen2_0|cpu|d_writedata[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_payload~5 , soc|mm_interconnect_0|cmd_mux_009|src_payload~5, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[5]~feeder , soc|timer_0|period_halfword_1_register[5]~feeder, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[5] , soc|timer_0|period_halfword_1_register[5], WS2, 1
instance = comp, \soc|timer_0|internal_counter[21] , soc|timer_0|internal_counter[21], WS2, 1
instance = comp, \soc|timer_0|internal_counter[22]~108 , soc|timer_0|internal_counter[22]~108, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[6]~feeder , soc|nios2_gen2_0|cpu|d_writedata[6]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[6] , soc|nios2_gen2_0|cpu|d_writedata[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_payload~15 , soc|mm_interconnect_0|cmd_mux_009|src_payload~15, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[6] , soc|timer_0|period_halfword_1_register[6], WS2, 1
instance = comp, \soc|timer_0|internal_counter[22] , soc|timer_0|internal_counter[22], WS2, 1
instance = comp, \soc|timer_0|internal_counter[23]~110 , soc|timer_0|internal_counter[23]~110, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[7]~feeder , soc|nios2_gen2_0|cpu|d_writedata[7]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[7] , soc|nios2_gen2_0|cpu|d_writedata[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_payload~14 , soc|mm_interconnect_0|cmd_mux_009|src_payload~14, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[7]~feeder , soc|timer_0|period_halfword_1_register[7]~feeder, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[7] , soc|timer_0|period_halfword_1_register[7], WS2, 1
instance = comp, \soc|timer_0|internal_counter[23] , soc|timer_0|internal_counter[23], WS2, 1
instance = comp, \soc|timer_0|internal_counter[24]~112 , soc|timer_0|internal_counter[24]~112, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_payload~13 , soc|mm_interconnect_0|cmd_mux_009|src_payload~13, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[8] , soc|timer_0|period_halfword_1_register[8], WS2, 1
instance = comp, \soc|timer_0|internal_counter[24] , soc|timer_0|internal_counter[24], WS2, 1
instance = comp, \soc|timer_0|internal_counter[25]~114 , soc|timer_0|internal_counter[25]~114, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_st_data[9]~11 , soc|nios2_gen2_0|cpu|E_st_data[9]~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[9] , soc|nios2_gen2_0|cpu|d_writedata[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_payload~12 , soc|mm_interconnect_0|cmd_mux_009|src_payload~12, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[9] , soc|timer_0|period_halfword_1_register[9], WS2, 1
instance = comp, \soc|timer_0|internal_counter[25] , soc|timer_0|internal_counter[25], WS2, 1
instance = comp, \soc|timer_0|internal_counter[26]~116 , soc|timer_0|internal_counter[26]~116, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_st_data[10]~0 , soc|nios2_gen2_0|cpu|E_st_data[10]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[10] , soc|nios2_gen2_0|cpu|d_writedata[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_payload~11 , soc|mm_interconnect_0|cmd_mux_009|src_payload~11, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[10]~feeder , soc|timer_0|period_halfword_1_register[10]~feeder, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[10] , soc|timer_0|period_halfword_1_register[10], WS2, 1
instance = comp, \soc|timer_0|internal_counter[26] , soc|timer_0|internal_counter[26], WS2, 1
instance = comp, \soc|timer_0|internal_counter[27]~118 , soc|timer_0|internal_counter[27]~118, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_payload~8 , soc|mm_interconnect_0|cmd_mux_009|src_payload~8, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[11] , soc|timer_0|period_halfword_1_register[11], WS2, 1
instance = comp, \soc|timer_0|internal_counter[27] , soc|timer_0|internal_counter[27], WS2, 1
instance = comp, \soc|timer_0|internal_counter[28]~120 , soc|timer_0|internal_counter[28]~120, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_st_data[12]~8 , soc|nios2_gen2_0|cpu|E_st_data[12]~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[12] , soc|nios2_gen2_0|cpu|d_writedata[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_payload~10 , soc|mm_interconnect_0|cmd_mux_009|src_payload~10, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[12]~feeder , soc|timer_0|period_halfword_1_register[12]~feeder, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[12] , soc|timer_0|period_halfword_1_register[12], WS2, 1
instance = comp, \soc|timer_0|internal_counter[28] , soc|timer_0|internal_counter[28], WS2, 1
instance = comp, \soc|timer_0|internal_counter[29]~122 , soc|timer_0|internal_counter[29]~122, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_byteenable[2]~0 , soc|nios2_gen2_0|cpu|d_byteenable[2]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_st_data[16]~7 , soc|nios2_gen2_0|cpu|E_st_data[16]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[16] , soc|nios2_gen2_0|cpu|d_writedata[16], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~15 , soc|mm_interconnect_0|cmd_mux_010|src_payload~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_data[45] , soc|mm_interconnect_0|cmd_mux_010|src_data[45], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_data[46] , soc|mm_interconnect_0|cmd_mux_010|src_data[46], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_data[47] , soc|mm_interconnect_0|cmd_mux_010|src_data[47], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_mem8~1 , soc|nios2_gen2_0|cpu|D_ctrl_mem8~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_mem_byte_en[2]~2 , soc|nios2_gen2_0|cpu|E_mem_byte_en[2]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_byteenable[2] , soc|nios2_gen2_0|cpu|d_byteenable[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_data[34] , soc|mm_interconnect_0|cmd_mux_010|src_data[34], WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_003|saved_grant[0]~feeder , soc|mm_interconnect_0|cmd_mux_003|saved_grant[0]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , soc|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_003|packet_in_progress , soc|mm_interconnect_0|cmd_mux_003|packet_in_progress, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_003|update_grant~0 , soc|mm_interconnect_0|cmd_mux_003|update_grant~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_lo[8]~7 , soc|nios2_gen2_0|cpu|R_src2_lo[8]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[8] , soc|nios2_gen2_0|cpu|E_src2[8], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[8]~18 , soc|nios2_gen2_0|cpu|E_logic_result[8]~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[8]~19 , soc|nios2_gen2_0|cpu|W_alu_result[8]~19, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 , soc|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 , soc|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_shift_rot_right , soc|nios2_gen2_0|cpu|R_ctrl_shift_rot_right, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal62~7 , soc|nios2_gen2_0|cpu|Equal62~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0 , soc|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_rot_right , soc|nios2_gen2_0|cpu|R_ctrl_rot_right, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~19 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~19, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[7] , soc|nios2_gen2_0|cpu|E_shift_rot_result[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~23 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~23, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem[1][93] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem[1][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem~0 , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem[0][93]~feeder , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem[0][93]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem_used[0]~5 , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem_used[0]~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem_used[0]~6 , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem_used[0]~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem_used[0] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem_used[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem_used[1]~2 , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem_used[1]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem[0][93] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem[0][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~2 , soc|mm_interconnect_0|rsp_mux_001|src_payload~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_mem_byte_en[0]~1 , soc|nios2_gen2_0|cpu|E_mem_byte_en[0]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_byteenable[0] , soc|nios2_gen2_0|cpu|d_byteenable[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_data[32] , soc|mm_interconnect_0|cmd_mux_004|src_data[32], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[0] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~2 , soc|mm_interconnect_0|cmd_mux_004|src_payload~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[1] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~3 , soc|mm_interconnect_0|cmd_mux_004|src_payload~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[2] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~11 , soc|mm_interconnect_0|cmd_mux_004|src_payload~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[4] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~29 , soc|mm_interconnect_0|cmd_mux_004|src_payload~29, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[6] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~28 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~28, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~63 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~63, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~64 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~64, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~67 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~67, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~68 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~68, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~26 , soc|mm_interconnect_0|cmd_mux_004|src_payload~26, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[9] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[9], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~25 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~25, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~5 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~16 , soc|mm_interconnect_0|cmd_mux_004|src_payload~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[13] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[13], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~15 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~13 , soc|mm_interconnect_0|cmd_mux_004|src_payload~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[14] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~14 , soc|mm_interconnect_0|cmd_mux_004|src_payload~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[15] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~8 , soc|mm_interconnect_0|cmd_mux_004|src_payload~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[24] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[24], WS2, 1
instance = comp, \soc|vga_display_0|registers~12 , soc|vga_display_0|registers~12, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|wait_latency_counter~2 , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|wait_latency_counter~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|wait_latency_counter[0] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|wait_latency_counter[0], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[18]~0 , soc|vga_display_0|avalon_slave_readdata[18]~0, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][29]~1 , soc|vga_display_0|registers[0][29]~1, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][29]~2 , soc|vga_display_0|registers[0][29]~2, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][25] , soc|vga_display_0|registers[0][25], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][26]~27 , soc|vga_display_0|registers[1][26]~27, WS2, 1
instance = comp, \soc|vga_display_0|registers[1][25] , soc|vga_display_0|registers[1][25], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~6 , soc|vga_display_0|avalon_slave_readdata~6, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[18]~2 , soc|vga_display_0|avalon_slave_readdata[18]~2, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[25] , soc|vga_display_0|avalon_slave_readdata[25], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[25] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[25], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~24 , soc|mm_interconnect_0|cmd_mux_004|src_payload~24, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[27] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[27], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~23 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~23, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~22 , soc|mm_interconnect_0|cmd_mux_004|src_payload~22, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[29] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[29], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~21 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~21, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~7 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~3 , soc|mm_interconnect_0|cmd_mux_010|src_payload~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_mem_byte_en[3]~3 , soc|nios2_gen2_0|cpu|E_mem_byte_en[3]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_byteenable[3] , soc|nios2_gen2_0|cpu|d_byteenable[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_data[35] , soc|mm_interconnect_0|cmd_mux_010|src_data[35], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~4 , soc|mm_interconnect_0|cmd_mux_010|src_payload~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~5 , soc|mm_interconnect_0|cmd_mux_010|src_payload~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~23 , soc|mm_interconnect_0|cmd_mux_010|src_payload~23, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~22 , soc|mm_interconnect_0|cmd_mux_010|src_payload~22, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~21 , soc|mm_interconnect_0|cmd_mux_010|src_payload~21, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~20 , soc|mm_interconnect_0|cmd_mux_010|src_payload~20, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~19 , soc|mm_interconnect_0|cmd_mux_010|src_payload~19, WS2, 1
instance = comp, \soc|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 , soc|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~3 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~3, WS2, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, WS2, 1
instance = comp, \soc|sdram|za_data[10] , soc|sdram|za_data[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2 , soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder , soc|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1 , soc|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0] , soc|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|take_in_data~0 , soc|mm_interconnect_0|crosser|clock_xer|take_in_data~0, WS2, 1
instance = comp, \soc|vga_display_0|vgac|clkdiv~0 , soc|vga_display_0|vgac|clkdiv~0, WS2, 1
instance = comp, \soc|vga_display_0|vgac|clkdiv , soc|vga_display_0|vgac|clkdiv, WS2, 1
instance = comp, \soc|vga_display_0|vgac|clkdiv~clkctrl , soc|vga_display_0|vgac|clkdiv~clkctrl, WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add0~0 , soc|vga_display_0|vgac|Add0~0, WS2, 1
instance = comp, \soc|vga_display_0|vgac|hc[0] , soc|vga_display_0|vgac|hc[0], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add0~2 , soc|vga_display_0|vgac|Add0~2, WS2, 1
instance = comp, \soc|vga_display_0|vgac|hc[1] , soc|vga_display_0|vgac|hc[1], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add0~4 , soc|vga_display_0|vgac|Add0~4, WS2, 1
instance = comp, \soc|vga_display_0|vgac|hc[2] , soc|vga_display_0|vgac|hc[2], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add0~6 , soc|vga_display_0|vgac|Add0~6, WS2, 1
instance = comp, \soc|vga_display_0|vgac|hc[3] , soc|vga_display_0|vgac|hc[3], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add0~8 , soc|vga_display_0|vgac|Add0~8, WS2, 1
instance = comp, \soc|vga_display_0|vgac|hc[4] , soc|vga_display_0|vgac|hc[4], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add0~10 , soc|vga_display_0|vgac|Add0~10, WS2, 1
instance = comp, \soc|vga_display_0|vgac|hc~0 , soc|vga_display_0|vgac|hc~0, WS2, 1
instance = comp, \soc|vga_display_0|vgac|hc[5] , soc|vga_display_0|vgac|hc[5], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add0~12 , soc|vga_display_0|vgac|Add0~12, WS2, 1
instance = comp, \soc|vga_display_0|vgac|hc[6] , soc|vga_display_0|vgac|hc[6], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add0~14 , soc|vga_display_0|vgac|Add0~14, WS2, 1
instance = comp, \soc|vga_display_0|vgac|hc[7] , soc|vga_display_0|vgac|hc[7], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Equal0~0 , soc|vga_display_0|vgac|Equal0~0, WS2, 1
instance = comp, \soc|vga_display_0|vgac|Equal0~1 , soc|vga_display_0|vgac|Equal0~1, WS2, 1
instance = comp, \soc|vga_display_0|vgac|Equal0~2 , soc|vga_display_0|vgac|Equal0~2, WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add0~16 , soc|vga_display_0|vgac|Add0~16, WS2, 1
instance = comp, \soc|vga_display_0|vgac|hc~2 , soc|vga_display_0|vgac|hc~2, WS2, 1
instance = comp, \soc|vga_display_0|vgac|hc[8] , soc|vga_display_0|vgac|hc[8], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add0~18 , soc|vga_display_0|vgac|Add0~18, WS2, 1
instance = comp, \soc|vga_display_0|vgac|hc~1 , soc|vga_display_0|vgac|hc~1, WS2, 1
instance = comp, \soc|vga_display_0|vgac|hc[9] , soc|vga_display_0|vgac|hc[9], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add1~0 , soc|vga_display_0|vgac|Add1~0, WS2, 1
instance = comp, \soc|vga_display_0|vgac|Equal1~1 , soc|vga_display_0|vgac|Equal1~1, WS2, 1
instance = comp, \soc|vga_display_0|vgac|Equal1~0 , soc|vga_display_0|vgac|Equal1~0, WS2, 1
instance = comp, \soc|vga_display_0|vgac|Equal1~2 , soc|vga_display_0|vgac|Equal1~2, WS2, 1
instance = comp, \soc|vga_display_0|vgac|vc~0 , soc|vga_display_0|vgac|vc~0, WS2, 1
instance = comp, \soc|vga_display_0|vgac|vc[0] , soc|vga_display_0|vgac|vc[0], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add1~2 , soc|vga_display_0|vgac|Add1~2, WS2, 1
instance = comp, \soc|vga_display_0|vgac|vc[1] , soc|vga_display_0|vgac|vc[1], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add1~4 , soc|vga_display_0|vgac|Add1~4, WS2, 1
instance = comp, \soc|vga_display_0|vgac|vc~2 , soc|vga_display_0|vgac|vc~2, WS2, 1
instance = comp, \soc|vga_display_0|vgac|vc[2] , soc|vga_display_0|vgac|vc[2], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add1~6 , soc|vga_display_0|vgac|Add1~6, WS2, 1
instance = comp, \soc|vga_display_0|vgac|vc~1 , soc|vga_display_0|vgac|vc~1, WS2, 1
instance = comp, \soc|vga_display_0|vgac|vc[3] , soc|vga_display_0|vgac|vc[3], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add1~8 , soc|vga_display_0|vgac|Add1~8, WS2, 1
instance = comp, \soc|vga_display_0|vgac|vc[4] , soc|vga_display_0|vgac|vc[4], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add1~10 , soc|vga_display_0|vgac|Add1~10, WS2, 1
instance = comp, \soc|vga_display_0|vgac|vc[5] , soc|vga_display_0|vgac|vc[5], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add1~12 , soc|vga_display_0|vgac|Add1~12, WS2, 1
instance = comp, \soc|vga_display_0|vgac|vc[6] , soc|vga_display_0|vgac|vc[6], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add1~14 , soc|vga_display_0|vgac|Add1~14, WS2, 1
instance = comp, \soc|vga_display_0|vgac|vc[7] , soc|vga_display_0|vgac|vc[7], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add1~16 , soc|vga_display_0|vgac|Add1~16, WS2, 1
instance = comp, \soc|vga_display_0|vgac|vc[8] , soc|vga_display_0|vgac|vc[8], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add1~18 , soc|vga_display_0|vgac|Add1~18, WS2, 1
instance = comp, \soc|vga_display_0|vgac|vc~3 , soc|vga_display_0|vgac|vc~3, WS2, 1
instance = comp, \soc|vga_display_0|vgac|vc[9] , soc|vga_display_0|vgac|vc[9], WS2, 1
instance = comp, \soc|vga_display_0|vgac|always4~0 , soc|vga_display_0|vgac|always4~0, WS2, 1
instance = comp, \soc|vga_display_0|vgac|LessThan3~0 , soc|vga_display_0|vgac|LessThan3~0, WS2, 1
instance = comp, \soc|vga_display_0|vgac|always4~1 , soc|vga_display_0|vgac|always4~1, WS2, 1
instance = comp, \soc|vga_display_0|Selector14~0 , soc|vga_display_0|Selector14~0, WS2, 1
instance = comp, \soc|vga_display_0|state.WAITING , soc|vga_display_0|state.WAITING, WS2, 1
instance = comp, \soc|vga_display_0|state~13 , soc|vga_display_0|state~13, WS2, 1
instance = comp, \soc|vga_display_0|state.DRAWING , soc|vga_display_0|state.DRAWING, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[93]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[93]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|take_in_data , soc|mm_interconnect_0|crosser_002|clock_xer|take_in_data, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[93] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[93], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[93]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[93]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[93] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[93], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~6 , soc|mm_interconnect_0|cmd_mux|src_payload~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|WideOr1~0 , soc|mm_interconnect_0|cmd_mux|WideOr1~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1 , soc|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0] , soc|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0 , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_valid , soc|mm_interconnect_0|crosser_001|clock_xer|out_valid, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~10 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~8 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~7 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~4 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~2 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~9 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~4 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~11 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~12 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~12, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~8 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~13 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|burstcount_register_lint[5]~0 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|burstcount_register_lint[5]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|end_begintransfer~0 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|end_begintransfer~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|end_begintransfer , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|end_begintransfer, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_burstcount[5]~1 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_burstcount[5]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|burstcount_register_lint[5] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|burstcount_register_lint[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|burstcount_register_lint[4] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|burstcount_register_lint[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_agent|cp_data[68]~0 , soc|mm_interconnect_0|vga_display_0_avalon_master_agent|cp_data[68]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[68]~feeder , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[68]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|take_in_data , soc|mm_interconnect_0|crosser|clock_xer|take_in_data, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[68] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[68], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[68]~feeder , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[68]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[68] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[68], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[114]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[114]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[114] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[114], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[114]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[114]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[114] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[114], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[114]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[114]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[114] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[114], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[114] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[114], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[114]~feeder , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[114]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[114] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[114], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[114]~feeder , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[114]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[114] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[114], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload[0]~2 , soc|mm_interconnect_0|cmd_mux|src_payload[0]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload[0] , soc|mm_interconnect_0|cmd_mux|src_payload[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg~feeder , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|WideOr1~1 , soc|mm_interconnect_0|cmd_mux|WideOr1~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~3 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~2 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~1 , soc|mm_interconnect_0|cmd_mux|src_payload~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~11 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~4 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~8 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~5 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~6 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~7 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~9 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][97]~0 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][97]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[71] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[71], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[71]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[71]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[71] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[71], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71]~feeder , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[71] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[71], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[71]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[71]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[71] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[71], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[71]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[71]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[71] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[71], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[71]~2 , soc|mm_interconnect_0|cmd_mux|src_data[71]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~1 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always3~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always3~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~4 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~5 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~6 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[75] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[75], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~10 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[59]~4 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[59]~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][59] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][59], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~104 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~104, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][59]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][59]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][50] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][50], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~106 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~106, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][50]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][50]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][50] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][50], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~89 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~89, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|comb~0 , soc|mm_interconnect_0|sdram_s1_agent|comb~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[112]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[112]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[112] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[112], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[112]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[112]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[112] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[112], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[112]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[112]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[112] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[112], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[112]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[112]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[112] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[112], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[112]~feeder , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[112]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[112] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[112], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[112] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[112], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[112]~30 , soc|mm_interconnect_0|cmd_mux|src_data[112]~30, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[112] , soc|mm_interconnect_0|cmd_mux|src_data[112], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][94] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][94], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~114 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~114, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][94]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][94]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][94] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][94], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~97 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~97, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][94] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][94], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~80 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~80, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][94] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][94], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~63 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~63, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][94] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][94], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][94] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][94], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][94] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][94], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~4 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][94] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][94], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~2 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~0 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1]~0 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]~feeder , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[2]~6 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[2]~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[2]~7 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[2]~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[76]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[76]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[76] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[76], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[76]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[76]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[76] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[76], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_burstcount[3]~0 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_burstcount[3]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[76]~feeder , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[76]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[76] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[76], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[76]~feeder , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[76]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[76] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[76], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[76]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[76]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[76] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[76], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[76] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[76], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[76]~27 , soc|mm_interconnect_0|cmd_mux|src_data[76]~27, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[76] , soc|mm_interconnect_0|cmd_mux|src_data[76], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~0 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[2] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[3]~9 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[3]~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[77] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[77], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[77] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[77], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~2 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[3] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[4]~11 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[4]~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[78] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[78], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[78] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[78], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~4 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[4] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[5]~13 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[5]~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[79]~feeder , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[79]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[79] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[79], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[79]~feeder , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[79]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[79] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[79], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~6 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[5] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[6]~15 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[6]~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~8 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|Add1~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[6] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byte_cnt_reg[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~18 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~18, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~4 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~8 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~19 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~19, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~20 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~20, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~1 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~2 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~4 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~78 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~78, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~49 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~49, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~77 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~77, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~110 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~110, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~93 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~93, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~76 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~76, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~59 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~59, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~2 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][63] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][63], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~116 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~116, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][63]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][63]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][63] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][63], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~111 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~111, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][63] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][63], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~94 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~94, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][63] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][63], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~77 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~77, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][63] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][63], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~60 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~60, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][63] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][63], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][63] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][63], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][63] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][63], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1]~0 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1]~1 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1] , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][66] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][66], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~117 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~117, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][66]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][66]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][66] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][66], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~112 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~112, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][66] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][66], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~95 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~95, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][66] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][66], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~78 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~78, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][66] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][66], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~61 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~61, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][66] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][66], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][66] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][66], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][66] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][66], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0] , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][18] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][18], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~118 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~118, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][18]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][18]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][18] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][18], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~113 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~113, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][18] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][18], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~96 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~96, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][18] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][18], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~79 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~79, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][18] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][18], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~62 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~62, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][18] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][18], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][18] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][18], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][18] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][18], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1] , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][97]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][97]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][97] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][97], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~115 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~115, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][97]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][97]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][97] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][97], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~98 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~98, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][97] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][97], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~81 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~81, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][97] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][97], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~64 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~64, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][97] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][97], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][97] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][97], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][97] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][97], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][97] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][97], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~0 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][50] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][50], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~72 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~72, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][50] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][50], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~55 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~55, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][50] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][50], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][50] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][50], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][50] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][50], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][50] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][50], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[58]~5 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[58]~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~105 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~105, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~88 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~88, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~71 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~71, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~54 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~54, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][57] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][57], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[57]~3 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[57]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~103 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~103, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][57]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][57]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][57] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][57], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~86 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~86, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][57]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][57]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][57] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][57], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~69 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~69, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][57] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][57], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~52 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~52, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][57] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][57], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][57] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][57], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][57] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][57], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][57] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][57], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[61]~1 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[61]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][61] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][61], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~101 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~101, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][61]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][61]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][61] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][61], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~84 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~84, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][61] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][61], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~67 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~67, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][61] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][61], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~50 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~50, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][61] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][61], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][61] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][61], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][61] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][61], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][61] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][61], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[60]~2 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[60]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][60] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][60], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~102 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~102, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][60]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][60]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][60] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][60], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~85 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~85, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][60] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][60], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~68 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~68, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][60] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][60], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~51 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~51, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][60] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][60], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][60] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][60], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][60] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][60], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][60] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][60], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy~0 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[62]~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[62]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][62] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][62], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~100 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~100, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][62]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][62]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][62] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][62], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~83 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~83, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][62] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][62], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~66 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~66, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][62] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][62], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~49 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~49, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][62] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][62], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][62] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][62], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][62] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][62], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][62] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][62], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~2 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~3 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~4 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][59] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][59], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~87 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~87, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][59] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][59], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~70 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~70, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][59] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][59], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~53 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~53, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][59] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][59], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][59] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][59], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][59] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][59], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][59] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][59], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~7 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~9 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~13 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~0 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~15 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~17 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~17, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~19 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~19, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~4 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~6 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~8 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~10 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[7]~21 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[7]~21, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~12 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~12, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~11 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~12 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~12, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1] , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~2 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~0 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~1 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~13 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~6 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][75] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][75], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~108 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~108, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][75]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][75]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][75] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][75], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~91 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~91, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][75] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][75], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~74 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~74, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][75] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][75], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~57 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~57, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][75] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][75], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][75] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][75], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][75] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][75], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][75] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][75], WS2, 1
instance = comp, \soc|mm_interconnect_0|router_003|Equal1~0 , soc|mm_interconnect_0|router_003|Equal1~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1 , soc|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0] , soc|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0 , soc|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0 , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1 , soc|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0] , soc|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, WS2, 1
instance = comp, \soc|vga_display_0|Selector18~0 , soc|vga_display_0|Selector18~0, WS2, 1
instance = comp, \soc|vga_display_0|lb_write[8]~0 , soc|vga_display_0|lb_write[8]~0, WS2, 1
instance = comp, \soc|vga_display_0|rd_bytes[0]~0 , soc|vga_display_0|rd_bytes[0]~0, WS2, 1
instance = comp, \soc|vga_display_0|rd_bytes[0] , soc|vga_display_0|rd_bytes[0], WS2, 1
instance = comp, \soc|vga_display_0|Selector17~0 , soc|vga_display_0|Selector17~0, WS2, 1
instance = comp, \soc|vga_display_0|rd_bytes[1] , soc|vga_display_0|rd_bytes[1], WS2, 1
instance = comp, \soc|vga_display_0|Selector16~0 , soc|vga_display_0|Selector16~0, WS2, 1
instance = comp, \soc|vga_display_0|rd_bytes[2] , soc|vga_display_0|rd_bytes[2], WS2, 1
instance = comp, \soc|vga_display_0|Add8~0 , soc|vga_display_0|Add8~0, WS2, 1
instance = comp, \soc|vga_display_0|Selector15~0 , soc|vga_display_0|Selector15~0, WS2, 1
instance = comp, \soc|vga_display_0|rd_bytes[3] , soc|vga_display_0|rd_bytes[3], WS2, 1
instance = comp, \soc|vga_display_0|state~12 , soc|vga_display_0|state~12, WS2, 1
instance = comp, \soc|vga_display_0|state~14 , soc|vga_display_0|state~14, WS2, 1
instance = comp, \soc|vga_display_0|Selector11~0 , soc|vga_display_0|Selector11~0, WS2, 1
instance = comp, \soc|vga_display_0|state.READING , soc|vga_display_0|state.READING, WS2, 1
instance = comp, \soc|vga_display_0|Selector12~0 , soc|vga_display_0|Selector12~0, WS2, 1
instance = comp, \soc|vga_display_0|state.READING_ACK , soc|vga_display_0|state.READING_ACK, WS2, 1
instance = comp, \soc|vga_display_0|Selector13~0 , soc|vga_display_0|Selector13~0, WS2, 1
instance = comp, \soc|vga_display_0|state.WRITING , soc|vga_display_0|state.WRITING, WS2, 1
instance = comp, \soc|vga_display_0|lb_x~0 , soc|vga_display_0|lb_x~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_valid , soc|mm_interconnect_0|crosser_003|clock_xer|out_valid, WS2, 1
instance = comp, \soc|vga_display_0|Add7~0 , soc|vga_display_0|Add7~0, WS2, 1
instance = comp, \soc|vga_display_0|Selector9~0 , soc|vga_display_0|Selector9~0, WS2, 1
instance = comp, \soc|vga_display_0|lb_x[0] , soc|vga_display_0|lb_x[0], WS2, 1
instance = comp, \soc|vga_display_0|Add7~2 , soc|vga_display_0|Add7~2, WS2, 1
instance = comp, \soc|vga_display_0|Selector8~0 , soc|vga_display_0|Selector8~0, WS2, 1
instance = comp, \soc|vga_display_0|lb_x[1] , soc|vga_display_0|lb_x[1], WS2, 1
instance = comp, \soc|vga_display_0|Add7~4 , soc|vga_display_0|Add7~4, WS2, 1
instance = comp, \soc|vga_display_0|Selector7~0 , soc|vga_display_0|Selector7~0, WS2, 1
instance = comp, \soc|vga_display_0|lb_x[2] , soc|vga_display_0|lb_x[2], WS2, 1
instance = comp, \soc|vga_display_0|Add7~6 , soc|vga_display_0|Add7~6, WS2, 1
instance = comp, \soc|vga_display_0|Selector6~0 , soc|vga_display_0|Selector6~0, WS2, 1
instance = comp, \soc|vga_display_0|lb_x[3] , soc|vga_display_0|lb_x[3], WS2, 1
instance = comp, \soc|vga_display_0|Add7~8 , soc|vga_display_0|Add7~8, WS2, 1
instance = comp, \soc|vga_display_0|Selector5~0 , soc|vga_display_0|Selector5~0, WS2, 1
instance = comp, \soc|vga_display_0|lb_x[4] , soc|vga_display_0|lb_x[4], WS2, 1
instance = comp, \soc|vga_display_0|Add7~10 , soc|vga_display_0|Add7~10, WS2, 1
instance = comp, \soc|vga_display_0|Selector4~0 , soc|vga_display_0|Selector4~0, WS2, 1
instance = comp, \soc|vga_display_0|lb_x[5] , soc|vga_display_0|lb_x[5], WS2, 1
instance = comp, \soc|vga_display_0|Add7~12 , soc|vga_display_0|Add7~12, WS2, 1
instance = comp, \soc|vga_display_0|Selector3~0 , soc|vga_display_0|Selector3~0, WS2, 1
instance = comp, \soc|vga_display_0|lb_x[6] , soc|vga_display_0|lb_x[6], WS2, 1
instance = comp, \soc|vga_display_0|Add7~14 , soc|vga_display_0|Add7~14, WS2, 1
instance = comp, \soc|vga_display_0|Selector2~0 , soc|vga_display_0|Selector2~0, WS2, 1
instance = comp, \soc|vga_display_0|lb_x[7] , soc|vga_display_0|lb_x[7], WS2, 1
instance = comp, \soc|vga_display_0|Add7~16 , soc|vga_display_0|Add7~16, WS2, 1
instance = comp, \soc|vga_display_0|Selector1~0 , soc|vga_display_0|Selector1~0, WS2, 1
instance = comp, \soc|vga_display_0|lb_x[8] , soc|vga_display_0|lb_x[8], WS2, 1
instance = comp, \soc|vga_display_0|LessThan1~0 , soc|vga_display_0|LessThan1~0, WS2, 1
instance = comp, \soc|vga_display_0|Selector0~0 , soc|vga_display_0|Selector0~0, WS2, 1
instance = comp, \soc|vga_display_0|Selector0~1 , soc|vga_display_0|Selector0~1, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_read , soc|vga_display_0|avalon_master_read, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0 , soc|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder , soc|mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_toggle , soc|mm_interconnect_0|crosser|clock_xer|in_data_toggle, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder , soc|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1 , soc|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0] , soc|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[2] , soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|adder|full_adder.cout[1] , soc|mm_interconnect_0|cmd_mux|arb|adder|full_adder.cout[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|grant[0]~3 , soc|mm_interconnect_0|cmd_mux|arb|grant[0]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|grant[0]~5 , soc|mm_interconnect_0|cmd_mux|arb|grant[0]~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|packet_in_progress~0 , soc|mm_interconnect_0|cmd_mux|packet_in_progress~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|packet_in_progress , soc|mm_interconnect_0|cmd_mux|packet_in_progress, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|update_grant~0 , soc|mm_interconnect_0|cmd_mux|update_grant~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|saved_grant[0] , soc|mm_interconnect_0|cmd_mux|saved_grant[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0 , soc|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped , soc|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_valid , soc|mm_interconnect_0|crosser|clock_xer|out_valid, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 , soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 , soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , soc|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|adder|full_adder.cout[0] , soc|mm_interconnect_0|cmd_mux|arb|adder|full_adder.cout[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|adder|cout~0 , soc|mm_interconnect_0|cmd_mux|arb|adder|cout~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|grant[1]~2 , soc|mm_interconnect_0|cmd_mux|arb|grant[1]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|saved_grant[1] , soc|mm_interconnect_0|cmd_mux|saved_grant[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~0 , soc|mm_interconnect_0|cmd_mux|src_payload~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[32]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[32]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[32] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[32], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[32]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[32]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[32] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[32], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[32]~1 , soc|mm_interconnect_0|cmd_mux|src_data[32]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[32] , soc|mm_interconnect_0|cmd_mux|src_data[32], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~feeder , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[34]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[34]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[34] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[34], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[34]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[34]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[34] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[34], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]~feeder , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[34]~29 , soc|mm_interconnect_0|cmd_mux|src_data[34]~29, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[34] , soc|mm_interconnect_0|cmd_mux|src_data[34], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|WideOr0 , soc|mm_interconnect_0|sdram_s1_agent|WideOr0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|m0_write~0 , soc|mm_interconnect_0|sdram_s1_agent|m0_write~0, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[43]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[43]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|Equal1~0 , soc|sdram|the_soc_sdram_input_efifo_module|Equal1~0, WS2, 1
instance = comp, \soc|sdram|i_next.000~0 , soc|sdram|i_next.000~0, WS2, 1
instance = comp, \soc|sdram|i_next.000 , soc|sdram|i_next.000, WS2, 1
instance = comp, \soc|sdram|Add0~0 , soc|sdram|Add0~0, WS2, 1
instance = comp, \soc|sdram|refresh_counter[0] , soc|sdram|refresh_counter[0], WS2, 1
instance = comp, \soc|sdram|Add0~2 , soc|sdram|Add0~2, WS2, 1
instance = comp, \soc|sdram|refresh_counter[1] , soc|sdram|refresh_counter[1], WS2, 1
instance = comp, \soc|sdram|Add0~4 , soc|sdram|Add0~4, WS2, 1
instance = comp, \soc|sdram|refresh_counter[2] , soc|sdram|refresh_counter[2], WS2, 1
instance = comp, \soc|sdram|Add0~6 , soc|sdram|Add0~6, WS2, 1
instance = comp, \soc|sdram|refresh_counter~8 , soc|sdram|refresh_counter~8, WS2, 1
instance = comp, \soc|sdram|refresh_counter[3] , soc|sdram|refresh_counter[3], WS2, 1
instance = comp, \soc|sdram|Add0~8 , soc|sdram|Add0~8, WS2, 1
instance = comp, \soc|sdram|refresh_counter~6 , soc|sdram|refresh_counter~6, WS2, 1
instance = comp, \soc|sdram|refresh_counter[4] , soc|sdram|refresh_counter[4], WS2, 1
instance = comp, \soc|sdram|Add0~10 , soc|sdram|Add0~10, WS2, 1
instance = comp, \soc|sdram|refresh_counter[5]~14 , soc|sdram|refresh_counter[5]~14, WS2, 1
instance = comp, \soc|sdram|refresh_counter[5] , soc|sdram|refresh_counter[5], WS2, 1
instance = comp, \soc|sdram|Add0~12 , soc|sdram|Add0~12, WS2, 1
instance = comp, \soc|sdram|refresh_counter~7 , soc|sdram|refresh_counter~7, WS2, 1
instance = comp, \soc|sdram|refresh_counter[6] , soc|sdram|refresh_counter[6], WS2, 1
instance = comp, \soc|sdram|Equal0~2 , soc|sdram|Equal0~2, WS2, 1
instance = comp, \soc|sdram|Equal0~3 , soc|sdram|Equal0~3, WS2, 1
instance = comp, \soc|sdram|Add0~14 , soc|sdram|Add0~14, WS2, 1
instance = comp, \soc|sdram|refresh_counter~5 , soc|sdram|refresh_counter~5, WS2, 1
instance = comp, \soc|sdram|refresh_counter[7] , soc|sdram|refresh_counter[7], WS2, 1
instance = comp, \soc|sdram|Add0~16 , soc|sdram|Add0~16, WS2, 1
instance = comp, \soc|sdram|refresh_counter[8]~13 , soc|sdram|refresh_counter[8]~13, WS2, 1
instance = comp, \soc|sdram|refresh_counter[8] , soc|sdram|refresh_counter[8], WS2, 1
instance = comp, \soc|sdram|Add0~18 , soc|sdram|Add0~18, WS2, 1
instance = comp, \soc|sdram|refresh_counter~4 , soc|sdram|refresh_counter~4, WS2, 1
instance = comp, \soc|sdram|refresh_counter[9] , soc|sdram|refresh_counter[9], WS2, 1
instance = comp, \soc|sdram|Add0~20 , soc|sdram|Add0~20, WS2, 1
instance = comp, \soc|sdram|refresh_counter~3 , soc|sdram|refresh_counter~3, WS2, 1
instance = comp, \soc|sdram|refresh_counter[10] , soc|sdram|refresh_counter[10], WS2, 1
instance = comp, \soc|sdram|Equal0~1 , soc|sdram|Equal0~1, WS2, 1
instance = comp, \soc|sdram|Add0~22 , soc|sdram|Add0~22, WS2, 1
instance = comp, \soc|sdram|refresh_counter[11] , soc|sdram|refresh_counter[11], WS2, 1
instance = comp, \soc|sdram|Add0~24 , soc|sdram|Add0~24, WS2, 1
instance = comp, \soc|sdram|refresh_counter~2 , soc|sdram|refresh_counter~2, WS2, 1
instance = comp, \soc|sdram|refresh_counter[12] , soc|sdram|refresh_counter[12], WS2, 1
instance = comp, \soc|sdram|Add0~26 , soc|sdram|Add0~26, WS2, 1
instance = comp, \soc|sdram|refresh_counter~1 , soc|sdram|refresh_counter~1, WS2, 1
instance = comp, \soc|sdram|refresh_counter[13] , soc|sdram|refresh_counter[13], WS2, 1
instance = comp, \soc|sdram|Add0~28 , soc|sdram|Add0~28, WS2, 1
instance = comp, \soc|sdram|refresh_counter~0 , soc|sdram|refresh_counter~0, WS2, 1
instance = comp, \soc|sdram|refresh_counter[14] , soc|sdram|refresh_counter[14], WS2, 1
instance = comp, \soc|sdram|Equal0~0 , soc|sdram|Equal0~0, WS2, 1
instance = comp, \soc|sdram|Equal0~4 , soc|sdram|Equal0~4, WS2, 1
instance = comp, \soc|sdram|Selector7~0 , soc|sdram|Selector7~0, WS2, 1
instance = comp, \soc|sdram|i_state.000 , soc|sdram|i_state.000, WS2, 1
instance = comp, \soc|sdram|Selector6~0 , soc|sdram|Selector6~0, WS2, 1
instance = comp, \soc|sdram|i_refs[0] , soc|sdram|i_refs[0], WS2, 1
instance = comp, \soc|sdram|Selector5~0 , soc|sdram|Selector5~0, WS2, 1
instance = comp, \soc|sdram|i_refs[1] , soc|sdram|i_refs[1], WS2, 1
instance = comp, \soc|sdram|Selector4~0 , soc|sdram|Selector4~0, WS2, 1
instance = comp, \soc|sdram|Selector4~1 , soc|sdram|Selector4~1, WS2, 1
instance = comp, \soc|sdram|i_refs[2] , soc|sdram|i_refs[2], WS2, 1
instance = comp, \soc|sdram|Selector19~1 , soc|sdram|Selector19~1, WS2, 1
instance = comp, \soc|sdram|Selector17~0 , soc|sdram|Selector17~0, WS2, 1
instance = comp, \soc|sdram|Selector8~0 , soc|sdram|Selector8~0, WS2, 1
instance = comp, \soc|sdram|i_state.001 , soc|sdram|i_state.001, WS2, 1
instance = comp, \soc|sdram|Selector17~1 , soc|sdram|Selector17~1, WS2, 1
instance = comp, \soc|sdram|i_next.010 , soc|sdram|i_next.010, WS2, 1
instance = comp, \soc|sdram|Selector9~0 , soc|sdram|Selector9~0, WS2, 1
instance = comp, \soc|sdram|i_state.010 , soc|sdram|i_state.010, WS2, 1
instance = comp, \soc|sdram|WideOr6~0 , soc|sdram|WideOr6~0, WS2, 1
instance = comp, \soc|sdram|Selector19~0 , soc|sdram|Selector19~0, WS2, 1
instance = comp, \soc|sdram|Selector19~2 , soc|sdram|Selector19~2, WS2, 1
instance = comp, \soc|sdram|i_next.111 , soc|sdram|i_next.111, WS2, 1
instance = comp, \soc|sdram|Selector12~0 , soc|sdram|Selector12~0, WS2, 1
instance = comp, \soc|sdram|i_state.111 , soc|sdram|i_state.111, WS2, 1
instance = comp, \soc|sdram|i_count[2]~1 , soc|sdram|i_count[2]~1, WS2, 1
instance = comp, \soc|sdram|i_count[2]~2 , soc|sdram|i_count[2]~2, WS2, 1
instance = comp, \soc|sdram|i_count[2]~3 , soc|sdram|i_count[2]~3, WS2, 1
instance = comp, \soc|sdram|i_count[2] , soc|sdram|i_count[2], WS2, 1
instance = comp, \soc|sdram|i_count~6 , soc|sdram|i_count~6, WS2, 1
instance = comp, \soc|sdram|Selector16~0 , soc|sdram|Selector16~0, WS2, 1
instance = comp, \soc|sdram|i_count[0] , soc|sdram|i_count[0], WS2, 1
instance = comp, \soc|sdram|Selector13~0 , soc|sdram|Selector13~0, WS2, 1
instance = comp, \soc|sdram|Selector13~1 , soc|sdram|Selector13~1, WS2, 1
instance = comp, \soc|sdram|i_count[3] , soc|sdram|i_count[3], WS2, 1
instance = comp, \soc|sdram|i_count[1]~0 , soc|sdram|i_count[1]~0, WS2, 1
instance = comp, \soc|sdram|i_count[1]~4 , soc|sdram|i_count[1]~4, WS2, 1
instance = comp, \soc|sdram|i_count[1]~5 , soc|sdram|i_count[1]~5, WS2, 1
instance = comp, \soc|sdram|i_count[1] , soc|sdram|i_count[1], WS2, 1
instance = comp, \soc|sdram|Selector10~0 , soc|sdram|Selector10~0, WS2, 1
instance = comp, \soc|sdram|Selector10~1 , soc|sdram|Selector10~1, WS2, 1
instance = comp, \soc|sdram|i_state.011 , soc|sdram|i_state.011, WS2, 1
instance = comp, \soc|sdram|Selector18~0 , soc|sdram|Selector18~0, WS2, 1
instance = comp, \soc|sdram|i_next.101 , soc|sdram|i_next.101, WS2, 1
instance = comp, \soc|sdram|i_state.101~0 , soc|sdram|i_state.101~0, WS2, 1
instance = comp, \soc|sdram|i_state.101 , soc|sdram|i_state.101, WS2, 1
instance = comp, \soc|sdram|init_done~0 , soc|sdram|init_done~0, WS2, 1
instance = comp, \soc|sdram|init_done , soc|sdram|init_done, WS2, 1
instance = comp, \soc|sdram|Selector24~0 , soc|sdram|Selector24~0, WS2, 1
instance = comp, \soc|sdram|ack_refresh_request , soc|sdram|ack_refresh_request, WS2, 1
instance = comp, \soc|sdram|refresh_request~0 , soc|sdram|refresh_request~0, WS2, 1
instance = comp, \soc|sdram|refresh_request , soc|sdram|refresh_request, WS2, 1
instance = comp, \soc|sdram|Selector25~1 , soc|sdram|Selector25~1, WS2, 1
instance = comp, \soc|sdram|m_next~17 , soc|sdram|m_next~17, WS2, 1
instance = comp, \soc|sdram|Selector33~0 , soc|sdram|Selector33~0, WS2, 1
instance = comp, \soc|sdram|Selector33~1 , soc|sdram|Selector33~1, WS2, 1
instance = comp, \soc|sdram|m_state.100000000 , soc|sdram|m_state.100000000, WS2, 1
instance = comp, \soc|sdram|Selector26~5 , soc|sdram|Selector26~5, WS2, 1
instance = comp, \soc|sdram|m_state.000000010 , soc|sdram|m_state.000000010, WS2, 1
instance = comp, \soc|sdram|active_rnw~0 , soc|sdram|active_rnw~0, WS2, 1
instance = comp, \soc|sdram|active_rnw~2 , soc|sdram|active_rnw~2, WS2, 1
instance = comp, \soc|sdram|Selector43~0 , soc|sdram|Selector43~0, WS2, 1
instance = comp, \soc|sdram|Selector43~1 , soc|sdram|Selector43~1, WS2, 1
instance = comp, \soc|sdram|f_pop , soc|sdram|f_pop, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_address~0 , soc|sdram|the_soc_sdram_input_efifo_module|rd_address~0, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_address , soc|sdram|the_soc_sdram_input_efifo_module|rd_address, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~25 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~25, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0, WS2, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, WS2, 1
instance = comp, \soc|sdram|za_data[11] , soc|sdram|za_data[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~3 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0 , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1 , soc|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0] , soc|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1 , soc|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0] , soc|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|take_in_data~0 , soc|mm_interconnect_0|crosser_004|clock_xer|take_in_data~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|take_in_data , soc|mm_interconnect_0|crosser_004|clock_xer|take_in_data, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[27] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[27], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[27]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[27]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[27] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[27], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_valid , soc|mm_interconnect_0|crosser_004|clock_xer|out_valid, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data[3] , soc|nios2_gen2_0|cpu|av_ld_byte3_data[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[27]~0 , soc|nios2_gen2_0|cpu|E_src2[27]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_valid , soc|mm_interconnect_0|crosser_005|clock_xer|out_valid, WS2, 1
instance = comp, \soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71] , soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3 , soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3 , soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] , soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 , soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71] , soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux_010|src1_valid~0 , soc|mm_interconnect_0|rsp_demux_010|src1_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~17 , soc|mm_interconnect_0|cmd_mux_004|src_payload~17, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[16] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[16], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~16 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~16, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~19 , soc|mm_interconnect_0|cmd_mux_004|src_payload~19, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[17] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[17], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~11 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~24 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~24, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~24 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~24, WS2, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, WS2, 1
instance = comp, \soc|sdram|za_data[12] , soc|sdram|za_data[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~15 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[28] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[28], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[28] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[28], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~25 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~25, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~26 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~26, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data[4] , soc|nios2_gen2_0|cpu|av_ld_byte3_data[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~23 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~23, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22, WS2, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, WS2, 1
instance = comp, \soc|sdram|za_data[13] , soc|sdram|za_data[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~14 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~14, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[29] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[29], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[29]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[29]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[29] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[29], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data[5] , soc|nios2_gen2_0|cpu|av_ld_byte3_data[5], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[29]~13 , soc|nios2_gen2_0|cpu|E_src2[29]~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal0~4 , soc|nios2_gen2_0|cpu|Equal0~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3 , soc|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal0~8 , soc|nios2_gen2_0|cpu|Equal0~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_logic~0 , soc|nios2_gen2_0|cpu|D_ctrl_logic~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4 , soc|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 , soc|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_hi~0 , soc|nios2_gen2_0|cpu|R_src2_hi~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[29] , soc|nios2_gen2_0|cpu|E_src2[29], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~88 , soc|nios2_gen2_0|cpu|Add1~88, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[30] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[30], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[30] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[30], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~22 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~22, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17, WS2, 1
instance = comp, \soc|vga_display_0|registers~31 , soc|vga_display_0|registers~31, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][30] , soc|vga_display_0|registers[0][30], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][30] , soc|vga_display_0|registers[1][30], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~22 , soc|vga_display_0|avalon_slave_readdata~22, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[30] , soc|vga_display_0|avalon_slave_readdata[30], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[30] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[30], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data[6] , soc|nios2_gen2_0|cpu|av_ld_byte3_data[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~21 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~21, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13, WS2, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, WS2, 1
instance = comp, \soc|sdram|za_data[15] , soc|sdram|za_data[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~12 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~12, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[31] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[31], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[31] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[31], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data[7] , soc|nios2_gen2_0|cpu|av_ld_byte3_data[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , soc|nios2_gen2_0|cpu|soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_hi[15]~1 , soc|nios2_gen2_0|cpu|R_src2_hi[15]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_hi[15]~2 , soc|nios2_gen2_0|cpu|R_src2_hi[15]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[31] , soc|nios2_gen2_0|cpu|E_src2[31], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , soc|nios2_gen2_0|cpu|soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src1[31]~16 , soc|nios2_gen2_0|cpu|R_src1[31]~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[31] , soc|nios2_gen2_0|cpu|E_src1[31], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[31]~26 , soc|nios2_gen2_0|cpu|E_logic_result[31]~26, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 , soc|nios2_gen2_0|cpu|E_invert_arith_src_msb~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 , soc|nios2_gen2_0|cpu|E_invert_arith_src_msb~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_invert_arith_src_msb , soc|nios2_gen2_0|cpu|E_invert_arith_src_msb, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_arith_src1[31] , soc|nios2_gen2_0|cpu|E_arith_src1[31], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~86 , soc|nios2_gen2_0|cpu|Add1~86, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[30]~12 , soc|nios2_gen2_0|cpu|E_src2[30]~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_st_data[20]~13 , soc|nios2_gen2_0|cpu|E_st_data[20]~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[20] , soc|nios2_gen2_0|cpu|d_writedata[20], WS2, 1
instance = comp, \soc|vga_display_0|registers~17 , soc|vga_display_0|registers~17, WS2, 1
instance = comp, \soc|vga_display_0|registers[1][20] , soc|vga_display_0|registers[1][20], WS2, 1
instance = comp, \soc|vga_display_0|registers[0][20]~feeder , soc|vga_display_0|registers[0][20]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][20] , soc|vga_display_0|registers[0][20], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~31 , soc|vga_display_0|avalon_slave_readdata~31, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[20] , soc|vga_display_0|avalon_slave_readdata[20], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[20] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[20], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~30 , soc|mm_interconnect_0|cmd_mux_004|src_payload~30, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[20] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[20], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~29 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~29, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~7 , soc|mm_interconnect_0|cmd_mux_004|src_payload~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[23] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[23], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_data[34] , soc|mm_interconnect_0|cmd_mux_004|src_data[34], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[2] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_st_data[22]~1 , soc|nios2_gen2_0|cpu|E_st_data[22]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[22] , soc|nios2_gen2_0|cpu|d_writedata[22], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~6 , soc|mm_interconnect_0|cmd_mux_004|src_payload~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[22] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[22], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~5 , soc|mm_interconnect_0|cmd_mux_004|src_payload~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[21] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[21], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~3 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~31 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~31, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[20]~101 , soc|nios2_gen2_0|cpu|F_iw[20]~101, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~31 , soc|mm_interconnect_0|cmd_mux_010|src_payload~31, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~30 , soc|mm_interconnect_0|cmd_mux_010|src_payload~30, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~29 , soc|mm_interconnect_0|cmd_mux_010|src_payload~29, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~17 , soc|mm_interconnect_0|cmd_mux_010|src_payload~17, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~1 , soc|mm_interconnect_0|cmd_mux_010|src_payload~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~2 , soc|mm_interconnect_0|cmd_mux_010|src_payload~2, WS2, 1
instance = comp, \soc|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 , soc|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16, WS2, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, WS2, 1
instance = comp, \soc|sdram|za_data[4] , soc|sdram|za_data[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~4 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[20]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[20]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|take_in_data , soc|mm_interconnect_0|crosser_005|clock_xer|take_in_data, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[20] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[20], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[20]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[20]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[20] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[20], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[20]~102 , soc|nios2_gen2_0|cpu|F_iw[20]~102, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_payload~7 , soc|mm_interconnect_0|rsp_mux_002|src_payload~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[20]~103 , soc|nios2_gen2_0|cpu|F_iw[20]~103, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[20] , soc|nios2_gen2_0|cpu|D_iw[20], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[30] , soc|nios2_gen2_0|cpu|E_src2[30], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~87 , soc|nios2_gen2_0|cpu|Add1~87, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src1[28]~19 , soc|nios2_gen2_0|cpu|R_src1[28]~19, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[28] , soc|nios2_gen2_0|cpu|E_src1[28], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~89 , soc|nios2_gen2_0|cpu|Add1~89, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[27]~0 , soc|nios2_gen2_0|cpu|E_src1[27]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~4 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[25] , soc|nios2_gen2_0|cpu|F_pc[25], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[25]~2 , soc|nios2_gen2_0|cpu|E_src1[25]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[24]~3 , soc|nios2_gen2_0|cpu|E_src2[24]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[24] , soc|nios2_gen2_0|cpu|E_src2[24], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~3 , soc|nios2_gen2_0|cpu|Add1~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[23]~4 , soc|nios2_gen2_0|cpu|E_src1[23]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[18]~9 , soc|nios2_gen2_0|cpu|E_src1[18]~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[17]~10 , soc|nios2_gen2_0|cpu|E_src1[17]~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[10]~20 , soc|nios2_gen2_0|cpu|F_pc_plus_one[10]~20, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[11]~22 , soc|nios2_gen2_0|cpu|F_pc_plus_one[11]~22, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_lo[13]~2 , soc|nios2_gen2_0|cpu|R_src2_lo[13]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[13] , soc|nios2_gen2_0|cpu|E_src2[13], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~14 , soc|nios2_gen2_0|cpu|Add1~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[12]~15 , soc|nios2_gen2_0|cpu|E_src1[12]~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[12] , soc|nios2_gen2_0|cpu|E_src1[12], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_lo[12]~3 , soc|nios2_gen2_0|cpu|R_src2_lo[12]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[12] , soc|nios2_gen2_0|cpu|E_src2[12], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~15 , soc|nios2_gen2_0|cpu|Add1~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_lo[11]~4 , soc|nios2_gen2_0|cpu|R_src2_lo[11]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[11] , soc|nios2_gen2_0|cpu|E_src2[11], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~16 , soc|nios2_gen2_0|cpu|Add1~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~17 , soc|nios2_gen2_0|cpu|Add1~17, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~18 , soc|nios2_gen2_0|cpu|Add1~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~19 , soc|nios2_gen2_0|cpu|Add1~19, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~20 , soc|nios2_gen2_0|cpu|Add1~20, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~21 , soc|nios2_gen2_0|cpu|Add1~21, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[5]~22 , soc|nios2_gen2_0|cpu|E_src1[5]~22, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[5] , soc|nios2_gen2_0|cpu|E_src1[5], WS2, 1
instance = comp, \soc|timer_0|snap_strobe~0 , soc|timer_0|snap_strobe~0, WS2, 1
instance = comp, \soc|timer_0|snap_strobe~1 , soc|timer_0|snap_strobe~1, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[24] , soc|timer_0|counter_snapshot[24], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[8]~7 , soc|timer_0|counter_snapshot[8]~7, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[8] , soc|timer_0|counter_snapshot[8], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[8]~69 , soc|timer_0|read_mux_out[8]~69, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[8]~7 , soc|timer_0|period_halfword_0_register[8]~7, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[8] , soc|timer_0|period_halfword_0_register[8], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[8]~67 , soc|timer_0|read_mux_out[8]~67, WS2, 1
instance = comp, \soc|timer_0|Equal4~0 , soc|timer_0|Equal4~0, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_register[8]~feeder , soc|timer_0|period_halfword_2_register[8]~feeder, WS2, 1
instance = comp, \soc|timer_0|Equal3~0 , soc|timer_0|Equal3~0, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_wr_strobe , soc|timer_0|period_halfword_2_wr_strobe, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_register[8] , soc|timer_0|period_halfword_2_register[8], WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_wr_strobe , soc|timer_0|period_halfword_3_wr_strobe, WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_register[8] , soc|timer_0|period_halfword_3_register[8], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[8]~68 , soc|timer_0|read_mux_out[8]~68, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[40] , soc|timer_0|counter_snapshot[40], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[56]~feeder , soc|timer_0|counter_snapshot[56]~feeder, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[56] , soc|timer_0|counter_snapshot[56], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[8]~70 , soc|timer_0|read_mux_out[8]~70, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[8]~71 , soc|timer_0|read_mux_out[8]~71, WS2, 1
instance = comp, \soc|timer_0|readdata[8] , soc|timer_0|readdata[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8] , soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~28 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~28, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[8]~24 , soc|mm_interconnect_0|rsp_mux_002|src_data[8]~24, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[8]~23 , soc|mm_interconnect_0|rsp_mux_002|src_data[8]~23, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal3~1 , soc|mm_interconnect_0|router_001|Equal3~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~54 , soc|nios2_gen2_0|cpu|Add1~54, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[12]~15 , soc|nios2_gen2_0|cpu|E_logic_result[12]~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[12]~15 , soc|nios2_gen2_0|cpu|W_alu_result[12]~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 , soc|nios2_gen2_0|cpu|D_ctrl_shift_logical~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 , soc|nios2_gen2_0|cpu|D_ctrl_shift_rot~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 , soc|nios2_gen2_0|cpu|D_ctrl_shift_rot~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 , soc|nios2_gen2_0|cpu|D_ctrl_shift_rot~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_shift_rot~3 , soc|nios2_gen2_0|cpu|D_ctrl_shift_rot~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_shift_rot , soc|nios2_gen2_0|cpu|R_ctrl_shift_rot, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[12] , soc|nios2_gen2_0|cpu|W_alu_result[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal2~5 , soc|mm_interconnect_0|router_001|Equal2~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[17]~10 , soc|nios2_gen2_0|cpu|E_src2[17]~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[17] , soc|nios2_gen2_0|cpu|E_src2[17], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[17]~10 , soc|nios2_gen2_0|cpu|E_logic_result[17]~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[17]~10 , soc|nios2_gen2_0|cpu|W_alu_result[17]~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[17] , soc|nios2_gen2_0|cpu|W_alu_result[17], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[18]~9 , soc|nios2_gen2_0|cpu|E_src2[18]~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[18] , soc|nios2_gen2_0|cpu|E_src2[18], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[18]~9 , soc|nios2_gen2_0|cpu|E_logic_result[18]~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[18]~9 , soc|nios2_gen2_0|cpu|W_alu_result[18]~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[18] , soc|nios2_gen2_0|cpu|W_alu_result[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal2~2 , soc|mm_interconnect_0|router_001|Equal2~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[25]~2 , soc|nios2_gen2_0|cpu|E_src2[25]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[25] , soc|nios2_gen2_0|cpu|E_src2[25], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[25]~2 , soc|nios2_gen2_0|cpu|E_logic_result[25]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[25]~2 , soc|nios2_gen2_0|cpu|W_alu_result[25]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[25] , soc|nios2_gen2_0|cpu|W_alu_result[25], WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal2~0 , soc|mm_interconnect_0|router_001|Equal2~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_lo[14]~1 , soc|nios2_gen2_0|cpu|R_src2_lo[14]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[14] , soc|nios2_gen2_0|cpu|E_src2[14], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[14]~13 , soc|nios2_gen2_0|cpu|E_src1[14]~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[14] , soc|nios2_gen2_0|cpu|E_src1[14], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[14]~13 , soc|nios2_gen2_0|cpu|E_logic_result[14]~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~13 , soc|nios2_gen2_0|cpu|Add1~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~56 , soc|nios2_gen2_0|cpu|Add1~56, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~58 , soc|nios2_gen2_0|cpu|Add1~58, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[14]~13 , soc|nios2_gen2_0|cpu|W_alu_result[14]~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[14] , soc|nios2_gen2_0|cpu|W_alu_result[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal2~3 , soc|mm_interconnect_0|router_001|Equal2~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[22]~5 , soc|nios2_gen2_0|cpu|E_src2[22]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[22] , soc|nios2_gen2_0|cpu|E_src2[22], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[22]~5 , soc|nios2_gen2_0|cpu|E_src1[22]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[22] , soc|nios2_gen2_0|cpu|E_src1[22], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[22]~5 , soc|nios2_gen2_0|cpu|E_logic_result[22]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~5 , soc|nios2_gen2_0|cpu|Add1~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[21]~6 , soc|nios2_gen2_0|cpu|E_src2[21]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[21] , soc|nios2_gen2_0|cpu|E_src2[21], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~6 , soc|nios2_gen2_0|cpu|Add1~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[20]~7 , soc|nios2_gen2_0|cpu|E_src1[20]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[20] , soc|nios2_gen2_0|cpu|E_src1[20], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~7 , soc|nios2_gen2_0|cpu|Add1~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[19]~8 , soc|nios2_gen2_0|cpu|E_src2[19]~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[19] , soc|nios2_gen2_0|cpu|E_src2[19], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~8 , soc|nios2_gen2_0|cpu|Add1~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~9 , soc|nios2_gen2_0|cpu|Add1~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~10 , soc|nios2_gen2_0|cpu|Add1~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[16]~11 , soc|nios2_gen2_0|cpu|E_src1[16]~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[16] , soc|nios2_gen2_0|cpu|E_src1[16], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_lo[15]~0 , soc|nios2_gen2_0|cpu|R_src2_lo[15]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[15] , soc|nios2_gen2_0|cpu|E_src2[15], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~12 , soc|nios2_gen2_0|cpu|Add1~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~60 , soc|nios2_gen2_0|cpu|Add1~60, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~62 , soc|nios2_gen2_0|cpu|Add1~62, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~64 , soc|nios2_gen2_0|cpu|Add1~64, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~66 , soc|nios2_gen2_0|cpu|Add1~66, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~68 , soc|nios2_gen2_0|cpu|Add1~68, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~70 , soc|nios2_gen2_0|cpu|Add1~70, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~72 , soc|nios2_gen2_0|cpu|Add1~72, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~74 , soc|nios2_gen2_0|cpu|Add1~74, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[22]~5 , soc|nios2_gen2_0|cpu|W_alu_result[22]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[22] , soc|nios2_gen2_0|cpu|W_alu_result[22], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[23]~4 , soc|nios2_gen2_0|cpu|E_logic_result[23]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[23]~4 , soc|nios2_gen2_0|cpu|W_alu_result[23]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[23] , soc|nios2_gen2_0|cpu|W_alu_result[23], WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal2~1 , soc|mm_interconnect_0|router_001|Equal2~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal2~4 , soc|mm_interconnect_0|router_001|Equal2~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal2~7 , soc|mm_interconnect_0|router_001|Equal2~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_valid~0 , soc|mm_interconnect_0|cmd_mux_011|src_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|packet_in_progress~0 , soc|mm_interconnect_0|cmd_mux_011|packet_in_progress~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|packet_in_progress , soc|mm_interconnect_0|cmd_mux_011|packet_in_progress, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|saved_grant[1] , soc|mm_interconnect_0|cmd_mux_011|saved_grant[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal2~1 , soc|mm_interconnect_0|router_002|Equal2~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal2~2 , soc|mm_interconnect_0|router_002|Equal2~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal2~0 , soc|mm_interconnect_0|router_002|Equal2~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal2~3 , soc|mm_interconnect_0|router_002|Equal2~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal2~4 , soc|mm_interconnect_0|router_002|Equal2~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal2~6 , soc|mm_interconnect_0|router_002|Equal2~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal3~1 , soc|mm_interconnect_0|router_002|Equal3~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_002|src11_valid~0 , soc|mm_interconnect_0|cmd_demux_002|src11_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|WideOr1 , soc|mm_interconnect_0|cmd_mux_011|WideOr1, WS2, 1
instance = comp, \soc|spi_0|p1_wr_strobe~0 , soc|spi_0|p1_wr_strobe~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0]~0 , soc|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~1 , soc|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|Add0~0 , soc|mm_interconnect_0|spi_0_spi_control_port_translator|Add0~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~2 , soc|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0 , soc|mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|write~0 , soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|write~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~3 , soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0] , soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~0 , soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~1 , soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~2 , soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1] , soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|update_grant~0 , soc|mm_interconnect_0|cmd_mux_011|update_grant~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|update_grant~1 , soc|mm_interconnect_0|cmd_mux_011|update_grant~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0 , soc|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[1] , soc|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|arb|grant[1]~1 , soc|mm_interconnect_0|cmd_mux_011|arb|grant[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1 , soc|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0] , soc|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|arb|grant[0]~0 , soc|mm_interconnect_0|cmd_mux_011|arb|grant[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|saved_grant[0] , soc|mm_interconnect_0|cmd_mux_011|saved_grant[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_data[71] , soc|mm_interconnect_0|cmd_mux_011|src_data[71], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][71] , soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~1 , soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][71] , soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][93] , soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~0 , soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][93] , soc|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux_011|src1_valid~0 , soc|mm_interconnect_0|rsp_demux_011|src1_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_data[38] , soc|mm_interconnect_0|cmd_mux_011|src_data[38], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_payload~6 , soc|mm_interconnect_0|cmd_mux_011|src_payload~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_data[40] , soc|mm_interconnect_0|cmd_mux_011|src_data[40], WS2, 1
instance = comp, \soc|spi_0|p1_wr_strobe~1 , soc|spi_0|p1_wr_strobe~1, WS2, 1
instance = comp, \soc|spi_0|p1_wr_strobe~2 , soc|spi_0|p1_wr_strobe~2, WS2, 1
instance = comp, \soc|spi_0|wr_strobe , soc|spi_0|wr_strobe, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_data[39] , soc|mm_interconnect_0|cmd_mux_011|src_data[39], WS2, 1
instance = comp, \soc|spi_0|slaveselect_wr_strobe~0 , soc|spi_0|slaveselect_wr_strobe~0, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_holding_reg[8] , soc|spi_0|spi_slave_select_holding_reg[8], WS2, 1
instance = comp, \soc|spi_0|Add1~0 , soc|spi_0|Add1~0, WS2, 1
instance = comp, \soc|spi_0|p1_slowcount[0]~1 , soc|spi_0|p1_slowcount[0]~1, WS2, 1
instance = comp, \soc|spi_0|slowcount[0] , soc|spi_0|slowcount[0], WS2, 1
instance = comp, \soc|spi_0|p1_slowcount[1]~3 , soc|spi_0|p1_slowcount[1]~3, WS2, 1
instance = comp, \soc|spi_0|slowcount[1] , soc|spi_0|slowcount[1], WS2, 1
instance = comp, \soc|spi_0|Add0~1 , soc|spi_0|Add0~1, WS2, 1
instance = comp, \soc|spi_0|p1_slowcount[2]~2 , soc|spi_0|p1_slowcount[2]~2, WS2, 1
instance = comp, \soc|spi_0|slowcount[2] , soc|spi_0|slowcount[2], WS2, 1
instance = comp, \soc|spi_0|Add0~0 , soc|spi_0|Add0~0, WS2, 1
instance = comp, \soc|spi_0|p1_slowcount[3]~0 , soc|spi_0|p1_slowcount[3]~0, WS2, 1
instance = comp, \soc|spi_0|slowcount[3] , soc|spi_0|slowcount[3], WS2, 1
instance = comp, \soc|spi_0|Equal2~0 , soc|spi_0|Equal2~0, WS2, 1
instance = comp, \soc|spi_0|always11~0 , soc|spi_0|always11~0, WS2, 1
instance = comp, \soc|spi_0|state[0] , soc|spi_0|state[0], WS2, 1
instance = comp, \soc|spi_0|Add1~4 , soc|spi_0|Add1~4, WS2, 1
instance = comp, \soc|spi_0|Add1~6 , soc|spi_0|Add1~6, WS2, 1
instance = comp, \soc|spi_0|state[3] , soc|spi_0|state[3], WS2, 1
instance = comp, \soc|spi_0|Add1~8 , soc|spi_0|Add1~8, WS2, 1
instance = comp, \soc|spi_0|state~0 , soc|spi_0|state~0, WS2, 1
instance = comp, \soc|spi_0|state[4] , soc|spi_0|state[4], WS2, 1
instance = comp, \soc|spi_0|Add1~2 , soc|spi_0|Add1~2, WS2, 1
instance = comp, \soc|spi_0|state~1 , soc|spi_0|state~1, WS2, 1
instance = comp, \soc|spi_0|state[1] , soc|spi_0|state[1], WS2, 1
instance = comp, \soc|spi_0|state[2] , soc|spi_0|state[2], WS2, 1
instance = comp, \soc|spi_0|Equal9~0 , soc|spi_0|Equal9~0, WS2, 1
instance = comp, \soc|spi_0|transmitting~0 , soc|spi_0|transmitting~0, WS2, 1
instance = comp, \soc|spi_0|p1_data_wr_strobe , soc|spi_0|p1_data_wr_strobe, WS2, 1
instance = comp, \soc|spi_0|data_wr_strobe , soc|spi_0|data_wr_strobe, WS2, 1
instance = comp, \soc|spi_0|tx_holding_primed~0 , soc|spi_0|tx_holding_primed~0, WS2, 1
instance = comp, \soc|spi_0|tx_holding_primed , soc|spi_0|tx_holding_primed, WS2, 1
instance = comp, \soc|spi_0|transmitting~1 , soc|spi_0|transmitting~1, WS2, 1
instance = comp, \soc|spi_0|transmitting , soc|spi_0|transmitting, WS2, 1
instance = comp, \soc|spi_0|write_shift_reg~0 , soc|spi_0|write_shift_reg~0, WS2, 1
instance = comp, \soc|spi_0|control_wr_strobe , soc|spi_0|control_wr_strobe, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_payload~0 , soc|mm_interconnect_0|cmd_mux_011|src_payload~0, WS2, 1
instance = comp, \soc|spi_0|SSO_reg , soc|spi_0|SSO_reg, WS2, 1
instance = comp, \soc|spi_0|always6~0 , soc|spi_0|always6~0, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[8] , soc|spi_0|spi_slave_select_reg[8], WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[8]~29 , soc|spi_0|p1_data_to_cpu[8]~29, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[9]~3 , soc|spi_0|data_to_cpu[9]~3, WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_wr_strobe , soc|spi_0|endofpacketvalue_wr_strobe, WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[8] , soc|spi_0|endofpacketvalue_reg[8], WS2, 1
instance = comp, \soc|spi_0|TRDY~0 , soc|spi_0|TRDY~0, WS2, 1
instance = comp, \soc|spi_0|status_wr_strobe , soc|spi_0|status_wr_strobe, WS2, 1
instance = comp, \soc|spi_0|TOE~0 , soc|spi_0|TOE~0, WS2, 1
instance = comp, \soc|spi_0|TOE , soc|spi_0|TOE, WS2, 1
instance = comp, \soc|spi_0|rd_strobe , soc|spi_0|rd_strobe, WS2, 1
instance = comp, \soc|spi_0|p1_rd_strobe~0 , soc|spi_0|p1_rd_strobe~0, WS2, 1
instance = comp, \soc|spi_0|p1_data_rd_strobe , soc|spi_0|p1_data_rd_strobe, WS2, 1
instance = comp, \soc|spi_0|data_rd_strobe , soc|spi_0|data_rd_strobe, WS2, 1
instance = comp, \soc|spi_0|RRDY~0 , soc|spi_0|RRDY~0, WS2, 1
instance = comp, \soc|spi_0|RRDY , soc|spi_0|RRDY, WS2, 1
instance = comp, \soc|spi_0|ROE~0 , soc|spi_0|ROE~0, WS2, 1
instance = comp, \soc|spi_0|ROE , soc|spi_0|ROE, WS2, 1
instance = comp, \soc|spi_0|E , soc|spi_0|E, WS2, 1
instance = comp, \soc|spi_0|iE_reg , soc|spi_0|iE_reg, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[3]~2 , soc|spi_0|data_to_cpu[3]~2, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[8]~30 , soc|spi_0|p1_data_to_cpu[8]~30, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[8]~31 , soc|spi_0|p1_data_to_cpu[8]~31, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[8]~32 , soc|spi_0|p1_data_to_cpu[8]~32, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[8] , soc|spi_0|data_to_cpu[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_data[33] , soc|mm_interconnect_0|cmd_mux_010|src_data[33], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~25 , soc|mm_interconnect_0|cmd_mux_010|src_payload~25, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~24 , soc|mm_interconnect_0|cmd_mux_010|src_payload~24, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~13 , soc|mm_interconnect_0|cmd_mux_010|src_payload~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~16 , soc|mm_interconnect_0|cmd_mux_010|src_payload~16, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~14 , soc|mm_interconnect_0|cmd_mux_010|src_payload~14, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~11 , soc|mm_interconnect_0|cmd_mux_010|src_payload~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~12 , soc|mm_interconnect_0|cmd_mux_010|src_payload~12, WS2, 1
instance = comp, \soc|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 , soc|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[8]~25 , soc|mm_interconnect_0|rsp_mux_002|src_data[8]~25, WS2, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, WS2, 1
instance = comp, \soc|sdram|za_data[8] , soc|sdram|za_data[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~1 , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|always9~0 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|always9~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8] , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[8]~0 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[8]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[8] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[8]~26 , soc|mm_interconnect_0|rsp_mux_002|src_data[8]~26, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[8]~90 , soc|nios2_gen2_0|cpu|F_iw[8]~90, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[8] , soc|nios2_gen2_0|cpu|D_iw[8], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[4]~23 , soc|nios2_gen2_0|cpu|E_src1[4]~23, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[4] , soc|nios2_gen2_0|cpu|E_src1[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_lo[2]~15 , soc|nios2_gen2_0|cpu|R_src2_lo[2]~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[2] , soc|nios2_gen2_0|cpu|E_src2[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~25 , soc|nios2_gen2_0|cpu|Add1~25, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src1[1]~14 , soc|nios2_gen2_0|cpu|R_src1[1]~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[1] , soc|nios2_gen2_0|cpu|E_src1[1], WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[6]~8 , soc|timer_0|period_halfword_0_register[6]~8, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[6] , soc|timer_0|period_halfword_0_register[6], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[6]~77 , soc|timer_0|read_mux_out[6]~77, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[38] , soc|timer_0|counter_snapshot[38], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[54]~feeder , soc|timer_0|counter_snapshot[54]~feeder, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[54] , soc|timer_0|counter_snapshot[54], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[6]~80 , soc|timer_0|read_mux_out[6]~80, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_register[6]~feeder , soc|timer_0|period_halfword_2_register[6]~feeder, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_register[6] , soc|timer_0|period_halfword_2_register[6], WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_register[6] , soc|timer_0|period_halfword_3_register[6], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[6]~78 , soc|timer_0|read_mux_out[6]~78, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[6]~8 , soc|timer_0|counter_snapshot[6]~8, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[6] , soc|timer_0|counter_snapshot[6], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[22] , soc|timer_0|counter_snapshot[22], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[6]~79 , soc|timer_0|read_mux_out[6]~79, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[6]~81 , soc|timer_0|read_mux_out[6]~81, WS2, 1
instance = comp, \soc|timer_0|readdata[6] , soc|timer_0|readdata[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6] , soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~30 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~30, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[6]~97 , soc|nios2_gen2_0|cpu|F_iw[6]~97, WS2, 1
instance = comp, \soc|vga_display_0|registers~7 , soc|vga_display_0|registers~7, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][6]~feeder , soc|vga_display_0|registers[0][6]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][6] , soc|vga_display_0|registers[0][6], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][6] , soc|vga_display_0|registers[1][6], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~30 , soc|vga_display_0|avalon_slave_readdata~30, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[6] , soc|vga_display_0|avalon_slave_readdata[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[6] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[6]~96 , soc|nios2_gen2_0|cpu|F_iw[6]~96, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~0 , soc|mm_interconnect_0|cmd_mux_010|src_payload~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_data[32] , soc|mm_interconnect_0|cmd_mux_010|src_data[32], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~7 , soc|mm_interconnect_0|cmd_mux_010|src_payload~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~6 , soc|mm_interconnect_0|cmd_mux_010|src_payload~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~9 , soc|mm_interconnect_0|cmd_mux_010|src_payload~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~8 , soc|mm_interconnect_0|cmd_mux_010|src_payload~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~10 , soc|mm_interconnect_0|cmd_mux_010|src_payload~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~28 , soc|mm_interconnect_0|cmd_mux_010|src_payload~28, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~27 , soc|mm_interconnect_0|cmd_mux_010|src_payload~27, WS2, 1
instance = comp, \soc|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 , soc|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, WS2, 1
instance = comp, \soc|spi_0|SCLK_reg~0 , soc|spi_0|SCLK_reg~0, WS2, 1
instance = comp, \soc|spi_0|Equal9~1 , soc|spi_0|Equal9~1, WS2, 1
instance = comp, \soc|spi_0|SCLK_reg~1 , soc|spi_0|SCLK_reg~1, WS2, 1
instance = comp, \soc|spi_0|SCLK_reg , soc|spi_0|SCLK_reg, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_payload~8 , soc|mm_interconnect_0|cmd_mux_011|src_payload~8, WS2, 1
instance = comp, \soc|spi_0|write_tx_holding , soc|spi_0|write_tx_holding, WS2, 1
instance = comp, \soc|spi_0|tx_holding_reg[1] , soc|spi_0|tx_holding_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_payload~1 , soc|mm_interconnect_0|cmd_mux_011|src_payload~1, WS2, 1
instance = comp, \soc|spi_0|tx_holding_reg[0]~feeder , soc|spi_0|tx_holding_reg[0]~feeder, WS2, 1
instance = comp, \soc|spi_0|tx_holding_reg[0] , soc|spi_0|tx_holding_reg[0], WS2, 1
instance = comp, \ARDUINO_IO[12]~input , ARDUINO_IO[12]~input, WS2, 1
instance = comp, \soc|spi_0|MISO_reg~0 , soc|spi_0|MISO_reg~0, WS2, 1
instance = comp, \soc|spi_0|MISO_reg , soc|spi_0|MISO_reg, WS2, 1
instance = comp, \soc|spi_0|shift_reg~8 , soc|spi_0|shift_reg~8, WS2, 1
instance = comp, \soc|spi_0|shift_reg[0]~10 , soc|spi_0|shift_reg[0]~10, WS2, 1
instance = comp, \soc|spi_0|shift_reg[0] , soc|spi_0|shift_reg[0], WS2, 1
instance = comp, \soc|spi_0|shift_reg~9 , soc|spi_0|shift_reg~9, WS2, 1
instance = comp, \soc|spi_0|shift_reg[1] , soc|spi_0|shift_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_payload~10 , soc|mm_interconnect_0|cmd_mux_011|src_payload~10, WS2, 1
instance = comp, \soc|spi_0|tx_holding_reg[2]~feeder , soc|spi_0|tx_holding_reg[2]~feeder, WS2, 1
instance = comp, \soc|spi_0|tx_holding_reg[2] , soc|spi_0|tx_holding_reg[2], WS2, 1
instance = comp, \soc|spi_0|shift_reg~7 , soc|spi_0|shift_reg~7, WS2, 1
instance = comp, \soc|spi_0|shift_reg[2] , soc|spi_0|shift_reg[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_payload~9 , soc|mm_interconnect_0|cmd_mux_011|src_payload~9, WS2, 1
instance = comp, \soc|spi_0|tx_holding_reg[3]~feeder , soc|spi_0|tx_holding_reg[3]~feeder, WS2, 1
instance = comp, \soc|spi_0|tx_holding_reg[3] , soc|spi_0|tx_holding_reg[3], WS2, 1
instance = comp, \soc|spi_0|shift_reg~6 , soc|spi_0|shift_reg~6, WS2, 1
instance = comp, \soc|spi_0|shift_reg[3] , soc|spi_0|shift_reg[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_payload~5 , soc|mm_interconnect_0|cmd_mux_011|src_payload~5, WS2, 1
instance = comp, \soc|spi_0|tx_holding_reg[4]~feeder , soc|spi_0|tx_holding_reg[4]~feeder, WS2, 1
instance = comp, \soc|spi_0|tx_holding_reg[4] , soc|spi_0|tx_holding_reg[4], WS2, 1
instance = comp, \soc|spi_0|shift_reg~5 , soc|spi_0|shift_reg~5, WS2, 1
instance = comp, \soc|spi_0|shift_reg[4] , soc|spi_0|shift_reg[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_payload~4 , soc|mm_interconnect_0|cmd_mux_011|src_payload~4, WS2, 1
instance = comp, \soc|spi_0|tx_holding_reg[5]~feeder , soc|spi_0|tx_holding_reg[5]~feeder, WS2, 1
instance = comp, \soc|spi_0|tx_holding_reg[5] , soc|spi_0|tx_holding_reg[5], WS2, 1
instance = comp, \soc|spi_0|shift_reg~4 , soc|spi_0|shift_reg~4, WS2, 1
instance = comp, \soc|spi_0|shift_reg[5] , soc|spi_0|shift_reg[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_payload~3 , soc|mm_interconnect_0|cmd_mux_011|src_payload~3, WS2, 1
instance = comp, \soc|spi_0|tx_holding_reg[6]~feeder , soc|spi_0|tx_holding_reg[6]~feeder, WS2, 1
instance = comp, \soc|spi_0|tx_holding_reg[6] , soc|spi_0|tx_holding_reg[6], WS2, 1
instance = comp, \soc|spi_0|shift_reg~3 , soc|spi_0|shift_reg~3, WS2, 1
instance = comp, \soc|spi_0|shift_reg[6] , soc|spi_0|shift_reg[6], WS2, 1
instance = comp, \soc|spi_0|rx_holding_reg[6] , soc|spi_0|rx_holding_reg[6], WS2, 1
instance = comp, \soc|spi_0|iTRDY_reg , soc|spi_0|iTRDY_reg, WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[6] , soc|spi_0|endofpacketvalue_reg[6], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_holding_reg[6] , soc|spi_0|spi_slave_select_holding_reg[6], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[6] , soc|spi_0|spi_slave_select_reg[6], WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[6]~36 , soc|spi_0|p1_data_to_cpu[6]~36, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[6]~37 , soc|spi_0|p1_data_to_cpu[6]~37, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[2]~1 , soc|spi_0|data_to_cpu[2]~1, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[6]~38 , soc|spi_0|p1_data_to_cpu[6]~38, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[6] , soc|spi_0|data_to_cpu[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6]~feeder , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6], WS2, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, WS2, 1
instance = comp, \soc|sdram|za_data[6] , soc|sdram|za_data[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6] , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[6]~6 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[6]~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[6]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[6]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[6] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[6] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[6]~98 , soc|nios2_gen2_0|cpu|F_iw[6]~98, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[6]~99 , soc|nios2_gen2_0|cpu|F_iw[6]~99, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[6]~100 , soc|nios2_gen2_0|cpu|F_iw[6]~100, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[6] , soc|nios2_gen2_0|cpu|D_iw[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_lo[0]~17 , soc|nios2_gen2_0|cpu|R_src2_lo[0]~17, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[0] , soc|nios2_gen2_0|cpu|E_src2[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~27 , soc|nios2_gen2_0|cpu|Add1~27, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~29 , soc|nios2_gen2_0|cpu|Add1~29, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~30 , soc|nios2_gen2_0|cpu|Add1~30, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~32 , soc|nios2_gen2_0|cpu|Add1~32, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~34 , soc|nios2_gen2_0|cpu|Add1~34, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~36 , soc|nios2_gen2_0|cpu|Add1~36, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~38 , soc|nios2_gen2_0|cpu|Add1~38, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~40 , soc|nios2_gen2_0|cpu|Add1~40, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~42 , soc|nios2_gen2_0|cpu|Add1~42, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~44 , soc|nios2_gen2_0|cpu|Add1~44, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~46 , soc|nios2_gen2_0|cpu|Add1~46, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~48 , soc|nios2_gen2_0|cpu|Add1~48, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~50 , soc|nios2_gen2_0|cpu|Add1~50, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~52 , soc|nios2_gen2_0|cpu|Add1~52, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~18 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[11] , soc|nios2_gen2_0|cpu|F_pc[11], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[12]~24 , soc|nios2_gen2_0|cpu|F_pc_plus_one[12]~24, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~17 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~17, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[12] , soc|nios2_gen2_0|cpu|F_pc[12], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[13]~26 , soc|nios2_gen2_0|cpu|F_pc_plus_one[13]~26, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~16 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[13] , soc|nios2_gen2_0|cpu|F_pc[13], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[14]~28 , soc|nios2_gen2_0|cpu|F_pc_plus_one[14]~28, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~15 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[14] , soc|nios2_gen2_0|cpu|F_pc[14], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[15]~30 , soc|nios2_gen2_0|cpu|F_pc_plus_one[15]~30, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[17] , soc|nios2_gen2_0|cpu|E_src1[17], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~14 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[15] , soc|nios2_gen2_0|cpu|F_pc[15], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[16]~32 , soc|nios2_gen2_0|cpu|F_pc_plus_one[16]~32, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[18] , soc|nios2_gen2_0|cpu|E_src1[18], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~13 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[16] , soc|nios2_gen2_0|cpu|F_pc[16], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[17]~34 , soc|nios2_gen2_0|cpu|F_pc_plus_one[17]~34, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~12 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[17] , soc|nios2_gen2_0|cpu|F_pc[17], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[18]~36 , soc|nios2_gen2_0|cpu|F_pc_plus_one[18]~36, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~11 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[18] , soc|nios2_gen2_0|cpu|F_pc[18], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[19]~38 , soc|nios2_gen2_0|cpu|F_pc_plus_one[19]~38, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~10 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[19] , soc|nios2_gen2_0|cpu|F_pc[19], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[20]~40 , soc|nios2_gen2_0|cpu|F_pc_plus_one[20]~40, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~9 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[20] , soc|nios2_gen2_0|cpu|F_pc[20], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[21]~42 , soc|nios2_gen2_0|cpu|F_pc_plus_one[21]~42, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[23] , soc|nios2_gen2_0|cpu|E_src1[23], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~76 , soc|nios2_gen2_0|cpu|Add1~76, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~78 , soc|nios2_gen2_0|cpu|Add1~78, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[22]~44 , soc|nios2_gen2_0|cpu|F_pc_plus_one[22]~44, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~7 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[22] , soc|nios2_gen2_0|cpu|F_pc[22], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[23]~46 , soc|nios2_gen2_0|cpu|F_pc_plus_one[23]~46, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[25] , soc|nios2_gen2_0|cpu|E_src1[25], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~2 , soc|nios2_gen2_0|cpu|Add1~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~80 , soc|nios2_gen2_0|cpu|Add1~80, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~6 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[23] , soc|nios2_gen2_0|cpu|F_pc[23], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[24]~48 , soc|nios2_gen2_0|cpu|F_pc_plus_one[24]~48, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[25]~50 , soc|nios2_gen2_0|cpu|F_pc_plus_one[25]~50, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[27] , soc|nios2_gen2_0|cpu|E_src1[27], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~1 , soc|nios2_gen2_0|cpu|Add1~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~82 , soc|nios2_gen2_0|cpu|Add1~82, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~84 , soc|nios2_gen2_0|cpu|Add1~84, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~90 , soc|nios2_gen2_0|cpu|Add1~90, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~92 , soc|nios2_gen2_0|cpu|Add1~92, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~94 , soc|nios2_gen2_0|cpu|Add1~94, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~96 , soc|nios2_gen2_0|cpu|Add1~96, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[31]~28 , soc|nios2_gen2_0|cpu|W_alu_result[31]~28, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[31] , soc|nios2_gen2_0|cpu|W_alu_result[31], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[31]~33 , soc|nios2_gen2_0|cpu|W_rf_wr_data[31]~33, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src1[30]~17 , soc|nios2_gen2_0|cpu|R_src1[30]~17, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[30] , soc|nios2_gen2_0|cpu|E_src1[30], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[30]~27 , soc|nios2_gen2_0|cpu|E_logic_result[30]~27, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[30]~29 , soc|nios2_gen2_0|cpu|W_alu_result[30]~29, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[30] , soc|nios2_gen2_0|cpu|W_alu_result[30], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[30]~34 , soc|nios2_gen2_0|cpu|W_rf_wr_data[30]~34, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src1[29]~18 , soc|nios2_gen2_0|cpu|R_src1[29]~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[29] , soc|nios2_gen2_0|cpu|E_src1[29], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[29]~28 , soc|nios2_gen2_0|cpu|E_logic_result[29]~28, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[29]~30 , soc|nios2_gen2_0|cpu|W_alu_result[29]~30, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[29] , soc|nios2_gen2_0|cpu|W_alu_result[29], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[29]~35 , soc|nios2_gen2_0|cpu|W_rf_wr_data[29]~35, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[28]~14 , soc|nios2_gen2_0|cpu|E_src2[28]~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[28] , soc|nios2_gen2_0|cpu|E_src2[28], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[28]~29 , soc|nios2_gen2_0|cpu|E_logic_result[28]~29, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[28]~31 , soc|nios2_gen2_0|cpu|W_alu_result[28]~31, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[28] , soc|nios2_gen2_0|cpu|W_alu_result[28], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[28]~36 , soc|nios2_gen2_0|cpu|W_rf_wr_data[28]~36, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_st_data[19]~14 , soc|nios2_gen2_0|cpu|E_st_data[19]~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[19] , soc|nios2_gen2_0|cpu|d_writedata[19], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~31 , soc|mm_interconnect_0|cmd_mux_004|src_payload~31, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[19] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[19], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~9 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~32 , soc|mm_interconnect_0|cmd_mux_004|src_payload~32, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[18] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[18], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~31 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~31, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~20 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~20, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[17]~67 , soc|nios2_gen2_0|cpu|F_iw[17]~67, WS2, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, WS2, 1
instance = comp, \soc|sdram|za_data[1] , soc|sdram|za_data[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~9 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[17]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[17]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[17] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[17], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[17]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[17]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[17] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[17], WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], WS2, 1
instance = comp, \soc|vga_display_0|registers~20 , soc|vga_display_0|registers~20, WS2, 1
instance = comp, \soc|vga_display_0|registers[1][17] , soc|vga_display_0|registers[1][17], WS2, 1
instance = comp, \soc|vga_display_0|registers[0][17] , soc|vga_display_0|registers[0][17], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~20 , soc|vga_display_0|avalon_slave_readdata~20, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[17] , soc|vga_display_0|avalon_slave_readdata[17], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[17] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[17], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[17]~66 , soc|nios2_gen2_0|cpu|F_iw[17]~66, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[17]~68 , soc|nios2_gen2_0|cpu|F_iw[17]~68, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[17]~111 , soc|nios2_gen2_0|cpu|F_iw[17]~111, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[17] , soc|nios2_gen2_0|cpu|D_iw[17], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[27] , soc|nios2_gen2_0|cpu|E_src2[27], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~0 , soc|nios2_gen2_0|cpu|Add1~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[27]~0 , soc|nios2_gen2_0|cpu|E_logic_result[27]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[27]~0 , soc|nios2_gen2_0|cpu|W_alu_result[27]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[27] , soc|nios2_gen2_0|cpu|W_alu_result[27], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[27]~3 , soc|nios2_gen2_0|cpu|W_rf_wr_data[27]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_st_data[21]~9 , soc|nios2_gen2_0|cpu|E_st_data[21]~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[21] , soc|nios2_gen2_0|cpu|d_writedata[21], WS2, 1
instance = comp, \soc|vga_display_0|registers~16 , soc|vga_display_0|registers~16, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][21] , soc|vga_display_0|registers[0][21], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][21] , soc|vga_display_0|registers[1][21], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~19 , soc|vga_display_0|avalon_slave_readdata~19, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[21] , soc|vga_display_0|avalon_slave_readdata[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[21] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[21]~63 , soc|nios2_gen2_0|cpu|F_iw[21]~63, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~19 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~19, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[21]~64 , soc|nios2_gen2_0|cpu|F_iw[21]~64, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[21]~43 , soc|nios2_gen2_0|cpu|F_iw[21]~43, WS2, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, WS2, 1
instance = comp, \soc|sdram|za_data[5] , soc|sdram|za_data[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~5 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[21]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[21]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[21] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_payload~6 , soc|mm_interconnect_0|rsp_mux_002|src_payload~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[21]~65 , soc|nios2_gen2_0|cpu|F_iw[21]~65, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[21] , soc|nios2_gen2_0|cpu|D_iw[21], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[23]~4 , soc|nios2_gen2_0|cpu|E_src2[23]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[23] , soc|nios2_gen2_0|cpu|E_src2[23], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~4 , soc|nios2_gen2_0|cpu|Add1~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~8 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[21] , soc|nios2_gen2_0|cpu|F_pc[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[59] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[59], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[59]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[59]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[59] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[59], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59], WS2, 1
instance = comp, \soc|vga_display_0|LessThan0~0 , soc|vga_display_0|LessThan0~0, WS2, 1
instance = comp, \soc|vga_display_0|LessThan0~1 , soc|vga_display_0|LessThan0~1, WS2, 1
instance = comp, \soc|vga_display_0|LessThan0~2 , soc|vga_display_0|LessThan0~2, WS2, 1
instance = comp, \soc|vga_display_0|registers~26 , soc|vga_display_0|registers~26, WS2, 1
instance = comp, \soc|vga_display_0|registers[1][0]~feeder , soc|vga_display_0|registers[1][0]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|registers[1][0] , soc|vga_display_0|registers[1][0], WS2, 1
instance = comp, \soc|vga_display_0|lb_y[9]~18 , soc|vga_display_0|lb_y[9]~18, WS2, 1
instance = comp, \soc|vga_display_0|frame~0 , soc|vga_display_0|frame~0, WS2, 1
instance = comp, \soc|vga_display_0|frame , soc|vga_display_0|frame, WS2, 1
instance = comp, \soc|vga_display_0|registers~15 , soc|vga_display_0|registers~15, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][22] , soc|vga_display_0|registers[0][22], WS2, 1
instance = comp, \soc|vga_display_0|lb_y[0]~10 , soc|vga_display_0|lb_y[0]~10, WS2, 1
instance = comp, \soc|vga_display_0|lb_y[1]~12 , soc|vga_display_0|lb_y[1]~12, WS2, 1
instance = comp, \soc|vga_display_0|lb_y[2]~14 , soc|vga_display_0|lb_y[2]~14, WS2, 1
instance = comp, \soc|vga_display_0|lb_y[3]~16 , soc|vga_display_0|lb_y[3]~16, WS2, 1
instance = comp, \soc|vga_display_0|lb_y[4]~19 , soc|vga_display_0|lb_y[4]~19, WS2, 1
instance = comp, \soc|vga_display_0|lb_y[5]~21 , soc|vga_display_0|lb_y[5]~21, WS2, 1
instance = comp, \soc|vga_display_0|lb_y[6]~23 , soc|vga_display_0|lb_y[6]~23, WS2, 1
instance = comp, \soc|vga_display_0|lb_y[7]~25 , soc|vga_display_0|lb_y[7]~25, WS2, 1
instance = comp, \soc|vga_display_0|lb_y[8]~27 , soc|vga_display_0|lb_y[8]~27, WS2, 1
instance = comp, \soc|vga_display_0|lb_y[9]~29 , soc|vga_display_0|lb_y[9]~29, WS2, 1
instance = comp, \soc|vga_display_0|lb_y[9] , soc|vga_display_0|lb_y[9], WS2, 1
instance = comp, \soc|vga_display_0|lb_y[8] , soc|vga_display_0|lb_y[8], WS2, 1
instance = comp, \soc|vga_display_0|lb_y[7] , soc|vga_display_0|lb_y[7], WS2, 1
instance = comp, \soc|vga_display_0|lb_y[6] , soc|vga_display_0|lb_y[6], WS2, 1
instance = comp, \soc|vga_display_0|lb_y[5] , soc|vga_display_0|lb_y[5], WS2, 1
instance = comp, \soc|vga_display_0|lb_y[4] , soc|vga_display_0|lb_y[4], WS2, 1
instance = comp, \soc|vga_display_0|lb_y[3] , soc|vga_display_0|lb_y[3], WS2, 1
instance = comp, \soc|vga_display_0|lb_y[2] , soc|vga_display_0|lb_y[2], WS2, 1
instance = comp, \soc|vga_display_0|lb_y[1] , soc|vga_display_0|lb_y[1], WS2, 1
instance = comp, \soc|vga_display_0|lb_y[0] , soc|vga_display_0|lb_y[0], WS2, 1
instance = comp, \soc|vga_display_0|Add4~0 , soc|vga_display_0|Add4~0, WS2, 1
instance = comp, \soc|vga_display_0|Add4~2 , soc|vga_display_0|Add4~2, WS2, 1
instance = comp, \soc|vga_display_0|Add4~4 , soc|vga_display_0|Add4~4, WS2, 1
instance = comp, \soc|vga_display_0|Add4~6 , soc|vga_display_0|Add4~6, WS2, 1
instance = comp, \soc|vga_display_0|Add4~8 , soc|vga_display_0|Add4~8, WS2, 1
instance = comp, \soc|vga_display_0|Add4~10 , soc|vga_display_0|Add4~10, WS2, 1
instance = comp, \soc|vga_display_0|Add4~12 , soc|vga_display_0|Add4~12, WS2, 1
instance = comp, \soc|vga_display_0|Add4~14 , soc|vga_display_0|Add4~14, WS2, 1
instance = comp, \soc|vga_display_0|Add4~16 , soc|vga_display_0|Add4~16, WS2, 1
instance = comp, \soc|vga_display_0|Add4~18 , soc|vga_display_0|Add4~18, WS2, 1
instance = comp, \soc|vga_display_0|Add4~20 , soc|vga_display_0|Add4~20, WS2, 1
instance = comp, \soc|vga_display_0|registers~18 , soc|vga_display_0|registers~18, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][19] , soc|vga_display_0|registers[0][19], WS2, 1
instance = comp, \soc|vga_display_0|registers~21 , soc|vga_display_0|registers~21, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][16] , soc|vga_display_0|registers[0][16], WS2, 1
instance = comp, \soc|vga_display_0|registers~22 , soc|vga_display_0|registers~22, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][15]~feeder , soc|vga_display_0|registers[0][15]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][15] , soc|vga_display_0|registers[0][15], WS2, 1
instance = comp, \soc|vga_display_0|registers~24 , soc|vga_display_0|registers~24, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][13] , soc|vga_display_0|registers[0][13], WS2, 1
instance = comp, \soc|vga_display_0|registers~25 , soc|vga_display_0|registers~25, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][12] , soc|vga_display_0|registers[0][12], WS2, 1
instance = comp, \soc|vga_display_0|registers~3 , soc|vga_display_0|registers~3, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][10] , soc|vga_display_0|registers[0][10], WS2, 1
instance = comp, \soc|vga_display_0|registers~4 , soc|vga_display_0|registers~4, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][9] , soc|vga_display_0|registers[0][9], WS2, 1
instance = comp, \soc|vga_display_0|Add5~0 , soc|vga_display_0|Add5~0, WS2, 1
instance = comp, \soc|vga_display_0|Add5~2 , soc|vga_display_0|Add5~2, WS2, 1
instance = comp, \soc|vga_display_0|Add5~4 , soc|vga_display_0|Add5~4, WS2, 1
instance = comp, \soc|vga_display_0|Add5~6 , soc|vga_display_0|Add5~6, WS2, 1
instance = comp, \soc|vga_display_0|Add5~12 , soc|vga_display_0|Add5~12, WS2, 1
instance = comp, \soc|vga_display_0|Add5~14 , soc|vga_display_0|Add5~14, WS2, 1
instance = comp, \soc|vga_display_0|Add5~16 , soc|vga_display_0|Add5~16, WS2, 1
instance = comp, \soc|vga_display_0|Add5~18 , soc|vga_display_0|Add5~18, WS2, 1
instance = comp, \soc|vga_display_0|Add5~20 , soc|vga_display_0|Add5~20, WS2, 1
instance = comp, \soc|vga_display_0|Add5~22 , soc|vga_display_0|Add5~22, WS2, 1
instance = comp, \soc|vga_display_0|Add5~24 , soc|vga_display_0|Add5~24, WS2, 1
instance = comp, \soc|vga_display_0|Add5~26 , soc|vga_display_0|Add5~26, WS2, 1
instance = comp, \soc|vga_display_0|Add5~28 , soc|vga_display_0|Add5~28, WS2, 1
instance = comp, \soc|vga_display_0|Add5~30 , soc|vga_display_0|Add5~30, WS2, 1
instance = comp, \soc|vga_display_0|Add5~32 , soc|vga_display_0|Add5~32, WS2, 1
instance = comp, \soc|vga_display_0|Add5~34 , soc|vga_display_0|Add5~34, WS2, 1
instance = comp, \soc|vga_display_0|Add1~0 , soc|vga_display_0|Add1~0, WS2, 1
instance = comp, \soc|vga_display_0|Add1~2 , soc|vga_display_0|Add1~2, WS2, 1
instance = comp, \soc|vga_display_0|Add1~4 , soc|vga_display_0|Add1~4, WS2, 1
instance = comp, \soc|vga_display_0|Add1~6 , soc|vga_display_0|Add1~6, WS2, 1
instance = comp, \soc|vga_display_0|Add1~8 , soc|vga_display_0|Add1~8, WS2, 1
instance = comp, \soc|vga_display_0|Add1~10 , soc|vga_display_0|Add1~10, WS2, 1
instance = comp, \soc|vga_display_0|Add1~12 , soc|vga_display_0|Add1~12, WS2, 1
instance = comp, \soc|vga_display_0|Add1~14 , soc|vga_display_0|Add1~14, WS2, 1
instance = comp, \soc|vga_display_0|Add1~16 , soc|vga_display_0|Add1~16, WS2, 1
instance = comp, \soc|vga_display_0|Add1~18 , soc|vga_display_0|Add1~18, WS2, 1
instance = comp, \soc|vga_display_0|Add1~20 , soc|vga_display_0|Add1~20, WS2, 1
instance = comp, \soc|vga_display_0|Add2~0 , soc|vga_display_0|Add2~0, WS2, 1
instance = comp, \soc|vga_display_0|Add2~2 , soc|vga_display_0|Add2~2, WS2, 1
instance = comp, \soc|vga_display_0|Add2~4 , soc|vga_display_0|Add2~4, WS2, 1
instance = comp, \soc|vga_display_0|Add2~6 , soc|vga_display_0|Add2~6, WS2, 1
instance = comp, \soc|vga_display_0|Add2~8 , soc|vga_display_0|Add2~8, WS2, 1
instance = comp, \soc|vga_display_0|Add2~10 , soc|vga_display_0|Add2~10, WS2, 1
instance = comp, \soc|vga_display_0|Add2~12 , soc|vga_display_0|Add2~12, WS2, 1
instance = comp, \soc|vga_display_0|Add2~14 , soc|vga_display_0|Add2~14, WS2, 1
instance = comp, \soc|vga_display_0|Add2~16 , soc|vga_display_0|Add2~16, WS2, 1
instance = comp, \soc|vga_display_0|Add2~18 , soc|vga_display_0|Add2~18, WS2, 1
instance = comp, \soc|vga_display_0|Add2~20 , soc|vga_display_0|Add2~20, WS2, 1
instance = comp, \soc|vga_display_0|Add2~22 , soc|vga_display_0|Add2~22, WS2, 1
instance = comp, \soc|vga_display_0|Add2~24 , soc|vga_display_0|Add2~24, WS2, 1
instance = comp, \soc|vga_display_0|Add2~26 , soc|vga_display_0|Add2~26, WS2, 1
instance = comp, \soc|vga_display_0|Add2~28 , soc|vga_display_0|Add2~28, WS2, 1
instance = comp, \soc|vga_display_0|Add2~30 , soc|vga_display_0|Add2~30, WS2, 1
instance = comp, \soc|vga_display_0|Add5~42 , soc|vga_display_0|Add5~42, WS2, 1
instance = comp, \soc|vga_display_0|Add5~43 , soc|vga_display_0|Add5~43, WS2, 1
instance = comp, \soc|vga_display_0|Add5~44 , soc|vga_display_0|Add5~44, WS2, 1
instance = comp, \soc|vga_display_0|Add5~45 , soc|vga_display_0|Add5~45, WS2, 1
instance = comp, \soc|vga_display_0|Add5~46 , soc|vga_display_0|Add5~46, WS2, 1
instance = comp, \soc|vga_display_0|Add5~47 , soc|vga_display_0|Add5~47, WS2, 1
instance = comp, \soc|vga_display_0|Add5~48 , soc|vga_display_0|Add5~48, WS2, 1
instance = comp, \soc|vga_display_0|Add5~49 , soc|vga_display_0|Add5~49, WS2, 1
instance = comp, \soc|vga_display_0|Add5~50 , soc|vga_display_0|Add5~50, WS2, 1
instance = comp, \soc|vga_display_0|Add5~51 , soc|vga_display_0|Add5~51, WS2, 1
instance = comp, \soc|vga_display_0|Add5~52 , soc|vga_display_0|Add5~52, WS2, 1
instance = comp, \soc|vga_display_0|Add5~53 , soc|vga_display_0|Add5~53, WS2, 1
instance = comp, \soc|vga_display_0|Add5~8 , soc|vga_display_0|Add5~8, WS2, 1
instance = comp, \soc|vga_display_0|Add5~9 , soc|vga_display_0|Add5~9, WS2, 1
instance = comp, \soc|vga_display_0|Add5~10 , soc|vga_display_0|Add5~10, WS2, 1
instance = comp, \soc|vga_display_0|Add5~11 , soc|vga_display_0|Add5~11, WS2, 1
instance = comp, \soc|vga_display_0|registers~6 , soc|vga_display_0|registers~6, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][7] , soc|vga_display_0|registers[0][7], WS2, 1
instance = comp, \soc|vga_display_0|registers~8 , soc|vga_display_0|registers~8, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][5] , soc|vga_display_0|registers[0][5], WS2, 1
instance = comp, \soc|vga_display_0|registers~9 , soc|vga_display_0|registers~9, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][4]~feeder , soc|vga_display_0|registers[0][4]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][4] , soc|vga_display_0|registers[0][4], WS2, 1
instance = comp, \soc|vga_display_0|registers~11 , soc|vga_display_0|registers~11, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][2] , soc|vga_display_0|registers[0][2], WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[2]~24 , soc|vga_display_0|avalon_master_address[2]~24, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[3]~26 , soc|vga_display_0|avalon_master_address[3]~26, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[4]~28 , soc|vga_display_0|avalon_master_address[4]~28, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[5]~30 , soc|vga_display_0|avalon_master_address[5]~30, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[6]~32 , soc|vga_display_0|avalon_master_address[6]~32, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[7]~34 , soc|vga_display_0|avalon_master_address[7]~34, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[8]~36 , soc|vga_display_0|avalon_master_address[8]~36, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[9]~38 , soc|vga_display_0|avalon_master_address[9]~38, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[10]~40 , soc|vga_display_0|avalon_master_address[10]~40, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[11]~42 , soc|vga_display_0|avalon_master_address[11]~42, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[12]~45 , soc|vga_display_0|avalon_master_address[12]~45, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[13]~47 , soc|vga_display_0|avalon_master_address[13]~47, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[14]~49 , soc|vga_display_0|avalon_master_address[14]~49, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[15]~51 , soc|vga_display_0|avalon_master_address[15]~51, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[16]~53 , soc|vga_display_0|avalon_master_address[16]~53, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[17]~55 , soc|vga_display_0|avalon_master_address[17]~55, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[18]~57 , soc|vga_display_0|avalon_master_address[18]~57, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[19]~59 , soc|vga_display_0|avalon_master_address[19]~59, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[20]~61 , soc|vga_display_0|avalon_master_address[20]~61, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[21]~63 , soc|vga_display_0|avalon_master_address[21]~63, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[22]~65 , soc|vga_display_0|avalon_master_address[22]~65, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[23]~67 , soc|vga_display_0|avalon_master_address[23]~67, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[24]~44 , soc|vga_display_0|avalon_master_address[24]~44, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[23] , soc|vga_display_0|avalon_master_address[23], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~12 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~12, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[22] , soc|vga_display_0|avalon_master_address[22], WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[20] , soc|vga_display_0|avalon_master_address[20], WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[17] , soc|vga_display_0|avalon_master_address[17], WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[15] , soc|vga_display_0|avalon_master_address[15], WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[14] , soc|vga_display_0|avalon_master_address[14], WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[12] , soc|vga_display_0|avalon_master_address[12], WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[8] , soc|vga_display_0|avalon_master_address[8], WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[7] , soc|vga_display_0|avalon_master_address[7], WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[6] , soc|vga_display_0|avalon_master_address[6], WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[5] , soc|vga_display_0|avalon_master_address[5], WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[4] , soc|vga_display_0|avalon_master_address[4], WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[3] , soc|vga_display_0|avalon_master_address[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[2]~28 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[2]~28, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[2] , soc|vga_display_0|avalon_master_address[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[27]~76 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[27]~76, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[2] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~9 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[3]~30 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[3]~30, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[3] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~8 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[4]~32 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[4]~32, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[4] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~7 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[5]~34 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[5]~34, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[5] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~6 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[6]~36 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[6]~36, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[6] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~5 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[7]~38 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[7]~38, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[7] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~4 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[8]~40 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[8]~40, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[8] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~3 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[9]~42 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[9]~42, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[9] , soc|vga_display_0|avalon_master_address[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[9] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~2 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[10]~44 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[10]~44, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[10] , soc|vga_display_0|avalon_master_address[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[10] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~1 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[11]~46 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[11]~46, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[11] , soc|vga_display_0|avalon_master_address[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[11] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~0 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[12]~48 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[12]~48, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[12] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~23 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~23, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[13]~50 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[13]~50, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[13] , soc|vga_display_0|avalon_master_address[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[13] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~22 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~22, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[14]~52 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[14]~52, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[14] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~21 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~21, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[15]~54 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[15]~54, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[15] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~20 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~20, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[16]~56 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[16]~56, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[16] , soc|vga_display_0|avalon_master_address[16], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[16] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[16], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~19 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~19, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[17]~58 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[17]~58, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[17] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[17], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~18 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~18, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[18]~60 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[18]~60, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[18] , soc|vga_display_0|avalon_master_address[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[18] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~17 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~17, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[19]~62 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[19]~62, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[19] , soc|vga_display_0|avalon_master_address[19], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[19] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[19], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~16 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~16, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[20]~64 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[20]~64, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[20] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[20], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~15 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[21]~66 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[21]~66, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[21] , soc|vga_display_0|avalon_master_address[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[21] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~14 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~14, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[22]~68 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[22]~68, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[22] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[22], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~13 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[23]~70 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[23]~70, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[23] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[23], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[23]~14 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[23]~14, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[59]~17 , soc|mm_interconnect_0|cmd_mux|src_data[59]~17, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[59] , soc|mm_interconnect_0|cmd_mux|src_data[59], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~46 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~46, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[83]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[83]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[83] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[83], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[83]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[83]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[83] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[83], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[83]~feeder , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[83]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[83] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[83], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[83]~feeder , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[83]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[83] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[83], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~4 , soc|mm_interconnect_0|cmd_mux|src_payload~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~feeder , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~47 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~47, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[22]~11 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[22]~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[58]~14 , soc|mm_interconnect_0|cmd_mux|src_data[58]~14, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[58]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[58]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[58] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[58], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[58]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[58]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[58] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[58], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[58] , soc|mm_interconnect_0|cmd_mux|src_data[58], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~37 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~37, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~38 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~38, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[21]~12 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[21]~12, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[57]~15 , soc|mm_interconnect_0|cmd_mux|src_data[57]~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[57]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[57]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[57] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[57], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[57]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[57]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[57] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[57], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[57] , soc|mm_interconnect_0|cmd_mux|src_data[57], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~40 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~40, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~41 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~41, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~32 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~32, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[20]~9 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[20]~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[56]~12 , soc|mm_interconnect_0|cmd_mux|src_data[56]~12, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[56] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[56], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[56]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[56]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[56] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[56], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[56] , soc|mm_interconnect_0|cmd_mux|src_data[56], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~31 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~31, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~35 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~35, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[55]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[55]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[55] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[55], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[55]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[55]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[55] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[55], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[19]~10 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[19]~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]~feeder , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[55]~13 , soc|mm_interconnect_0|cmd_mux|src_data[55]~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[55] , soc|mm_interconnect_0|cmd_mux|src_data[55], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~34 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~34, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[54]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[54]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[54] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[54], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[54]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[54]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[54] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[54], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[18]~7 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[18]~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[54]~10 , soc|mm_interconnect_0|cmd_mux|src_data[54]~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[54] , soc|mm_interconnect_0|cmd_mux|src_data[54], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~25 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~25, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~26 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~26, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~29 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~29, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[53] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[53], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[53]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[53]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[53] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[53], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[17]~8 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[17]~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[53]~11 , soc|mm_interconnect_0|cmd_mux|src_data[53]~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[53] , soc|mm_interconnect_0|cmd_mux|src_data[53], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~28 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~28, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~20 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~20, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~14 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~14, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[50]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[50]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[50] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[50], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[50]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[50]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[50] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[50], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[14]~3 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[14]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[50]~6 , soc|mm_interconnect_0|cmd_mux|src_data[50]~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[50] , soc|mm_interconnect_0|cmd_mux|src_data[50], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~13 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~17 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~17, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[49]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[49]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[49] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[49], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[49]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[49]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[49] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[49], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[13]~4 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[13]~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[49]~7 , soc|mm_interconnect_0|cmd_mux|src_data[49]~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[49] , soc|mm_interconnect_0|cmd_mux|src_data[49], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~16 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~16, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~11 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~5 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[47] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[47], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[47]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[47]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[47] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[47], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[11]~0 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[11]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[47]~3 , soc|mm_interconnect_0|cmd_mux|src_data[47]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[47] , soc|mm_interconnect_0|cmd_mux|src_data[47], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~4 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~75 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~75, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[46]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[46]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[46] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[46], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[46]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[46]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[46] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[46], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[10]~23 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[10]~23, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[46]~26 , soc|mm_interconnect_0|cmd_mux|src_data[46]~26, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[46] , soc|mm_interconnect_0|cmd_mux|src_data[46], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~74 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~74, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~72 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~72, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~69 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~69, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[44]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[44]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[44] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[44], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[44]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[44]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[44] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[44], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[8]~21 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[8]~21, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[44]~24 , soc|mm_interconnect_0|cmd_mux|src_data[44]~24, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[44] , soc|mm_interconnect_0|cmd_mux|src_data[44], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~68 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~68, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~63 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~63, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[42]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[42]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[42] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[42], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[42]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[42]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[42] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[42], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[6]~19 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[6]~19, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[42]~22 , soc|mm_interconnect_0|cmd_mux|src_data[42]~22, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[42] , soc|mm_interconnect_0|cmd_mux|src_data[42], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~62 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~62, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[3]~16 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[3]~16, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[39]~19 , soc|mm_interconnect_0|cmd_mux|src_data[39]~19, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[39] , soc|mm_interconnect_0|cmd_mux|src_data[39], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~53 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~53, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~4 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~51 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~51, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[2]~15 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[2]~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[38]~18 , soc|mm_interconnect_0|cmd_mux|src_data[38]~18, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[38] , soc|mm_interconnect_0|cmd_mux|src_data[38], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~50 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~50, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~52 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~52, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~54 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~54, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~55 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~55, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~8 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~57 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~57, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[40], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[40]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[40]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[40] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[40], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[4]~17 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[4]~17, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[40]~20 , soc|mm_interconnect_0|cmd_mux|src_data[40]~20, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[40] , soc|mm_interconnect_0|cmd_mux|src_data[40], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~56 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~56, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~58 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~58, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~60 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~60, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[5]~18 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[5]~18, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[41]~21 , soc|mm_interconnect_0|cmd_mux|src_data[41]~21, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[41]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[41]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[41] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[41], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[41]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[41]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[41] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[41], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[41] , soc|mm_interconnect_0|cmd_mux|src_data[41], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~59 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~59, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~61 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~61, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~feeder , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~12 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~12, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~64 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~64, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~66 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~66, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[7]~20 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[7]~20, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[43]~23 , soc|mm_interconnect_0|cmd_mux|src_data[43]~23, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[43] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[43], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[43]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[43]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[43] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[43], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[43] , soc|mm_interconnect_0|cmd_mux|src_data[43], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~65 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~65, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~67 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~67, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~16 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~16, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~70 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~70, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~18 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~18, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[45] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[45], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[45]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[45]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[45] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[45], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[9]~22 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[9]~22, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[45]~25 , soc|mm_interconnect_0|cmd_mux|src_data[45]~25, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[45] , soc|mm_interconnect_0|cmd_mux|src_data[45], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~71 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~71, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~73 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~73, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~20 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~20, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~76 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~76, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~22 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~22, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~6 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~24 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~24, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[48] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[48], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[48]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[48]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[48] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[48], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[12]~2 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[12]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[48]~5 , soc|mm_interconnect_0|cmd_mux|src_data[48]~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[48] , soc|mm_interconnect_0|cmd_mux|src_data[48], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~10 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~12 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~12, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~26 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~26, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~18 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~18, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]~feeder , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~28 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~28, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~15 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]~feeder , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~30 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~30, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~23 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~23, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[51] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[51], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[51]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[51]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[51] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[51], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[15]~6 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[15]~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[51]~9 , soc|mm_interconnect_0|cmd_mux|src_data[51]~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[51] , soc|mm_interconnect_0|cmd_mux|src_data[51], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~22 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~22, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~24 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~24, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~32 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~32, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[52] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[52], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[52]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[52]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[52] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[52], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[16]~5 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[16]~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[52]~8 , soc|mm_interconnect_0|cmd_mux|src_data[52]~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[52] , soc|mm_interconnect_0|cmd_mux|src_data[52], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~19 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~19, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~21 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~21, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~34 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~34, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~30 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~30, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~36 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~36, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~27 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~27, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~38 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~38, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~36 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~36, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~40 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~40, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~33 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~33, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~42 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~42, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~42 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~42, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~44 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~44, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~39 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~39, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~46 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~46, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~48 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~48, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[43]~0 , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[43]~0, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[40] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[40], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[40]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[40]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[40] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[40], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[40]~15 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[40]~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~44 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~44, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[60] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[60], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[60]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[60]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[60] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[60], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60], WS2, 1
instance = comp, \soc|vga_display_0|Add1~22 , soc|vga_display_0|Add1~22, WS2, 1
instance = comp, \soc|vga_display_0|Add2~32 , soc|vga_display_0|Add2~32, WS2, 1
instance = comp, \soc|vga_display_0|Add5~36 , soc|vga_display_0|Add5~36, WS2, 1
instance = comp, \soc|vga_display_0|Add5~41 , soc|vga_display_0|Add5~41, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[24]~69 , soc|vga_display_0|avalon_master_address[24]~69, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[24] , soc|vga_display_0|avalon_master_address[24], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~11 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[24]~72 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[24]~72, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[24] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[24], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[24]~13 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[24]~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]~feeder , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[60]~16 , soc|mm_interconnect_0|cmd_mux|src_data[60]~16, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[60] , soc|mm_interconnect_0|cmd_mux|src_data[60], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~43 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~43, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~48 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~48, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~45 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~45, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[41] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[41], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[41]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[41]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[41] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[41], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[41]~14 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[41]~14, WS2, 1
instance = comp, \soc|sdram|active_addr[23] , soc|sdram|active_addr[23], WS2, 1
instance = comp, \soc|sdram|active_addr[22] , soc|sdram|active_addr[22], WS2, 1
instance = comp, \soc|sdram|pending~8 , soc|sdram|pending~8, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[39] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[39], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[39]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[39]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[39] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[39], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[39]~12 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[39]~12, WS2, 1
instance = comp, \soc|sdram|active_addr[21] , soc|sdram|active_addr[21], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[38] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[38], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[38]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[38]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[38] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[38], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[38]~13 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[38]~13, WS2, 1
instance = comp, \soc|sdram|active_addr[20] , soc|sdram|active_addr[20], WS2, 1
instance = comp, \soc|sdram|pending~7 , soc|sdram|pending~7, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[34] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[34], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[34]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[34]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[34] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[34], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[34]~9 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[34]~9, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[35] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[35], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[35] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[35], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[35]~8 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[35]~8, WS2, 1
instance = comp, \soc|sdram|active_addr[17] , soc|sdram|active_addr[17], WS2, 1
instance = comp, \soc|sdram|active_addr[16] , soc|sdram|active_addr[16], WS2, 1
instance = comp, \soc|sdram|pending~5 , soc|sdram|pending~5, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[37] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[37], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[37]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[37]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[37] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[37], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[37]~10 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[37]~10, WS2, 1
instance = comp, \soc|sdram|active_addr[19] , soc|sdram|active_addr[19], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[36] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[36], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[36] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[36], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[36]~11 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[36]~11, WS2, 1
instance = comp, \soc|sdram|active_addr[18] , soc|sdram|active_addr[18], WS2, 1
instance = comp, \soc|sdram|pending~6 , soc|sdram|pending~6, WS2, 1
instance = comp, \soc|sdram|pending~9 , soc|sdram|pending~9, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[31]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[31]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[31] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[31], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[31] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[31], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[31]~4 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[31]~4, WS2, 1
instance = comp, \soc|sdram|active_addr[13] , soc|sdram|active_addr[13], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[30]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[30]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[30] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[30], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[30] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[30], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[30]~5 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[30]~5, WS2, 1
instance = comp, \soc|sdram|active_addr[12] , soc|sdram|active_addr[12], WS2, 1
instance = comp, \soc|sdram|pending~2 , soc|sdram|pending~2, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[33] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[33], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[33]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[33]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[33] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[33], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[33]~6 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[33]~6, WS2, 1
instance = comp, \soc|sdram|active_addr[15]~feeder , soc|sdram|active_addr[15]~feeder, WS2, 1
instance = comp, \soc|sdram|active_addr[15] , soc|sdram|active_addr[15], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[32] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[32], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[32]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[32]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[32] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[32], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[32]~7 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[32]~7, WS2, 1
instance = comp, \soc|sdram|active_addr[14] , soc|sdram|active_addr[14], WS2, 1
instance = comp, \soc|sdram|pending~3 , soc|sdram|pending~3, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[29] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[29], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[29] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[29], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[29]~3 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[29]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~8 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[61]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[61]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[61] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[61], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[61]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[61]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[61] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[61], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61], WS2, 1
instance = comp, \soc|vga_display_0|Add1~24 , soc|vga_display_0|Add1~24, WS2, 1
instance = comp, \soc|vga_display_0|Add2~34 , soc|vga_display_0|Add2~34, WS2, 1
instance = comp, \soc|vga_display_0|Add5~38 , soc|vga_display_0|Add5~38, WS2, 1
instance = comp, \soc|vga_display_0|Add5~40 , soc|vga_display_0|Add5~40, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[25]~71 , soc|vga_display_0|avalon_master_address[25]~71, WS2, 1
instance = comp, \soc|vga_display_0|avalon_master_address[25] , soc|vga_display_0|avalon_master_address[25], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~10 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|Add0~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[25]~74 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[25]~74, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[25] , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|address_register[25], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[25]~1 , soc|mm_interconnect_0|vga_display_0_avalon_master_translator|uav_address[25]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[61]~4 , soc|mm_interconnect_0|cmd_mux|src_data[61]~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[61] , soc|mm_interconnect_0|cmd_mux|src_data[61], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~7 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~50 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~50, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~9 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[42] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[42], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[42] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[42], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[42]~2 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[42]~2, WS2, 1
instance = comp, \soc|sdram|active_addr[24] , soc|sdram|active_addr[24], WS2, 1
instance = comp, \soc|sdram|active_addr[11] , soc|sdram|active_addr[11], WS2, 1
instance = comp, \soc|sdram|pending~1 , soc|sdram|pending~1, WS2, 1
instance = comp, \soc|sdram|pending~4 , soc|sdram|pending~4, WS2, 1
instance = comp, \soc|sdram|active_rnw~1 , soc|sdram|active_rnw~1, WS2, 1
instance = comp, \soc|sdram|active_rnw~3 , soc|sdram|active_rnw~3, WS2, 1
instance = comp, \soc|sdram|active_rnw , soc|sdram|active_rnw, WS2, 1
instance = comp, \soc|sdram|m_next~18 , soc|sdram|m_next~18, WS2, 1
instance = comp, \soc|sdram|Selector35~0 , soc|sdram|Selector35~0, WS2, 1
instance = comp, \soc|sdram|Selector35~2 , soc|sdram|Selector35~2, WS2, 1
instance = comp, \soc|sdram|Selector35~1 , soc|sdram|Selector35~1, WS2, 1
instance = comp, \soc|sdram|Selector35~3 , soc|sdram|Selector35~3, WS2, 1
instance = comp, \soc|sdram|m_next.000001000 , soc|sdram|m_next.000001000, WS2, 1
instance = comp, \soc|sdram|Selector28~0 , soc|sdram|Selector28~0, WS2, 1
instance = comp, \soc|sdram|Selector28~1 , soc|sdram|Selector28~1, WS2, 1
instance = comp, \soc|sdram|Selector28~2 , soc|sdram|Selector28~2, WS2, 1
instance = comp, \soc|sdram|Selector28~4 , soc|sdram|Selector28~4, WS2, 1
instance = comp, \soc|sdram|WideOr8~0 , soc|sdram|WideOr8~0, WS2, 1
instance = comp, \soc|sdram|Selector28~5 , soc|sdram|Selector28~5, WS2, 1
instance = comp, \soc|sdram|Selector28~3 , soc|sdram|Selector28~3, WS2, 1
instance = comp, \soc|sdram|Selector28~6 , soc|sdram|Selector28~6, WS2, 1
instance = comp, \soc|sdram|m_state.000001000 , soc|sdram|m_state.000001000, WS2, 1
instance = comp, \soc|sdram|WideOr9~1 , soc|sdram|WideOr9~1, WS2, 1
instance = comp, \soc|sdram|m_count[2]~4 , soc|sdram|m_count[2]~4, WS2, 1
instance = comp, \soc|sdram|m_count[2]~0 , soc|sdram|m_count[2]~0, WS2, 1
instance = comp, \soc|sdram|m_count[2]~2 , soc|sdram|m_count[2]~2, WS2, 1
instance = comp, \soc|sdram|m_count[2]~1 , soc|sdram|m_count[2]~1, WS2, 1
instance = comp, \soc|sdram|m_count[2]~3 , soc|sdram|m_count[2]~3, WS2, 1
instance = comp, \soc|sdram|m_count[1]~6 , soc|sdram|m_count[1]~6, WS2, 1
instance = comp, \soc|sdram|m_count[1] , soc|sdram|m_count[1], WS2, 1
instance = comp, \soc|sdram|Add3~0 , soc|sdram|Add3~0, WS2, 1
instance = comp, \soc|sdram|m_count[2]~5 , soc|sdram|m_count[2]~5, WS2, 1
instance = comp, \soc|sdram|m_count[2] , soc|sdram|m_count[2], WS2, 1
instance = comp, \soc|sdram|Selector31~2 , soc|sdram|Selector31~2, WS2, 1
instance = comp, \soc|sdram|Selector31~3 , soc|sdram|Selector31~3, WS2, 1
instance = comp, \soc|sdram|m_state.001000000 , soc|sdram|m_state.001000000, WS2, 1
instance = comp, \soc|sdram|LessThan1~0 , soc|sdram|LessThan1~0, WS2, 1
instance = comp, \soc|sdram|Selector27~1 , soc|sdram|Selector27~1, WS2, 1
instance = comp, \soc|sdram|Selector27~0 , soc|sdram|Selector27~0, WS2, 1
instance = comp, \soc|sdram|Selector27~2 , soc|sdram|Selector27~2, WS2, 1
instance = comp, \soc|sdram|m_state.000000100 , soc|sdram|m_state.000000100, WS2, 1
instance = comp, \soc|sdram|Selector34~0 , soc|sdram|Selector34~0, WS2, 1
instance = comp, \soc|sdram|Selector34~1 , soc|sdram|Selector34~1, WS2, 1
instance = comp, \soc|sdram|Selector34~2 , soc|sdram|Selector34~2, WS2, 1
instance = comp, \soc|sdram|Selector36~1 , soc|sdram|Selector36~1, WS2, 1
instance = comp, \soc|sdram|Selector34~3 , soc|sdram|Selector34~3, WS2, 1
instance = comp, \soc|sdram|m_next.000000001 , soc|sdram|m_next.000000001, WS2, 1
instance = comp, \soc|sdram|Selector25~2 , soc|sdram|Selector25~2, WS2, 1
instance = comp, \soc|sdram|m_state.000000001 , soc|sdram|m_state.000000001, WS2, 1
instance = comp, \soc|sdram|Selector26~4 , soc|sdram|Selector26~4, WS2, 1
instance = comp, \soc|sdram|active_cs_n~0 , soc|sdram|active_cs_n~0, WS2, 1
instance = comp, \soc|sdram|active_cs_n~1 , soc|sdram|active_cs_n~1, WS2, 1
instance = comp, \soc|sdram|active_cs_n , soc|sdram|active_cs_n, WS2, 1
instance = comp, \soc|sdram|pending~10 , soc|sdram|pending~10, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entries[0]~1 , soc|sdram|the_soc_sdram_input_efifo_module|entries[0]~1, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entries[0] , soc|sdram|the_soc_sdram_input_efifo_module|entries[0], WS2, 1
instance = comp, \soc|sdram|f_select , soc|sdram|f_select, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entries[1]~0 , soc|sdram|the_soc_sdram_input_efifo_module|entries[1]~0, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entries[1] , soc|sdram|the_soc_sdram_input_efifo_module|entries[1], WS2, 1
instance = comp, \soc|sdram|comb~5 , soc|sdram|comb~5, WS2, 1
instance = comp, \soc|sdram|comb~2 , soc|sdram|comb~2, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|wr_address~0 , soc|sdram|the_soc_sdram_input_efifo_module|wr_address~0, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|wr_address , soc|sdram|the_soc_sdram_input_efifo_module|wr_address, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[43]~0 , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[43]~0, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[43] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[43], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[43] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[43], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[43]~1 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[43]~1, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[28] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[28], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[28]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[28]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[28] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[28], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[28]~0 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[28]~0, WS2, 1
instance = comp, \soc|sdram|active_addr[10] , soc|sdram|active_addr[10], WS2, 1
instance = comp, \soc|sdram|pending~0 , soc|sdram|pending~0, WS2, 1
instance = comp, \soc|sdram|pending~11 , soc|sdram|pending~11, WS2, 1
instance = comp, \soc|sdram|pending~12 , soc|sdram|pending~12, WS2, 1
instance = comp, \soc|sdram|pending~13 , soc|sdram|pending~13, WS2, 1
instance = comp, \soc|sdram|Selector30~0 , soc|sdram|Selector30~0, WS2, 1
instance = comp, \soc|sdram|Selector30~1 , soc|sdram|Selector30~1, WS2, 1
instance = comp, \soc|sdram|m_state.000100000 , soc|sdram|m_state.000100000, WS2, 1
instance = comp, \soc|sdram|Selector41~0 , soc|sdram|Selector41~0, WS2, 1
instance = comp, \soc|sdram|Selector41~1 , soc|sdram|Selector41~1, WS2, 1
instance = comp, \soc|sdram|Selector41~2 , soc|sdram|Selector41~2, WS2, 1
instance = comp, \soc|sdram|Selector38~2 , soc|sdram|Selector38~2, WS2, 1
instance = comp, \soc|sdram|Selector38~3 , soc|sdram|Selector38~3, WS2, 1
instance = comp, \soc|sdram|Selector41~3 , soc|sdram|Selector41~3, WS2, 1
instance = comp, \soc|sdram|m_count[0] , soc|sdram|m_count[0], WS2, 1
instance = comp, \soc|sdram|m_addr[2]~1 , soc|sdram|m_addr[2]~1, WS2, 1
instance = comp, \soc|sdram|Selector38~0 , soc|sdram|Selector38~0, WS2, 1
instance = comp, \soc|sdram|Selector38~1 , soc|sdram|Selector38~1, WS2, 1
instance = comp, \soc|sdram|Selector38~4 , soc|sdram|Selector38~4, WS2, 1
instance = comp, \soc|sdram|m_count[3] , soc|sdram|m_count[3], WS2, 1
instance = comp, \soc|sdram|Selector25~0 , soc|sdram|Selector25~0, WS2, 1
instance = comp, \soc|sdram|Selector37~0 , soc|sdram|Selector37~0, WS2, 1
instance = comp, \soc|sdram|Selector37~1 , soc|sdram|Selector37~1, WS2, 1
instance = comp, \soc|sdram|m_next.010000000 , soc|sdram|m_next.010000000, WS2, 1
instance = comp, \soc|sdram|Selector32~0 , soc|sdram|Selector32~0, WS2, 1
instance = comp, \soc|sdram|m_state.010000000 , soc|sdram|m_state.010000000, WS2, 1
instance = comp, \soc|sdram|Selector36~0 , soc|sdram|Selector36~0, WS2, 1
instance = comp, \soc|sdram|m_next.000010000 , soc|sdram|m_next.000010000, WS2, 1
instance = comp, \soc|sdram|Selector29~0 , soc|sdram|Selector29~0, WS2, 1
instance = comp, \soc|sdram|m_state.000010000 , soc|sdram|m_state.000010000, WS2, 1
instance = comp, \soc|sdram|WideOr9~0 , soc|sdram|WideOr9~0, WS2, 1
instance = comp, \soc|sdram|Selector2~0 , soc|sdram|Selector2~0, WS2, 1
instance = comp, \soc|sdram|Selector2~1 , soc|sdram|Selector2~1, WS2, 1
instance = comp, \soc|sdram|i_cmd[1] , soc|sdram|i_cmd[1], WS2, 1
instance = comp, \soc|sdram|Selector22~0 , soc|sdram|Selector22~0, WS2, 1
instance = comp, \soc|sdram|always5~0 , soc|sdram|always5~0, WS2, 1
instance = comp, \soc|sdram|Selector22~1 , soc|sdram|Selector22~1, WS2, 1
instance = comp, \soc|sdram|m_cmd[1]~_Duplicate_1 , soc|sdram|m_cmd[1]~_Duplicate_1, WS2, 1
instance = comp, \soc|sdram|Selector3~0 , soc|sdram|Selector3~0, WS2, 1
instance = comp, \soc|sdram|Selector3~1 , soc|sdram|Selector3~1, WS2, 1
instance = comp, \soc|sdram|i_cmd[0] , soc|sdram|i_cmd[0], WS2, 1
instance = comp, \soc|sdram|Selector23~0 , soc|sdram|Selector23~0, WS2, 1
instance = comp, \soc|sdram|Selector23~1 , soc|sdram|Selector23~1, WS2, 1
instance = comp, \soc|sdram|m_cmd[0]~_Duplicate_1 , soc|sdram|m_cmd[0]~_Duplicate_1, WS2, 1
instance = comp, \soc|sdram|Selector1~0 , soc|sdram|Selector1~0, WS2, 1
instance = comp, \soc|sdram|i_cmd[2] , soc|sdram|i_cmd[2], WS2, 1
instance = comp, \soc|sdram|Selector21~0 , soc|sdram|Selector21~0, WS2, 1
instance = comp, \soc|sdram|m_cmd[2]~_Duplicate_1 , soc|sdram|m_cmd[2]~_Duplicate_1, WS2, 1
instance = comp, \soc|sdram|Equal4~0 , soc|sdram|Equal4~0, WS2, 1
instance = comp, \soc|sdram|rd_valid[0] , soc|sdram|rd_valid[0], WS2, 1
instance = comp, \soc|sdram|rd_valid[1] , soc|sdram|rd_valid[1], WS2, 1
instance = comp, \soc|sdram|rd_valid[2]~feeder , soc|sdram|rd_valid[2]~feeder, WS2, 1
instance = comp, \soc|sdram|rd_valid[2] , soc|sdram|rd_valid[2], WS2, 1
instance = comp, \soc|sdram|za_valid , soc|sdram|za_valid, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~2 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[26]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[26]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[26] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[26], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[26] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[26], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data[2] , soc|nios2_gen2_0|cpu|av_ld_byte3_data[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[26]~4 , soc|nios2_gen2_0|cpu|W_rf_wr_data[26]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[30]~4 , soc|nios2_gen2_0|cpu|d_writedata[30]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[30] , soc|nios2_gen2_0|cpu|d_writedata[30], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~21 , soc|mm_interconnect_0|cmd_mux_004|src_payload~21, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[30] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[30], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~20 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~20, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~20 , soc|mm_interconnect_0|cmd_mux_004|src_payload~20, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[31] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[31], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~19 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~19, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_data[35] , soc|mm_interconnect_0|cmd_mux_004|src_data[35], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[3] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~23 , soc|mm_interconnect_0|cmd_mux_004|src_payload~23, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[28] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[28], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~22 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~22, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~10 , soc|mm_interconnect_0|cmd_mux_004|src_payload~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[26] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[26], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~6 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8, WS2, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, WS2, 1
instance = comp, \soc|sdram|za_data[9] , soc|sdram|za_data[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~1 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[25]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[25]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[25] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[25], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[25] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[25], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data[1] , soc|nios2_gen2_0|cpu|av_ld_byte3_data[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[25]~5 , soc|nios2_gen2_0|cpu|W_rf_wr_data[25]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[24]~3 , soc|nios2_gen2_0|cpu|E_src1[24]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[24] , soc|nios2_gen2_0|cpu|E_src1[24], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[24]~3 , soc|nios2_gen2_0|cpu|E_logic_result[24]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[24]~3 , soc|nios2_gen2_0|cpu|W_alu_result[24]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[24] , soc|nios2_gen2_0|cpu|W_alu_result[24], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~5 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~0 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[24]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[24]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[24] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[24], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[24] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[24], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12 , soc|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte3_data[0] , soc|nios2_gen2_0|cpu|av_ld_byte3_data[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[24]~6 , soc|nios2_gen2_0|cpu|W_rf_wr_data[24]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[25]~1 , soc|nios2_gen2_0|cpu|d_writedata[25]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[25] , soc|nios2_gen2_0|cpu|d_writedata[25], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~9 , soc|mm_interconnect_0|cmd_mux_004|src_payload~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[25] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[25], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~13 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~12 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~6 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]~81 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]~81, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~65 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~65, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~66 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~66, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~71 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~71, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~72 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~72, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~18 , soc|mm_interconnect_0|cmd_mux_004|src_payload~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[12] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[12], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~17 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~17, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~77 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~77, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~78 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~78, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~75 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~75, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~76 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~76, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~73 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~73, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~74 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~74, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~69 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~69, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~70 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~70, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~15 , soc|mm_interconnect_0|cmd_mux_004|src_payload~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[11] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[11], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~14 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~7 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~25 , soc|mm_interconnect_0|cmd_mux_004|src_payload~25, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[10] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[10], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~79 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~79, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~80 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~80, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~28 , soc|mm_interconnect_0|cmd_mux_004|src_payload~28, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[7] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~27 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~27, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~12 , soc|mm_interconnect_0|cmd_mux_004|src_payload~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[5] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[5], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~11 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~10 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~15 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~10 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~4 , soc|mm_interconnect_0|cmd_mux_004|src_payload~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[3] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~4 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23], WS2, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, WS2, 1
instance = comp, \soc|sdram|za_data[7] , soc|sdram|za_data[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~7 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[23]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[23]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[23] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[23], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[23] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[23], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~3 , soc|mm_interconnect_0|rsp_mux_001|src_payload~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~4 , soc|mm_interconnect_0|rsp_mux_001|src_payload~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0 , soc|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte2_data[7] , soc|nios2_gen2_0|cpu|av_ld_byte2_data[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[23]~7 , soc|nios2_gen2_0|cpu|W_rf_wr_data[23]~7, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[42] , soc|timer_0|counter_snapshot[42], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[58] , soc|timer_0|counter_snapshot[58], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[10]~60 , soc|timer_0|read_mux_out[10]~60, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[10] , soc|timer_0|period_halfword_0_register[10], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[10]~57 , soc|timer_0|read_mux_out[10]~57, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[10] , soc|timer_0|counter_snapshot[10], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[26]~feeder , soc|timer_0|counter_snapshot[26]~feeder, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[26] , soc|timer_0|counter_snapshot[26], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[10]~59 , soc|timer_0|read_mux_out[10]~59, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_register[10] , soc|timer_0|period_halfword_2_register[10], WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_register[10] , soc|timer_0|period_halfword_3_register[10], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[10]~58 , soc|timer_0|read_mux_out[10]~58, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[10]~61 , soc|timer_0|read_mux_out[10]~61, WS2, 1
instance = comp, \soc|timer_0|readdata[10] , soc|timer_0|readdata[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10] , soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~26 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~26, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[10]~20 , soc|mm_interconnect_0|rsp_mux_002|src_data[10]~20, WS2, 1
instance = comp, \soc|jtag_uart_0|ac~0 , soc|jtag_uart_0|ac~0, WS2, 1
instance = comp, \soc|jtag_uart_0|ac~1 , soc|jtag_uart_0|ac~1, WS2, 1
instance = comp, \soc|jtag_uart_0|ac , soc|jtag_uart_0|ac, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][10] , soc|vga_display_0|registers[1][10], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~26 , soc|vga_display_0|avalon_slave_readdata~26, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[10] , soc|vga_display_0|avalon_slave_readdata[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[10] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[10]~19 , soc|mm_interconnect_0|rsp_mux_002|src_data[10]~19, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10] , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[10]~2 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[10]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_holding_reg[10] , soc|spi_0|spi_slave_select_holding_reg[10], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[10] , soc|spi_0|spi_slave_select_reg[10], WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[10]~23 , soc|spi_0|p1_data_to_cpu[10]~23, WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[10] , soc|spi_0|endofpacketvalue_reg[10], WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[10]~22 , soc|spi_0|p1_data_to_cpu[10]~22, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[10]~24 , soc|spi_0|p1_data_to_cpu[10]~24, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[10] , soc|spi_0|data_to_cpu[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[10]~21 , soc|mm_interconnect_0|rsp_mux_002|src_data[10]~21, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[10]~22 , soc|mm_interconnect_0|rsp_mux_002|src_data[10]~22, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[10]~84 , soc|nios2_gen2_0|cpu|F_iw[10]~84, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[10] , soc|nios2_gen2_0|cpu|D_iw[10], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[6]~21 , soc|nios2_gen2_0|cpu|E_src1[6]~21, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[6] , soc|nios2_gen2_0|cpu|E_src1[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[6] , soc|nios2_gen2_0|cpu|E_shift_rot_result[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~22 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~22, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[5] , soc|nios2_gen2_0|cpu|E_shift_rot_result[5], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~21 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~21, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[4] , soc|nios2_gen2_0|cpu|E_shift_rot_result[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~24 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~24, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[3] , soc|nios2_gen2_0|cpu|E_shift_rot_result[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~25 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~25, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[2] , soc|nios2_gen2_0|cpu|E_shift_rot_result[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~27 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~27, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[1] , soc|nios2_gen2_0|cpu|E_shift_rot_result[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[0] , soc|nios2_gen2_0|cpu|E_shift_rot_result[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_shift_logical~1 , soc|nios2_gen2_0|cpu|D_ctrl_shift_logical~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_shift_logical~2 , soc|nios2_gen2_0|cpu|D_ctrl_shift_logical~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_shift_logical , soc|nios2_gen2_0|cpu|R_ctrl_shift_logical, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 , soc|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[31] , soc|nios2_gen2_0|cpu|E_shift_rot_result[31], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[30] , soc|nios2_gen2_0|cpu|E_shift_rot_result[30], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[29] , soc|nios2_gen2_0|cpu|E_shift_rot_result[29], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[28] , soc|nios2_gen2_0|cpu|E_shift_rot_result[28], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~0 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[27] , soc|nios2_gen2_0|cpu|E_shift_rot_result[27], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~1 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[26] , soc|nios2_gen2_0|cpu|E_shift_rot_result[26], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~2 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[25] , soc|nios2_gen2_0|cpu|E_shift_rot_result[25], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~3 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[24] , soc|nios2_gen2_0|cpu|E_shift_rot_result[24], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~4 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[23] , soc|nios2_gen2_0|cpu|E_shift_rot_result[23], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~5 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[22] , soc|nios2_gen2_0|cpu|E_shift_rot_result[22], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~6 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[21] , soc|nios2_gen2_0|cpu|E_shift_rot_result[21], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~7 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[20] , soc|nios2_gen2_0|cpu|E_shift_rot_result[20], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~8 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[19] , soc|nios2_gen2_0|cpu|E_shift_rot_result[19], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~9 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[18] , soc|nios2_gen2_0|cpu|E_shift_rot_result[18], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~10 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[17] , soc|nios2_gen2_0|cpu|E_shift_rot_result[17], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~11 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[16] , soc|nios2_gen2_0|cpu|E_shift_rot_result[16], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~12 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[15] , soc|nios2_gen2_0|cpu|E_shift_rot_result[15], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~13 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[14] , soc|nios2_gen2_0|cpu|E_shift_rot_result[14], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~14 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[13] , soc|nios2_gen2_0|cpu|E_shift_rot_result[13], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~15 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[12] , soc|nios2_gen2_0|cpu|E_shift_rot_result[12], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~16 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[11] , soc|nios2_gen2_0|cpu|E_shift_rot_result[11], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~17 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~17, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[10] , soc|nios2_gen2_0|cpu|E_shift_rot_result[10], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~20 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~20, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[9] , soc|nios2_gen2_0|cpu|E_shift_rot_result[9], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~18 , soc|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_result[8] , soc|nios2_gen2_0|cpu|E_shift_rot_result[8], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[8] , soc|nios2_gen2_0|cpu|W_alu_result[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal4~0 , soc|mm_interconnect_0|router_001|Equal4~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal4~1 , soc|mm_interconnect_0|router_001|Equal4~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|always1~0 , soc|mm_interconnect_0|router_001|always1~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_003|src_valid~0 , soc|mm_interconnect_0|cmd_mux_003|src_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_003|WideOr1 , soc|mm_interconnect_0|cmd_mux_003|WideOr1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0 , soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3 , soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] , soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0 , soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0 , soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 , soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1 , soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2 , soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] , soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2 , soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 , soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] , soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 , soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] , soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~1 , soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2 , soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] , soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready , soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_003|update_grant~1 , soc|mm_interconnect_0|cmd_mux_003|update_grant~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_003|saved_grant[0] , soc|mm_interconnect_0|cmd_mux_003|saved_grant[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_003|src_data[71] , soc|mm_interconnect_0|cmd_mux_003|src_data[71], WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71] , soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1 , soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]~feeder , soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 , soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71] , soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_003|src_data[38] , soc|mm_interconnect_0|cmd_mux_003|src_data[38], WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] , soc|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~0 , soc|mm_interconnect_0|rsp_mux_001|src_payload~0, WS2, 1
instance = comp, \soc|vga_display_0|registers[1][22] , soc|vga_display_0|registers[1][22], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~3 , soc|vga_display_0|avalon_slave_readdata~3, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[22] , soc|vga_display_0|avalon_slave_readdata[22], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[22] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[22], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~5 , soc|mm_interconnect_0|rsp_mux_001|src_payload~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~3 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~6 , soc|mm_interconnect_0|rsp_mux_001|src_payload~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~6 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[22]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[22]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[22] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[22], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[22] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[22], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~7 , soc|mm_interconnect_0|rsp_mux_001|src_payload~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~8 , soc|mm_interconnect_0|rsp_mux_001|src_payload~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1 , soc|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte2_data[6] , soc|nios2_gen2_0|cpu|av_ld_byte2_data[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[22]~8 , soc|nios2_gen2_0|cpu|W_rf_wr_data[22]~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[21]~6 , soc|nios2_gen2_0|cpu|E_src1[21]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[21] , soc|nios2_gen2_0|cpu|E_src1[21], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[21]~6 , soc|nios2_gen2_0|cpu|E_logic_result[21]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[21]~6 , soc|nios2_gen2_0|cpu|W_alu_result[21]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[21] , soc|nios2_gen2_0|cpu|W_alu_result[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~9 , soc|mm_interconnect_0|rsp_mux_001|src_payload~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~10 , soc|mm_interconnect_0|rsp_mux_001|src_payload~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[21]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[21]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[21] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[21] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~11 , soc|mm_interconnect_0|rsp_mux_001|src_payload~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~12 , soc|mm_interconnect_0|rsp_mux_001|src_payload~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2 , soc|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte2_data[5] , soc|nios2_gen2_0|cpu|av_ld_byte2_data[5], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[21]~9 , soc|nios2_gen2_0|cpu|W_rf_wr_data[21]~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[20]~7 , soc|nios2_gen2_0|cpu|E_src2[20]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[20] , soc|nios2_gen2_0|cpu|E_src2[20], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[20]~7 , soc|nios2_gen2_0|cpu|E_logic_result[20]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[20]~7 , soc|nios2_gen2_0|cpu|W_alu_result[20]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[20] , soc|nios2_gen2_0|cpu|W_alu_result[20], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[20], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[20]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[20]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[20] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[20], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~13 , soc|mm_interconnect_0|rsp_mux_001|src_payload~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~14 , soc|mm_interconnect_0|rsp_mux_001|src_payload~14, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~15 , soc|mm_interconnect_0|rsp_mux_001|src_payload~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3 , soc|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte2_data[4] , soc|nios2_gen2_0|cpu|av_ld_byte2_data[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[20]~10 , soc|nios2_gen2_0|cpu|W_rf_wr_data[20]~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[19]~8 , soc|nios2_gen2_0|cpu|E_src1[19]~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[19] , soc|nios2_gen2_0|cpu|E_src1[19], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[19]~8 , soc|nios2_gen2_0|cpu|E_logic_result[19]~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[19]~8 , soc|nios2_gen2_0|cpu|W_alu_result[19]~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[19] , soc|nios2_gen2_0|cpu|W_alu_result[19], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][19] , soc|vga_display_0|registers[1][19], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~32 , soc|vga_display_0|avalon_slave_readdata~32, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[19] , soc|vga_display_0|avalon_slave_readdata[19], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[19] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[19], WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~16 , soc|mm_interconnect_0|rsp_mux_001|src_payload~16, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~17 , soc|mm_interconnect_0|rsp_mux_001|src_payload~17, WS2, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, WS2, 1
instance = comp, \soc|sdram|za_data[3] , soc|sdram|za_data[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~11 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[19], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[19] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[19], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~18 , soc|mm_interconnect_0|rsp_mux_001|src_payload~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4 , soc|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte2_data[3] , soc|nios2_gen2_0|cpu|av_ld_byte2_data[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[19]~11 , soc|nios2_gen2_0|cpu|W_rf_wr_data[19]~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_st_data[18]~15 , soc|nios2_gen2_0|cpu|E_st_data[18]~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[18] , soc|nios2_gen2_0|cpu|d_writedata[18], WS2, 1
instance = comp, \soc|vga_display_0|registers~19 , soc|vga_display_0|registers~19, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][18] , soc|vga_display_0|registers[0][18], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][18] , soc|vga_display_0|registers[1][18], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~33 , soc|vga_display_0|avalon_slave_readdata~33, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[18] , soc|vga_display_0|avalon_slave_readdata[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[18] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~19 , soc|mm_interconnect_0|rsp_mux_001|src_payload~19, WS2, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, WS2, 1
instance = comp, \soc|sdram|za_data[2] , soc|sdram|za_data[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~10 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[18]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[18]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[18] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[18]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[18]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[18] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[18], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~33 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~33, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~20 , soc|mm_interconnect_0|rsp_mux_001|src_payload~20, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~21 , soc|mm_interconnect_0|rsp_mux_001|src_payload~21, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5 , soc|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte2_data[2] , soc|nios2_gen2_0|cpu|av_ld_byte2_data[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[18]~12 , soc|nios2_gen2_0|cpu|W_rf_wr_data[18]~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_st_data[17]~10 , soc|nios2_gen2_0|cpu|E_st_data[17]~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[17] , soc|nios2_gen2_0|cpu|d_writedata[17], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_payload~18 , soc|mm_interconnect_0|cmd_mux_010|src_payload~18, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~23 , soc|mm_interconnect_0|rsp_mux_001|src_payload~23, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~22 , soc|mm_interconnect_0|rsp_mux_001|src_payload~22, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[17]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[17]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[17] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[17], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[17]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[17]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[17] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[17], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~24 , soc|mm_interconnect_0|rsp_mux_001|src_payload~24, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6 , soc|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte2_data[1] , soc|nios2_gen2_0|cpu|av_ld_byte2_data[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[17]~13 , soc|nios2_gen2_0|cpu|W_rf_wr_data[17]~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[16]~11 , soc|nios2_gen2_0|cpu|E_src2[16]~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[16] , soc|nios2_gen2_0|cpu|E_src2[16], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~11 , soc|nios2_gen2_0|cpu|Add1~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[16]~11 , soc|nios2_gen2_0|cpu|E_logic_result[16]~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[16]~11 , soc|nios2_gen2_0|cpu|W_alu_result[16]~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[16] , soc|nios2_gen2_0|cpu|W_alu_result[16], WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~25 , soc|mm_interconnect_0|rsp_mux_001|src_payload~25, WS2, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, WS2, 1
instance = comp, \soc|sdram|za_data[0] , soc|sdram|za_data[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~8 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[16], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[16] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[16], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~17 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~17, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~26 , soc|mm_interconnect_0|rsp_mux_001|src_payload~26, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~27 , soc|mm_interconnect_0|rsp_mux_001|src_payload~27, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7 , soc|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte2_data[0] , soc|nios2_gen2_0|cpu|av_ld_byte2_data[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[16]~14 , soc|nios2_gen2_0|cpu|W_rf_wr_data[16]~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[15]~12 , soc|nios2_gen2_0|cpu|E_src1[15]~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[15] , soc|nios2_gen2_0|cpu|E_src1[15], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[15]~12 , soc|nios2_gen2_0|cpu|E_logic_result[15]~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[15]~12 , soc|nios2_gen2_0|cpu|W_alu_result[15]~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[15] , soc|nios2_gen2_0|cpu|W_alu_result[15], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[15]~15 , soc|nios2_gen2_0|cpu|W_rf_wr_data[15]~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_st_data[13]~6 , soc|nios2_gen2_0|cpu|E_st_data[13]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[13] , soc|nios2_gen2_0|cpu|d_writedata[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_payload~9 , soc|mm_interconnect_0|cmd_mux_009|src_payload~9, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[13]~feeder , soc|timer_0|period_halfword_1_register[13]~feeder, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[13] , soc|timer_0|period_halfword_1_register[13], WS2, 1
instance = comp, \soc|timer_0|internal_counter[29] , soc|timer_0|internal_counter[29], WS2, 1
instance = comp, \soc|timer_0|internal_counter[30]~124 , soc|timer_0|internal_counter[30]~124, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_payload~6 , soc|mm_interconnect_0|cmd_mux_009|src_payload~6, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[14] , soc|timer_0|period_halfword_1_register[14], WS2, 1
instance = comp, \soc|timer_0|internal_counter[30] , soc|timer_0|internal_counter[30], WS2, 1
instance = comp, \soc|timer_0|internal_counter[31]~126 , soc|timer_0|internal_counter[31]~126, WS2, 1
instance = comp, \soc|timer_0|period_halfword_1_register[15] , soc|timer_0|period_halfword_1_register[15], WS2, 1
instance = comp, \soc|timer_0|internal_counter[31] , soc|timer_0|internal_counter[31], WS2, 1
instance = comp, \soc|timer_0|internal_counter[32]~128 , soc|timer_0|internal_counter[32]~128, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_register[0] , soc|timer_0|period_halfword_2_register[0], WS2, 1
instance = comp, \soc|timer_0|internal_counter[32] , soc|timer_0|internal_counter[32], WS2, 1
instance = comp, \soc|timer_0|internal_counter[33]~130 , soc|timer_0|internal_counter[33]~130, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_register[1] , soc|timer_0|period_halfword_2_register[1], WS2, 1
instance = comp, \soc|timer_0|internal_counter[33] , soc|timer_0|internal_counter[33], WS2, 1
instance = comp, \soc|timer_0|internal_counter[34]~132 , soc|timer_0|internal_counter[34]~132, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_register[2] , soc|timer_0|period_halfword_2_register[2], WS2, 1
instance = comp, \soc|timer_0|internal_counter[34] , soc|timer_0|internal_counter[34], WS2, 1
instance = comp, \soc|timer_0|internal_counter[35]~134 , soc|timer_0|internal_counter[35]~134, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_register[3] , soc|timer_0|period_halfword_2_register[3], WS2, 1
instance = comp, \soc|timer_0|internal_counter[35] , soc|timer_0|internal_counter[35], WS2, 1
instance = comp, \soc|timer_0|internal_counter[36]~136 , soc|timer_0|internal_counter[36]~136, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_register[4] , soc|timer_0|period_halfword_2_register[4], WS2, 1
instance = comp, \soc|timer_0|internal_counter[36] , soc|timer_0|internal_counter[36], WS2, 1
instance = comp, \soc|timer_0|internal_counter[37]~138 , soc|timer_0|internal_counter[37]~138, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_register[5] , soc|timer_0|period_halfword_2_register[5], WS2, 1
instance = comp, \soc|timer_0|internal_counter[37] , soc|timer_0|internal_counter[37], WS2, 1
instance = comp, \soc|timer_0|internal_counter[38]~140 , soc|timer_0|internal_counter[38]~140, WS2, 1
instance = comp, \soc|timer_0|internal_counter[38] , soc|timer_0|internal_counter[38], WS2, 1
instance = comp, \soc|timer_0|internal_counter[39]~142 , soc|timer_0|internal_counter[39]~142, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_register[7] , soc|timer_0|period_halfword_2_register[7], WS2, 1
instance = comp, \soc|timer_0|internal_counter[39] , soc|timer_0|internal_counter[39], WS2, 1
instance = comp, \soc|timer_0|internal_counter[40]~144 , soc|timer_0|internal_counter[40]~144, WS2, 1
instance = comp, \soc|timer_0|internal_counter[40] , soc|timer_0|internal_counter[40], WS2, 1
instance = comp, \soc|timer_0|internal_counter[41]~146 , soc|timer_0|internal_counter[41]~146, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_register[9] , soc|timer_0|period_halfword_2_register[9], WS2, 1
instance = comp, \soc|timer_0|internal_counter[41] , soc|timer_0|internal_counter[41], WS2, 1
instance = comp, \soc|timer_0|internal_counter[42]~148 , soc|timer_0|internal_counter[42]~148, WS2, 1
instance = comp, \soc|timer_0|internal_counter[42] , soc|timer_0|internal_counter[42], WS2, 1
instance = comp, \soc|timer_0|internal_counter[43]~150 , soc|timer_0|internal_counter[43]~150, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_register[11] , soc|timer_0|period_halfword_2_register[11], WS2, 1
instance = comp, \soc|timer_0|internal_counter[43] , soc|timer_0|internal_counter[43], WS2, 1
instance = comp, \soc|timer_0|internal_counter[44]~152 , soc|timer_0|internal_counter[44]~152, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_register[12] , soc|timer_0|period_halfword_2_register[12], WS2, 1
instance = comp, \soc|timer_0|internal_counter[44] , soc|timer_0|internal_counter[44], WS2, 1
instance = comp, \soc|timer_0|internal_counter[45]~154 , soc|timer_0|internal_counter[45]~154, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_register[13] , soc|timer_0|period_halfword_2_register[13], WS2, 1
instance = comp, \soc|timer_0|internal_counter[45] , soc|timer_0|internal_counter[45], WS2, 1
instance = comp, \soc|timer_0|internal_counter[46]~156 , soc|timer_0|internal_counter[46]~156, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_register[14] , soc|timer_0|period_halfword_2_register[14], WS2, 1
instance = comp, \soc|timer_0|internal_counter[46] , soc|timer_0|internal_counter[46], WS2, 1
instance = comp, \soc|timer_0|internal_counter[47]~158 , soc|timer_0|internal_counter[47]~158, WS2, 1
instance = comp, \soc|timer_0|period_halfword_2_register[15] , soc|timer_0|period_halfword_2_register[15], WS2, 1
instance = comp, \soc|timer_0|internal_counter[47] , soc|timer_0|internal_counter[47], WS2, 1
instance = comp, \soc|timer_0|internal_counter[48]~160 , soc|timer_0|internal_counter[48]~160, WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_register[0] , soc|timer_0|period_halfword_3_register[0], WS2, 1
instance = comp, \soc|timer_0|internal_counter[48] , soc|timer_0|internal_counter[48], WS2, 1
instance = comp, \soc|timer_0|internal_counter[49]~162 , soc|timer_0|internal_counter[49]~162, WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_register[1] , soc|timer_0|period_halfword_3_register[1], WS2, 1
instance = comp, \soc|timer_0|internal_counter[49] , soc|timer_0|internal_counter[49], WS2, 1
instance = comp, \soc|timer_0|internal_counter[50]~164 , soc|timer_0|internal_counter[50]~164, WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_register[2]~feeder , soc|timer_0|period_halfword_3_register[2]~feeder, WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_register[2] , soc|timer_0|period_halfword_3_register[2], WS2, 1
instance = comp, \soc|timer_0|internal_counter[50] , soc|timer_0|internal_counter[50], WS2, 1
instance = comp, \soc|timer_0|internal_counter[51]~166 , soc|timer_0|internal_counter[51]~166, WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_register[3]~feeder , soc|timer_0|period_halfword_3_register[3]~feeder, WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_register[3] , soc|timer_0|period_halfword_3_register[3], WS2, 1
instance = comp, \soc|timer_0|internal_counter[51] , soc|timer_0|internal_counter[51], WS2, 1
instance = comp, \soc|timer_0|internal_counter[52]~168 , soc|timer_0|internal_counter[52]~168, WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_register[4] , soc|timer_0|period_halfword_3_register[4], WS2, 1
instance = comp, \soc|timer_0|internal_counter[52] , soc|timer_0|internal_counter[52], WS2, 1
instance = comp, \soc|timer_0|internal_counter[53]~170 , soc|timer_0|internal_counter[53]~170, WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_register[5] , soc|timer_0|period_halfword_3_register[5], WS2, 1
instance = comp, \soc|timer_0|internal_counter[53] , soc|timer_0|internal_counter[53], WS2, 1
instance = comp, \soc|timer_0|internal_counter[54]~172 , soc|timer_0|internal_counter[54]~172, WS2, 1
instance = comp, \soc|timer_0|internal_counter[54] , soc|timer_0|internal_counter[54], WS2, 1
instance = comp, \soc|timer_0|internal_counter[55]~174 , soc|timer_0|internal_counter[55]~174, WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_register[7] , soc|timer_0|period_halfword_3_register[7], WS2, 1
instance = comp, \soc|timer_0|internal_counter[55] , soc|timer_0|internal_counter[55], WS2, 1
instance = comp, \soc|timer_0|internal_counter[56]~176 , soc|timer_0|internal_counter[56]~176, WS2, 1
instance = comp, \soc|timer_0|internal_counter[56] , soc|timer_0|internal_counter[56], WS2, 1
instance = comp, \soc|timer_0|internal_counter[57]~178 , soc|timer_0|internal_counter[57]~178, WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_register[9] , soc|timer_0|period_halfword_3_register[9], WS2, 1
instance = comp, \soc|timer_0|internal_counter[57] , soc|timer_0|internal_counter[57], WS2, 1
instance = comp, \soc|timer_0|internal_counter[58]~180 , soc|timer_0|internal_counter[58]~180, WS2, 1
instance = comp, \soc|timer_0|internal_counter[58] , soc|timer_0|internal_counter[58], WS2, 1
instance = comp, \soc|timer_0|internal_counter[59]~182 , soc|timer_0|internal_counter[59]~182, WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_register[11] , soc|timer_0|period_halfword_3_register[11], WS2, 1
instance = comp, \soc|timer_0|internal_counter[59] , soc|timer_0|internal_counter[59], WS2, 1
instance = comp, \soc|timer_0|Equal0~17 , soc|timer_0|Equal0~17, WS2, 1
instance = comp, \soc|timer_0|internal_counter[60]~184 , soc|timer_0|internal_counter[60]~184, WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_register[12] , soc|timer_0|period_halfword_3_register[12], WS2, 1
instance = comp, \soc|timer_0|internal_counter[60] , soc|timer_0|internal_counter[60], WS2, 1
instance = comp, \soc|timer_0|internal_counter[61]~186 , soc|timer_0|internal_counter[61]~186, WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_register[13] , soc|timer_0|period_halfword_3_register[13], WS2, 1
instance = comp, \soc|timer_0|internal_counter[61] , soc|timer_0|internal_counter[61], WS2, 1
instance = comp, \soc|timer_0|internal_counter[62]~188 , soc|timer_0|internal_counter[62]~188, WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_register[14] , soc|timer_0|period_halfword_3_register[14], WS2, 1
instance = comp, \soc|timer_0|internal_counter[62] , soc|timer_0|internal_counter[62], WS2, 1
instance = comp, \soc|timer_0|internal_counter[63]~190 , soc|timer_0|internal_counter[63]~190, WS2, 1
instance = comp, \soc|timer_0|period_halfword_3_register[15] , soc|timer_0|period_halfword_3_register[15], WS2, 1
instance = comp, \soc|timer_0|internal_counter[63] , soc|timer_0|internal_counter[63], WS2, 1
instance = comp, \soc|timer_0|Equal0~18 , soc|timer_0|Equal0~18, WS2, 1
instance = comp, \soc|timer_0|Equal0~15 , soc|timer_0|Equal0~15, WS2, 1
instance = comp, \soc|timer_0|Equal0~16 , soc|timer_0|Equal0~16, WS2, 1
instance = comp, \soc|timer_0|Equal0~19 , soc|timer_0|Equal0~19, WS2, 1
instance = comp, \soc|timer_0|Equal0~13 , soc|timer_0|Equal0~13, WS2, 1
instance = comp, \soc|timer_0|Equal0~11 , soc|timer_0|Equal0~11, WS2, 1
instance = comp, \soc|timer_0|Equal0~10 , soc|timer_0|Equal0~10, WS2, 1
instance = comp, \soc|timer_0|Equal0~12 , soc|timer_0|Equal0~12, WS2, 1
instance = comp, \soc|timer_0|Equal0~14 , soc|timer_0|Equal0~14, WS2, 1
instance = comp, \soc|timer_0|Equal0~2 , soc|timer_0|Equal0~2, WS2, 1
instance = comp, \soc|timer_0|Equal0~3 , soc|timer_0|Equal0~3, WS2, 1
instance = comp, \soc|timer_0|Equal0~1 , soc|timer_0|Equal0~1, WS2, 1
instance = comp, \soc|timer_0|Equal0~0 , soc|timer_0|Equal0~0, WS2, 1
instance = comp, \soc|timer_0|Equal0~4 , soc|timer_0|Equal0~4, WS2, 1
instance = comp, \soc|timer_0|Equal0~6 , soc|timer_0|Equal0~6, WS2, 1
instance = comp, \soc|timer_0|Equal0~5 , soc|timer_0|Equal0~5, WS2, 1
instance = comp, \soc|timer_0|Equal0~7 , soc|timer_0|Equal0~7, WS2, 1
instance = comp, \soc|timer_0|Equal0~8 , soc|timer_0|Equal0~8, WS2, 1
instance = comp, \soc|timer_0|Equal0~9 , soc|timer_0|Equal0~9, WS2, 1
instance = comp, \soc|timer_0|Equal0~20 , soc|timer_0|Equal0~20, WS2, 1
instance = comp, \soc|timer_0|always0~0 , soc|timer_0|always0~0, WS2, 1
instance = comp, \soc|timer_0|internal_counter[0] , soc|timer_0|internal_counter[0], WS2, 1
instance = comp, \soc|timer_0|internal_counter[1]~66 , soc|timer_0|internal_counter[1]~66, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[1]~2 , soc|timer_0|period_halfword_0_register[1]~2, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[1] , soc|timer_0|period_halfword_0_register[1], WS2, 1
instance = comp, \soc|timer_0|internal_counter[1] , soc|timer_0|internal_counter[1], WS2, 1
instance = comp, \soc|timer_0|internal_counter[2]~68 , soc|timer_0|internal_counter[2]~68, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[2]~1 , soc|timer_0|period_halfword_0_register[2]~1, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[2] , soc|timer_0|period_halfword_0_register[2], WS2, 1
instance = comp, \soc|timer_0|internal_counter[2] , soc|timer_0|internal_counter[2], WS2, 1
instance = comp, \soc|timer_0|internal_counter[3]~70 , soc|timer_0|internal_counter[3]~70, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[3]~3 , soc|timer_0|period_halfword_0_register[3]~3, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[3] , soc|timer_0|period_halfword_0_register[3], WS2, 1
instance = comp, \soc|timer_0|internal_counter[3] , soc|timer_0|internal_counter[3], WS2, 1
instance = comp, \soc|timer_0|internal_counter[4]~72 , soc|timer_0|internal_counter[4]~72, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[4] , soc|timer_0|period_halfword_0_register[4], WS2, 1
instance = comp, \soc|timer_0|internal_counter[4] , soc|timer_0|internal_counter[4], WS2, 1
instance = comp, \soc|timer_0|internal_counter[5]~74 , soc|timer_0|internal_counter[5]~74, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[5] , soc|timer_0|period_halfword_0_register[5], WS2, 1
instance = comp, \soc|timer_0|internal_counter[5] , soc|timer_0|internal_counter[5], WS2, 1
instance = comp, \soc|timer_0|internal_counter[6]~76 , soc|timer_0|internal_counter[6]~76, WS2, 1
instance = comp, \soc|timer_0|internal_counter[6] , soc|timer_0|internal_counter[6], WS2, 1
instance = comp, \soc|timer_0|internal_counter[7]~78 , soc|timer_0|internal_counter[7]~78, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[7] , soc|timer_0|period_halfword_0_register[7], WS2, 1
instance = comp, \soc|timer_0|internal_counter[7] , soc|timer_0|internal_counter[7], WS2, 1
instance = comp, \soc|timer_0|internal_counter[8]~80 , soc|timer_0|internal_counter[8]~80, WS2, 1
instance = comp, \soc|timer_0|internal_counter[8] , soc|timer_0|internal_counter[8], WS2, 1
instance = comp, \soc|timer_0|internal_counter[9]~82 , soc|timer_0|internal_counter[9]~82, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[9]~6 , soc|timer_0|period_halfword_0_register[9]~6, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[9] , soc|timer_0|period_halfword_0_register[9], WS2, 1
instance = comp, \soc|timer_0|internal_counter[9] , soc|timer_0|internal_counter[9], WS2, 1
instance = comp, \soc|timer_0|internal_counter[10]~84 , soc|timer_0|internal_counter[10]~84, WS2, 1
instance = comp, \soc|timer_0|internal_counter[10] , soc|timer_0|internal_counter[10], WS2, 1
instance = comp, \soc|timer_0|internal_counter[11]~86 , soc|timer_0|internal_counter[11]~86, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[11] , soc|timer_0|period_halfword_0_register[11], WS2, 1
instance = comp, \soc|timer_0|internal_counter[11] , soc|timer_0|internal_counter[11], WS2, 1
instance = comp, \soc|timer_0|internal_counter[12]~88 , soc|timer_0|internal_counter[12]~88, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[12] , soc|timer_0|period_halfword_0_register[12], WS2, 1
instance = comp, \soc|timer_0|internal_counter[12] , soc|timer_0|internal_counter[12], WS2, 1
instance = comp, \soc|timer_0|internal_counter[13]~90 , soc|timer_0|internal_counter[13]~90, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[13] , soc|timer_0|period_halfword_0_register[13], WS2, 1
instance = comp, \soc|timer_0|internal_counter[13] , soc|timer_0|internal_counter[13], WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[14]~4 , soc|timer_0|period_halfword_0_register[14]~4, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_register[14] , soc|timer_0|period_halfword_0_register[14], WS2, 1
instance = comp, \soc|timer_0|internal_counter[14] , soc|timer_0|internal_counter[14], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[14]~4 , soc|timer_0|counter_snapshot[14]~4, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[14] , soc|timer_0|counter_snapshot[14], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[30] , soc|timer_0|counter_snapshot[30], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[14]~34 , soc|timer_0|read_mux_out[14]~34, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[14]~33 , soc|timer_0|read_mux_out[14]~33, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[46] , soc|timer_0|counter_snapshot[46], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[62] , soc|timer_0|counter_snapshot[62], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[14]~35 , soc|timer_0|read_mux_out[14]~35, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[14]~32 , soc|timer_0|read_mux_out[14]~32, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[14]~36 , soc|timer_0|read_mux_out[14]~36, WS2, 1
instance = comp, \soc|timer_0|readdata[14] , soc|timer_0|readdata[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14] , soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[14]~15 , soc|mm_interconnect_0|rsp_mux_001|src_data[14]~15, WS2, 1
instance = comp, \soc|jtag_uart_0|woverflow~0 , soc|jtag_uart_0|woverflow~0, WS2, 1
instance = comp, \soc|jtag_uart_0|woverflow , soc|jtag_uart_0|woverflow, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[14]~13 , soc|mm_interconnect_0|rsp_mux_001|src_data[14]~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~13 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[14]~14 , soc|mm_interconnect_0|rsp_mux_001|src_data[14]~14, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_payload~11 , soc|mm_interconnect_0|cmd_mux_011|src_payload~11, WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[14]~feeder , soc|spi_0|endofpacketvalue_reg[14]~feeder, WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[14] , soc|spi_0|endofpacketvalue_reg[14], WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[14]~16 , soc|spi_0|p1_data_to_cpu[14]~16, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_holding_reg[14] , soc|spi_0|spi_slave_select_holding_reg[14], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[14]~feeder , soc|spi_0|spi_slave_select_reg[14]~feeder, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[14] , soc|spi_0|spi_slave_select_reg[14], WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[14]~17 , soc|spi_0|p1_data_to_cpu[14]~17, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[14] , soc|spi_0|data_to_cpu[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux_011|src0_valid~0 , soc|mm_interconnect_0|rsp_demux_011|src0_valid~0, WS2, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, WS2, 1
instance = comp, \soc|sdram|za_data[14] , soc|sdram|za_data[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14] , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[14]~12 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[14]~12, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[14]~16 , soc|mm_interconnect_0|rsp_mux_001|src_data[14]~16, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[14] , soc|mm_interconnect_0|rsp_mux_001|src_data[14], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2 , soc|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 , soc|nios2_gen2_0|cpu|av_ld_byte1_data_en~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte1_data[6] , soc|nios2_gen2_0|cpu|av_ld_byte1_data[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[14]~16 , soc|nios2_gen2_0|cpu|W_rf_wr_data[14]~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[13]~14 , soc|nios2_gen2_0|cpu|E_src1[13]~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[13] , soc|nios2_gen2_0|cpu|E_src1[13], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[13]~14 , soc|nios2_gen2_0|cpu|E_logic_result[13]~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[13]~14 , soc|nios2_gen2_0|cpu|W_alu_result[13]~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[13] , soc|nios2_gen2_0|cpu|W_alu_result[13], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[13]~17 , soc|nios2_gen2_0|cpu|W_rf_wr_data[13]~17, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[8]~19 , soc|nios2_gen2_0|cpu|E_src1[8]~19, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[8] , soc|nios2_gen2_0|cpu|E_src1[8], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~24 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~24, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[6] , soc|nios2_gen2_0|cpu|F_pc[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_data[44] , soc|mm_interconnect_0|cmd_mux_010|src_data[44], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[12]~52 , soc|timer_0|read_mux_out[12]~52, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[12]~53 , soc|timer_0|read_mux_out[12]~53, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[44] , soc|timer_0|counter_snapshot[44], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[60] , soc|timer_0|counter_snapshot[60], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[12]~55 , soc|timer_0|read_mux_out[12]~55, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[28] , soc|timer_0|counter_snapshot[28], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[12] , soc|timer_0|counter_snapshot[12], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[12]~54 , soc|timer_0|read_mux_out[12]~54, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[12]~56 , soc|timer_0|read_mux_out[12]~56, WS2, 1
instance = comp, \soc|timer_0|readdata[12] , soc|timer_0|readdata[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12] , soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[12]~23 , soc|mm_interconnect_0|rsp_mux_001|src_data[12]~23, WS2, 1
instance = comp, \soc|vga_display_0|registers[1][12] , soc|vga_display_0|registers[1][12], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~18 , soc|vga_display_0|avalon_slave_readdata~18, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[12] , soc|vga_display_0|avalon_slave_readdata[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[12] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[12]~21 , soc|mm_interconnect_0|rsp_mux_001|src_data[12]~21, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~18 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[12]~22 , soc|mm_interconnect_0|rsp_mux_001|src_data[12]~22, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12] , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[12]~15 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[12]~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[12] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_payload~15 , soc|mm_interconnect_0|cmd_mux_011|src_payload~15, WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[12] , soc|spi_0|endofpacketvalue_reg[12], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_holding_reg[12] , soc|spi_0|spi_slave_select_holding_reg[12], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[12]~feeder , soc|spi_0|spi_slave_select_reg[12]~feeder, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[12] , soc|spi_0|spi_slave_select_reg[12], WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[12]~21 , soc|spi_0|p1_data_to_cpu[12]~21, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[12] , soc|spi_0|data_to_cpu[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[12]~24 , soc|mm_interconnect_0|rsp_mux_001|src_data[12]~24, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[12] , soc|mm_interconnect_0|rsp_mux_001|src_data[12], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4 , soc|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte1_data[4] , soc|nios2_gen2_0|cpu|av_ld_byte1_data[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[12]~18 , soc|nios2_gen2_0|cpu|W_rf_wr_data[12]~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src1[0]~15 , soc|nios2_gen2_0|cpu|R_src1[0]~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[0] , soc|nios2_gen2_0|cpu|E_src1[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_mem_byte_en[1]~0 , soc|nios2_gen2_0|cpu|E_mem_byte_en[1]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_byteenable[1] , soc|nios2_gen2_0|cpu|d_byteenable[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_data[33] , soc|mm_interconnect_0|cmd_mux_004|src_data[33], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[1] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~15 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[11]~25 , soc|mm_interconnect_0|rsp_mux_001|src_data[11]~25, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[43] , soc|timer_0|counter_snapshot[43], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[59]~feeder , soc|timer_0|counter_snapshot[59]~feeder, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[59] , soc|timer_0|counter_snapshot[59], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[11]~45 , soc|timer_0|read_mux_out[11]~45, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[11] , soc|timer_0|counter_snapshot[11], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[27]~feeder , soc|timer_0|counter_snapshot[27]~feeder, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[27] , soc|timer_0|counter_snapshot[27], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[11]~44 , soc|timer_0|read_mux_out[11]~44, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[11]~42 , soc|timer_0|read_mux_out[11]~42, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[11]~43 , soc|timer_0|read_mux_out[11]~43, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[11]~46 , soc|timer_0|read_mux_out[11]~46, WS2, 1
instance = comp, \soc|timer_0|readdata[11] , soc|timer_0|readdata[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11] , soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[11]~26 , soc|mm_interconnect_0|rsp_mux_001|src_data[11]~26, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_payload~13 , soc|mm_interconnect_0|cmd_mux_011|src_payload~13, WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[11] , soc|spi_0|endofpacketvalue_reg[11], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_holding_reg[11] , soc|spi_0|spi_slave_select_holding_reg[11], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[11]~feeder , soc|spi_0|spi_slave_select_reg[11]~feeder, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[11] , soc|spi_0|spi_slave_select_reg[11], WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[11]~19 , soc|spi_0|p1_data_to_cpu[11]~19, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[11] , soc|spi_0|data_to_cpu[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11] , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[11]~3 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[11]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[11]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[11]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[11] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[11]~27 , soc|mm_interconnect_0|rsp_mux_001|src_data[11]~27, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[11] , soc|mm_interconnect_0|rsp_mux_001|src_data[11], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5 , soc|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte1_data[3] , soc|nios2_gen2_0|cpu|av_ld_byte1_data[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[11]~19 , soc|nios2_gen2_0|cpu|W_rf_wr_data[11]~19, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[31]~3 , soc|nios2_gen2_0|cpu|d_writedata[31]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[31] , soc|nios2_gen2_0|cpu|d_writedata[31], WS2, 1
instance = comp, \soc|vga_display_0|registers~30 , soc|vga_display_0|registers~30, WS2, 1
instance = comp, \soc|vga_display_0|registers[1][31]~feeder , soc|vga_display_0|registers[1][31]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|registers[1][31] , soc|vga_display_0|registers[1][31], WS2, 1
instance = comp, \soc|vga_display_0|registers[0][31] , soc|vga_display_0|registers[0][31], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~21 , soc|vga_display_0|avalon_slave_readdata~21, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[31] , soc|vga_display_0|avalon_slave_readdata[31], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[31] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[31], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[31]~69 , soc|nios2_gen2_0|cpu|F_iw[31]~69, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[31]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[31]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[31] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[31], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[31] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[31], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[31]~70 , soc|nios2_gen2_0|cpu|F_iw[31]~70, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[31]~71 , soc|nios2_gen2_0|cpu|F_iw[31]~71, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[31] , soc|nios2_gen2_0|cpu|D_iw[31], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[10]~17 , soc|nios2_gen2_0|cpu|E_src1[10]~17, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[10] , soc|nios2_gen2_0|cpu|E_src1[10], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[10]~17 , soc|nios2_gen2_0|cpu|E_logic_result[10]~17, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[10]~17 , soc|nios2_gen2_0|cpu|W_alu_result[10]~17, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[10] , soc|nios2_gen2_0|cpu|W_alu_result[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[10]~28 , soc|mm_interconnect_0|rsp_mux_001|src_data[10]~28, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[10]~29 , soc|mm_interconnect_0|rsp_mux_001|src_data[10]~29, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[10]~30 , soc|mm_interconnect_0|rsp_mux_001|src_data[10]~30, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[10]~31 , soc|mm_interconnect_0|rsp_mux_001|src_data[10]~31, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[10] , soc|mm_interconnect_0|rsp_mux_001|src_data[10], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte1_data[2]~6 , soc|nios2_gen2_0|cpu|av_ld_byte1_data[2]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte1_data[2] , soc|nios2_gen2_0|cpu|av_ld_byte1_data[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[10]~20 , soc|nios2_gen2_0|cpu|W_rf_wr_data[10]~20, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[29]~5 , soc|nios2_gen2_0|cpu|d_writedata[29]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[29] , soc|nios2_gen2_0|cpu|d_writedata[29], WS2, 1
instance = comp, \soc|vga_display_0|registers~32 , soc|vga_display_0|registers~32, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][29] , soc|vga_display_0|registers[0][29], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][29] , soc|vga_display_0|registers[1][29], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~23 , soc|vga_display_0|avalon_slave_readdata~23, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[29] , soc|vga_display_0|avalon_slave_readdata[29], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[29] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[29], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[29]~75 , soc|nios2_gen2_0|cpu|F_iw[29]~75, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[29]~76 , soc|nios2_gen2_0|cpu|F_iw[29]~76, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[29]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[29]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[29] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[29], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[29]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[29]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[29] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[29], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[29]~77 , soc|nios2_gen2_0|cpu|F_iw[29]~77, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[29] , soc|nios2_gen2_0|cpu|D_iw[29], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[7]~20 , soc|nios2_gen2_0|cpu|E_src1[7]~20, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[7] , soc|nios2_gen2_0|cpu|E_src1[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~25 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~25, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[5] , soc|nios2_gen2_0|cpu|F_pc[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_data[43] , soc|mm_interconnect_0|cmd_mux_010|src_data[43], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~27 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~27, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~29 , soc|mm_interconnect_0|rsp_mux_001|src_payload~29, WS2, 1
instance = comp, \soc|jtag_uart_0|LessThan0~0 , soc|jtag_uart_0|LessThan0~0, WS2, 1
instance = comp, \soc|jtag_uart_0|LessThan0~1 , soc|jtag_uart_0|LessThan0~1, WS2, 1
instance = comp, \soc|jtag_uart_0|fifo_AE , soc|jtag_uart_0|fifo_AE, WS2, 1
instance = comp, \soc|jtag_uart_0|av_readdata[9] , soc|jtag_uart_0|av_readdata[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][9] , soc|vga_display_0|registers[1][9], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~27 , soc|vga_display_0|avalon_slave_readdata~27, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[9] , soc|vga_display_0|avalon_slave_readdata[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[9] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[9]~32 , soc|mm_interconnect_0|rsp_mux_001|src_data[9]~32, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[9]~33 , soc|mm_interconnect_0|rsp_mux_001|src_data[9]~33, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_payload~7 , soc|mm_interconnect_0|cmd_mux_011|src_payload~7, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_holding_reg[9] , soc|spi_0|spi_slave_select_holding_reg[9], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[9] , soc|spi_0|spi_slave_select_reg[9], WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[9]~25 , soc|spi_0|p1_data_to_cpu[9]~25, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_payload~12 , soc|mm_interconnect_0|cmd_mux_011|src_payload~12, WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[15]~feeder , soc|spi_0|endofpacketvalue_reg[15]~feeder, WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[15] , soc|spi_0|endofpacketvalue_reg[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_payload~14 , soc|mm_interconnect_0|cmd_mux_011|src_payload~14, WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[13]~feeder , soc|spi_0|endofpacketvalue_reg[13]~feeder, WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[13] , soc|spi_0|endofpacketvalue_reg[13], WS2, 1
instance = comp, \soc|spi_0|EOP~11 , soc|spi_0|EOP~11, WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[9] , soc|spi_0|endofpacketvalue_reg[9], WS2, 1
instance = comp, \soc|spi_0|EOP~12 , soc|spi_0|EOP~12, WS2, 1
instance = comp, \soc|spi_0|EOP~13 , soc|spi_0|EOP~13, WS2, 1
instance = comp, \soc|spi_0|rx_holding_reg[1] , soc|spi_0|rx_holding_reg[1], WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[1]~feeder , soc|spi_0|endofpacketvalue_reg[1]~feeder, WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[1] , soc|spi_0|endofpacketvalue_reg[1], WS2, 1
instance = comp, \soc|spi_0|rx_holding_reg[0] , soc|spi_0|rx_holding_reg[0], WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[0] , soc|spi_0|endofpacketvalue_reg[0], WS2, 1
instance = comp, \soc|spi_0|EOP~0 , soc|spi_0|EOP~0, WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[2] , soc|spi_0|endofpacketvalue_reg[2], WS2, 1
instance = comp, \soc|spi_0|rx_holding_reg[2]~feeder , soc|spi_0|rx_holding_reg[2]~feeder, WS2, 1
instance = comp, \soc|spi_0|rx_holding_reg[2] , soc|spi_0|rx_holding_reg[2], WS2, 1
instance = comp, \soc|spi_0|rx_holding_reg[3] , soc|spi_0|rx_holding_reg[3], WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[3] , soc|spi_0|endofpacketvalue_reg[3], WS2, 1
instance = comp, \soc|spi_0|EOP~1 , soc|spi_0|EOP~1, WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[4] , soc|spi_0|endofpacketvalue_reg[4], WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[5] , soc|spi_0|endofpacketvalue_reg[5], WS2, 1
instance = comp, \soc|spi_0|rx_holding_reg[4] , soc|spi_0|rx_holding_reg[4], WS2, 1
instance = comp, \soc|spi_0|rx_holding_reg[5]~feeder , soc|spi_0|rx_holding_reg[5]~feeder, WS2, 1
instance = comp, \soc|spi_0|rx_holding_reg[5] , soc|spi_0|rx_holding_reg[5], WS2, 1
instance = comp, \soc|spi_0|EOP~2 , soc|spi_0|EOP~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_011|src_payload~2 , soc|mm_interconnect_0|cmd_mux_011|src_payload~2, WS2, 1
instance = comp, \soc|spi_0|endofpacketvalue_reg[7] , soc|spi_0|endofpacketvalue_reg[7], WS2, 1
instance = comp, \soc|spi_0|tx_holding_reg[7]~feeder , soc|spi_0|tx_holding_reg[7]~feeder, WS2, 1
instance = comp, \soc|spi_0|tx_holding_reg[7] , soc|spi_0|tx_holding_reg[7], WS2, 1
instance = comp, \soc|spi_0|shift_reg~2 , soc|spi_0|shift_reg~2, WS2, 1
instance = comp, \soc|spi_0|shift_reg[7] , soc|spi_0|shift_reg[7], WS2, 1
instance = comp, \soc|spi_0|rx_holding_reg[7] , soc|spi_0|rx_holding_reg[7], WS2, 1
instance = comp, \soc|spi_0|EOP~3 , soc|spi_0|EOP~3, WS2, 1
instance = comp, \soc|spi_0|EOP~4 , soc|spi_0|EOP~4, WS2, 1
instance = comp, \soc|spi_0|EOP~7 , soc|spi_0|EOP~7, WS2, 1
instance = comp, \soc|spi_0|EOP~6 , soc|spi_0|EOP~6, WS2, 1
instance = comp, \soc|spi_0|EOP~8 , soc|spi_0|EOP~8, WS2, 1
instance = comp, \soc|spi_0|EOP~5 , soc|spi_0|EOP~5, WS2, 1
instance = comp, \soc|spi_0|EOP~9 , soc|spi_0|EOP~9, WS2, 1
instance = comp, \soc|spi_0|EOP~10 , soc|spi_0|EOP~10, WS2, 1
instance = comp, \soc|spi_0|EOP~14 , soc|spi_0|EOP~14, WS2, 1
instance = comp, \soc|spi_0|EOP , soc|spi_0|EOP, WS2, 1
instance = comp, \soc|spi_0|iEOP_reg , soc|spi_0|iEOP_reg, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[9]~26 , soc|spi_0|p1_data_to_cpu[9]~26, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[9]~27 , soc|spi_0|p1_data_to_cpu[9]~27, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[9]~28 , soc|spi_0|p1_data_to_cpu[9]~28, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[9] , soc|spi_0|data_to_cpu[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9]~feeder , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9] , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[9]~1 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[9]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[9]~34 , soc|mm_interconnect_0|rsp_mux_001|src_data[9]~34, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[9] , soc|mm_interconnect_0|rsp_mux_001|src_data[9], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte1_data[1]~7 , soc|nios2_gen2_0|cpu|av_ld_byte1_data[1]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte1_data[1] , soc|nios2_gen2_0|cpu|av_ld_byte1_data[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[9]~21 , soc|nios2_gen2_0|cpu|W_rf_wr_data[9]~21, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_st_data[8]~12 , soc|nios2_gen2_0|cpu|E_st_data[8]~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[8] , soc|nios2_gen2_0|cpu|d_writedata[8], WS2, 1
instance = comp, \soc|vga_display_0|registers~5 , soc|vga_display_0|registers~5, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][8] , soc|vga_display_0|registers[0][8], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][8] , soc|vga_display_0|registers[1][8], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~28 , soc|vga_display_0|avalon_slave_readdata~28, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[8] , soc|vga_display_0|avalon_slave_readdata[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[8] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[8]~6 , soc|mm_interconnect_0|rsp_mux_001|src_data[8]~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[8]~7 , soc|mm_interconnect_0|rsp_mux_001|src_data[8]~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[8]~8 , soc|mm_interconnect_0|rsp_mux_001|src_data[8]~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[8]~9 , soc|mm_interconnect_0|rsp_mux_001|src_data[8]~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[8] , soc|mm_interconnect_0|rsp_mux_001|src_data[8], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0 , soc|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte1_data[0] , soc|nios2_gen2_0|cpu|av_ld_byte1_data[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[8]~22 , soc|nios2_gen2_0|cpu|W_rf_wr_data[8]~22, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_lo[7]~8 , soc|nios2_gen2_0|cpu|R_src2_lo[7]~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[7] , soc|nios2_gen2_0|cpu|E_src2[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[7]~19 , soc|nios2_gen2_0|cpu|E_logic_result[7]~19, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[7]~20 , soc|nios2_gen2_0|cpu|W_alu_result[7]~20, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[7] , soc|nios2_gen2_0|cpu|W_alu_result[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|src_payload~4 , soc|mm_interconnect_0|cmd_mux_001|src_payload~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|src_payload~5 , soc|mm_interconnect_0|cmd_mux_001|src_payload~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|src_payload~7 , soc|mm_interconnect_0|cmd_mux_001|src_payload~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|src_payload~6 , soc|mm_interconnect_0|cmd_mux_001|src_payload~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|src_payload~0 , soc|mm_interconnect_0|cmd_mux_001|src_payload~0, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~18 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~18, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~11 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~11, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~19 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~19, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~16 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~16, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~17 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~17, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[2] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[2], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[3] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[3], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[4] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[4], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[5] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[5], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[6] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[6], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[7] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[7], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, WS2, 1
instance = comp, \soc|jtag_uart_0|av_readdata[7]~7 , soc|jtag_uart_0|av_readdata[7]~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][7] , soc|vga_display_0|registers[1][7], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~29 , soc|vga_display_0|avalon_slave_readdata~29, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[7] , soc|vga_display_0|avalon_slave_readdata[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[7] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~3 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~29 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~29, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~4 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~5 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~5, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_holding_reg[7] , soc|spi_0|spi_slave_select_holding_reg[7], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[7] , soc|spi_0|spi_slave_select_reg[7], WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[7]~33 , soc|spi_0|p1_data_to_cpu[7]~33, WS2, 1
instance = comp, \soc|spi_0|iRRDY_reg , soc|spi_0|iRRDY_reg, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[7]~34 , soc|spi_0|p1_data_to_cpu[7]~34, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[7]~35 , soc|spi_0|p1_data_to_cpu[7]~35, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[7] , soc|spi_0|data_to_cpu[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7]~feeder , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7] , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[7]~7 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[7]~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~6 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~7 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~8 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0 , soc|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data[7] , soc|nios2_gen2_0|cpu|av_ld_byte0_data[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[7]~23 , soc|nios2_gen2_0|cpu|W_rf_wr_data[7]~23, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[2]~feeder , soc|nios2_gen2_0|cpu|d_writedata[2]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[2] , soc|nios2_gen2_0|cpu|d_writedata[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|src_payload~3 , soc|mm_interconnect_0|cmd_mux_001|src_payload~3, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~13 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~13, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~12 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~12, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~8 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~8, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~9 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~9, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~5 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~5, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~6 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~6, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rvalid , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rvalid, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~0 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~0, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~3 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~3, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~1 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~1, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~14 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~14, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~15 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~15, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[1] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|wdata[1], WS2, 1
instance = comp, \soc|jtag_uart_0|av_readdata[6]~8 , soc|jtag_uart_0|av_readdata[6]~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~9 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~10 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~11 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~12 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~13 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~14 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data[6] , soc|nios2_gen2_0|cpu|av_ld_byte0_data[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[6]~24 , soc|nios2_gen2_0|cpu|W_rf_wr_data[6]~24, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_lo[5]~10 , soc|nios2_gen2_0|cpu|R_src2_lo[5]~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[5] , soc|nios2_gen2_0|cpu|E_src2[5], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~22 , soc|nios2_gen2_0|cpu|Add1~22, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~1 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[3] , soc|nios2_gen2_0|cpu|F_pc[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal4~2 , soc|mm_interconnect_0|router_002|Equal4~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|always1~1 , soc|mm_interconnect_0|router_002|always1~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|src_channel[10]~5 , soc|mm_interconnect_0|router_002|src_channel[10]~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|src_channel[10]~4 , soc|mm_interconnect_0|router_002|src_channel[10]~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|src_channel[10]~6 , soc|mm_interconnect_0|router_002|src_channel[10]~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|src_channel[10]~2 , soc|mm_interconnect_0|router_002|src_channel[10]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|always1~0 , soc|mm_interconnect_0|router_002|always1~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|src_channel[10]~3 , soc|mm_interconnect_0|router_002|src_channel[10]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|src_channel[10]~7 , soc|mm_interconnect_0|router_002|src_channel[10]~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|src_channel[10]~8 , soc|mm_interconnect_0|router_002|src_channel[10]~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_002|src10_valid~2 , soc|mm_interconnect_0|cmd_demux_002|src10_valid~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|WideOr1 , soc|mm_interconnect_0|cmd_mux_010|WideOr1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|update_grant~0 , soc|mm_interconnect_0|cmd_mux_010|update_grant~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|update_grant~1 , soc|mm_interconnect_0|cmd_mux_010|update_grant~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|saved_grant[1] , soc|mm_interconnect_0|cmd_mux_010|saved_grant[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 , soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 , soc|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] , soc|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 , soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 , soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] , soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93] , soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 , soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93] , soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux_010|src0_valid~0 , soc|mm_interconnect_0|rsp_demux_010|src0_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~28 , soc|mm_interconnect_0|rsp_mux_001|src_payload~28, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[47] , soc|timer_0|counter_snapshot[47], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[63]~feeder , soc|timer_0|counter_snapshot[63]~feeder, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[63] , soc|timer_0|counter_snapshot[63], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[15]~40 , soc|timer_0|read_mux_out[15]~40, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[15]~38 , soc|timer_0|read_mux_out[15]~38, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[15]~37 , soc|timer_0|read_mux_out[15]~37, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[31] , soc|timer_0|counter_snapshot[31], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[15]~5 , soc|timer_0|counter_snapshot[15]~5, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[15] , soc|timer_0|counter_snapshot[15], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[15]~39 , soc|timer_0|read_mux_out[15]~39, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[15]~41 , soc|timer_0|read_mux_out[15]~41, WS2, 1
instance = comp, \soc|timer_0|readdata[15] , soc|timer_0|readdata[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15] , soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][15] , soc|vga_display_0|registers[1][15], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~14 , soc|vga_display_0|avalon_slave_readdata~14, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[15] , soc|vga_display_0|avalon_slave_readdata[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[15] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[15], WS2, 1
instance = comp, \soc|jtag_uart_0|rvalid~0 , soc|jtag_uart_0|rvalid~0, WS2, 1
instance = comp, \soc|jtag_uart_0|rvalid , soc|jtag_uart_0|rvalid, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[15]~10 , soc|mm_interconnect_0|rsp_mux_001|src_data[15]~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[15]~11 , soc|mm_interconnect_0|rsp_mux_001|src_data[15]~11, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_holding_reg[15] , soc|spi_0|spi_slave_select_holding_reg[15], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[15] , soc|spi_0|spi_slave_select_reg[15], WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[15]~18 , soc|spi_0|p1_data_to_cpu[15]~18, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[15] , soc|spi_0|data_to_cpu[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15] , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[15]~13 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[15]~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[15] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[15]~12 , soc|mm_interconnect_0|rsp_mux_001|src_data[15]~12, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[15] , soc|mm_interconnect_0|rsp_mux_001|src_data[15], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1 , soc|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte1_data[7] , soc|nios2_gen2_0|cpu|av_ld_byte1_data[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_fill_bit~0 , soc|nios2_gen2_0|cpu|av_fill_bit~0, WS2, 1
instance = comp, \soc|vga_display_0|registers[1][13] , soc|vga_display_0|registers[1][13], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~16 , soc|vga_display_0|avalon_slave_readdata~16, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[13] , soc|vga_display_0|avalon_slave_readdata[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[13] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[13]~17 , soc|mm_interconnect_0|rsp_mux_001|src_data[13]~17, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~16 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux_003|src0_valid~0 , soc|mm_interconnect_0|rsp_demux_003|src0_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[13]~18 , soc|mm_interconnect_0|rsp_mux_001|src_data[13]~18, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[13]~47 , soc|timer_0|read_mux_out[13]~47, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[13]~48 , soc|timer_0|read_mux_out[13]~48, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[45] , soc|timer_0|counter_snapshot[45], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[61]~feeder , soc|timer_0|counter_snapshot[61]~feeder, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[61] , soc|timer_0|counter_snapshot[61], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[13]~50 , soc|timer_0|read_mux_out[13]~50, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[29] , soc|timer_0|counter_snapshot[29], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[13] , soc|timer_0|counter_snapshot[13], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[13]~49 , soc|timer_0|read_mux_out[13]~49, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[13]~51 , soc|timer_0|read_mux_out[13]~51, WS2, 1
instance = comp, \soc|timer_0|readdata[13] , soc|timer_0|readdata[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13] , soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[13]~19 , soc|mm_interconnect_0|rsp_mux_001|src_data[13]~19, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_holding_reg[13] , soc|spi_0|spi_slave_select_holding_reg[13], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[13] , soc|spi_0|spi_slave_select_reg[13], WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[13]~20 , soc|spi_0|p1_data_to_cpu[13]~20, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[13] , soc|spi_0|data_to_cpu[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13]~feeder , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13] , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[13]~14 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[13]~14, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[13] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[13] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[13]~20 , soc|mm_interconnect_0|rsp_mux_001|src_data[13]~20, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[13] , soc|mm_interconnect_0|rsp_mux_001|src_data[13], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3 , soc|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte1_data[5] , soc|nios2_gen2_0|cpu|av_ld_byte1_data[5], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~12 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][5] , soc|vga_display_0|registers[1][5], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~12 , soc|vga_display_0|avalon_slave_readdata~12, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[5] , soc|vga_display_0|avalon_slave_readdata[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[5] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[5], WS2, 1
instance = comp, \soc|jtag_uart_0|av_readdata[5]~6 , soc|jtag_uart_0|av_readdata[5]~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[5]~35 , soc|mm_interconnect_0|rsp_mux_001|src_data[5]~35, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[5]~36 , soc|mm_interconnect_0|rsp_mux_001|src_data[5]~36, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~30 , soc|mm_interconnect_0|rsp_mux_001|src_payload~30, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_holding_reg[5] , soc|spi_0|spi_slave_select_holding_reg[5], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[5]~feeder , soc|spi_0|spi_slave_select_reg[5]~feeder, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[5] , soc|spi_0|spi_slave_select_reg[5], WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[5]~14 , soc|spi_0|p1_data_to_cpu[5]~14, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[5]~0 , soc|spi_0|data_to_cpu[5]~0, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[5]~15 , soc|spi_0|p1_data_to_cpu[5]~15, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[5]~39 , soc|spi_0|p1_data_to_cpu[5]~39, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[5] , soc|spi_0|data_to_cpu[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5]~feeder , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5] , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[5]~5 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[5]~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[5]~37 , soc|mm_interconnect_0|rsp_mux_001|src_data[5]~37, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[5]~38 , soc|mm_interconnect_0|rsp_mux_001|src_data[5]~38, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~15 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data[5] , soc|nios2_gen2_0|cpu|av_ld_byte0_data[5], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[5]~25 , soc|nios2_gen2_0|cpu|W_rf_wr_data[5]~25, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_lo[9]~6 , soc|nios2_gen2_0|cpu|R_src2_lo[9]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[9] , soc|nios2_gen2_0|cpu|E_src2[9], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[9]~20 , soc|nios2_gen2_0|cpu|E_logic_result[9]~20, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[9]~18 , soc|nios2_gen2_0|cpu|W_alu_result[9]~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[9] , soc|nios2_gen2_0|cpu|W_alu_result[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_data[45] , soc|mm_interconnect_0|cmd_mux_004|src_data[45], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[7] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~53 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~53, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_data[44] , soc|mm_interconnect_0|cmd_mux_004|src_data[44], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[6] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_data[43] , soc|mm_interconnect_0|cmd_mux_004|src_data[43], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[5] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[5], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~4 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_data[41] , soc|mm_interconnect_0|cmd_mux_004|src_data[41], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[3] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~8 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~27 , soc|mm_interconnect_0|cmd_mux_004|src_payload~27, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[8] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[8], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_data[39] , soc|mm_interconnect_0|cmd_mux_004|src_data[39], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[1] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~10 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~17 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~17, WS2, 1
instance = comp, \soc|jtag_uart_0|av_readdata[4]~4 , soc|jtag_uart_0|av_readdata[4]~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][4] , soc|vga_display_0|registers[1][4], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~10 , soc|vga_display_0|avalon_slave_readdata~10, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[4] , soc|vga_display_0|avalon_slave_readdata[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[4] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~16 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~16, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[4]~18 , soc|timer_0|read_mux_out[4]~18, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[20]~feeder , soc|timer_0|counter_snapshot[20]~feeder, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[20] , soc|timer_0|counter_snapshot[20], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[4] , soc|timer_0|counter_snapshot[4], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[4]~19 , soc|timer_0|read_mux_out[4]~19, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[4]~17 , soc|timer_0|read_mux_out[4]~17, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[36] , soc|timer_0|counter_snapshot[36], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[52] , soc|timer_0|counter_snapshot[52], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[4]~20 , soc|timer_0|read_mux_out[4]~20, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[4]~21 , soc|timer_0|read_mux_out[4]~21, WS2, 1
instance = comp, \soc|timer_0|readdata[4] , soc|timer_0|readdata[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4] , soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~18 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~18, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_holding_reg[4] , soc|spi_0|spi_slave_select_holding_reg[4], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[4] , soc|spi_0|spi_slave_select_reg[4], WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[4]~8 , soc|spi_0|p1_data_to_cpu[4]~8, WS2, 1
instance = comp, \soc|spi_0|iTOE_reg , soc|spi_0|iTOE_reg, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[4]~9 , soc|spi_0|p1_data_to_cpu[4]~9, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[4]~10 , soc|spi_0|p1_data_to_cpu[4]~10, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[4] , soc|spi_0|data_to_cpu[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4]~feeder , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4] , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[4]~4 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[4]~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~19 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~19, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~21 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~21, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data[4] , soc|nios2_gen2_0|cpu|av_ld_byte0_data[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[4]~26 , soc|nios2_gen2_0|cpu|W_rf_wr_data[4]~26, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_lo[6]~9 , soc|nios2_gen2_0|cpu|R_src2_lo[6]~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[6] , soc|nios2_gen2_0|cpu|E_src2[6], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[6]~23 , soc|nios2_gen2_0|cpu|E_logic_result[6]~23, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[6]~21 , soc|nios2_gen2_0|cpu|W_alu_result[6]~21, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[6] , soc|nios2_gen2_0|cpu|W_alu_result[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal10~2 , soc|mm_interconnect_0|router_001|Equal10~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|src_channel[10]~2 , soc|mm_interconnect_0|router_001|src_channel[10]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|WideOr1~0 , soc|mm_interconnect_0|rsp_mux_001|WideOr1~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1 , soc|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal2~6 , soc|mm_interconnect_0|router_001|Equal2~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal8~0 , soc|mm_interconnect_0|router_001|Equal8~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_007|src_valid~1 , soc|mm_interconnect_0|cmd_mux_007|src_valid~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_002|src7_valid~2 , soc|mm_interconnect_0|cmd_demux_002|src7_valid~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_007|saved_grant[0]~feeder , soc|mm_interconnect_0|cmd_mux_007|saved_grant[0]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_007|saved_grant[0] , soc|mm_interconnect_0|cmd_mux_007|saved_grant[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_agent|m0_write~1 , soc|mm_interconnect_0|usb_gpx_s1_agent|m0_write~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_007|src_data[71] , soc|mm_interconnect_0|cmd_mux_007|src_data[71], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~1 , soc|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_007|src_valid~0 , soc|mm_interconnect_0|cmd_mux_007|src_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_agent|m0_write~0 , soc|mm_interconnect_0|usb_gpx_s1_agent|m0_write~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~2 , soc|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0] , soc|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_translator|Add0~0 , soc|mm_interconnect_0|usb_gpx_s1_translator|Add0~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~3 , soc|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1] , soc|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~0 , soc|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_agent|cp_ready~0 , soc|mm_interconnect_0|usb_gpx_s1_agent|cp_ready~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_007|packet_in_progress~0 , soc|mm_interconnect_0|cmd_mux_007|packet_in_progress~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_007|packet_in_progress , soc|mm_interconnect_0|cmd_mux_007|packet_in_progress, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_007|update_grant~0 , soc|mm_interconnect_0|cmd_mux_007|update_grant~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_007|update_grant~1 , soc|mm_interconnect_0|cmd_mux_007|update_grant~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0 , soc|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0] , soc|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0 , soc|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1] , soc|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1 , soc|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_007|saved_grant[1] , soc|mm_interconnect_0|cmd_mux_007|saved_grant[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_007|WideOr1 , soc|mm_interconnect_0|cmd_mux_007|WideOr1, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~2 , soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~3 , soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0] , soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~0 , soc|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~1 , soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1] , soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~1 , soc|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg[0] , soc|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][93] , soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~0 , soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~0 , soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][93] , soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][71] , soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~1 , soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][71] , soc|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|WideOr1~2 , soc|mm_interconnect_0|rsp_mux_001|WideOr1~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|WideOr1~3 , soc|mm_interconnect_0|rsp_mux_001|WideOr1~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|WideOr1~4 , soc|mm_interconnect_0|rsp_mux_001|WideOr1~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 , soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted , soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|always1~2 , soc|mm_interconnect_0|router_001|always1~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|src_channel[10]~1 , soc|mm_interconnect_0|router_001|src_channel[10]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal3~0 , soc|mm_interconnect_0|router_001|Equal3~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal2~8 , soc|mm_interconnect_0|router_001|Equal2~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal7~0 , soc|mm_interconnect_0|router_001|Equal7~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|src_channel[10]~3 , soc|mm_interconnect_0|router_001|src_channel[10]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|src_channel[10]~0 , soc|mm_interconnect_0|router_001|src_channel[10]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|src_channel[10]~4 , soc|mm_interconnect_0|router_001|src_channel[10]~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal0~0 , soc|mm_interconnect_0|router_001|Equal0~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal11~0 , soc|mm_interconnect_0|router_001|Equal11~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|src_valid~0 , soc|mm_interconnect_0|cmd_mux_010|src_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~0 , soc|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1] , soc|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|arb|grant[1]~1 , soc|mm_interconnect_0|cmd_mux_010|arb|grant[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~1 , soc|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0] , soc|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|arb|grant[0]~0 , soc|mm_interconnect_0|cmd_mux_010|arb|grant[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_010|saved_grant[0] , soc|mm_interconnect_0|cmd_mux_010|saved_grant[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|sink_ready~3 , soc|mm_interconnect_0|cmd_demux_001|sink_ready~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|sink_ready~4 , soc|mm_interconnect_0|cmd_demux_001|sink_ready~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal10~1 , soc|mm_interconnect_0|router_001|Equal10~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|sink_ready~5 , soc|mm_interconnect_0|cmd_demux_001|sink_ready~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|sink_ready~6 , soc|mm_interconnect_0|cmd_demux_001|sink_ready~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|WideOr0~6 , soc|mm_interconnect_0|cmd_demux_001|WideOr0~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|sink_ready~2 , soc|mm_interconnect_0|cmd_demux_001|sink_ready~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|sink_ready~7 , soc|mm_interconnect_0|cmd_demux_001|sink_ready~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_005|packet_in_progress~0 , soc|mm_interconnect_0|cmd_mux_005|packet_in_progress~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_005|packet_in_progress , soc|mm_interconnect_0|cmd_mux_005|packet_in_progress, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_005|update_grant~0 , soc|mm_interconnect_0|cmd_mux_005|update_grant~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_005|update_grant~1 , soc|mm_interconnect_0|cmd_mux_005|update_grant~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~2 , soc|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1] , soc|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~3 , soc|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0] , soc|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_005|src_valid~0 , soc|mm_interconnect_0|cmd_mux_005|src_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_005|arb|grant[1]~0 , soc|mm_interconnect_0|cmd_mux_005|arb|grant[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_005|saved_grant[1] , soc|mm_interconnect_0|cmd_mux_005|saved_grant[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_005|WideOr1 , soc|mm_interconnect_0|cmd_mux_005|WideOr1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0 , soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~3 , soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0] , soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1 , soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1] , soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|WideOr0~7 , soc|mm_interconnect_0|cmd_demux_001|WideOr0~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|WideOr0~8 , soc|mm_interconnect_0|cmd_demux_001|WideOr0~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|WideOr0~9 , soc|mm_interconnect_0|cmd_demux_001|WideOr0~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_006|src_valid~1 , soc|mm_interconnect_0|cmd_mux_006|src_valid~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_002|src6_valid~0 , soc|mm_interconnect_0|cmd_demux_002|src6_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_006|saved_grant[1] , soc|mm_interconnect_0|cmd_mux_006|saved_grant[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_006|src_data[71] , soc|mm_interconnect_0|cmd_mux_006|src_data[71], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_006|WideOr1 , soc|mm_interconnect_0|cmd_mux_006|WideOr1, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~0 , soc|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~1 , soc|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg[0] , soc|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~2 , soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~3 , soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0] , soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~1 , soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1] , soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_006|src_valid~0 , soc|mm_interconnect_0|cmd_mux_006|src_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_agent|m0_write~0 , soc|mm_interconnect_0|usb_irq_s1_agent|m0_write~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~1 , soc|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~2 , soc|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0] , soc|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_translator|Add0~0 , soc|mm_interconnect_0|usb_irq_s1_translator|Add0~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~3 , soc|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1] , soc|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_agent|m0_write~1 , soc|mm_interconnect_0|usb_irq_s1_agent|m0_write~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~0 , soc|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_agent|cp_ready~0 , soc|mm_interconnect_0|usb_irq_s1_agent|cp_ready~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_006|packet_in_progress~0 , soc|mm_interconnect_0|cmd_mux_006|packet_in_progress~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_006|packet_in_progress , soc|mm_interconnect_0|cmd_mux_006|packet_in_progress, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_006|update_grant~0 , soc|mm_interconnect_0|cmd_mux_006|update_grant~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_006|update_grant~1 , soc|mm_interconnect_0|cmd_mux_006|update_grant~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0 , soc|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1] , soc|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1 , soc|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1 , soc|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0] , soc|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0 , soc|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_006|saved_grant[0] , soc|mm_interconnect_0|cmd_mux_006|saved_grant[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|WideOr0~2 , soc|mm_interconnect_0|cmd_demux_001|WideOr0~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|WideOr0~3 , soc|mm_interconnect_0|cmd_demux_001|WideOr0~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|WideOr0~10 , soc|mm_interconnect_0|cmd_demux_001|WideOr0~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|always1~1 , soc|mm_interconnect_0|router_001|always1~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_002|src8_valid~0 , soc|mm_interconnect_0|cmd_demux_002|src8_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_008|src_valid~0 , soc|mm_interconnect_0|cmd_mux_008|src_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_008|saved_grant[1] , soc|mm_interconnect_0|cmd_mux_008|saved_grant[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_008|WideOr1 , soc|mm_interconnect_0|cmd_mux_008|WideOr1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_008|update_grant~0 , soc|mm_interconnect_0|cmd_mux_008|update_grant~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_008|src_data[71] , soc|mm_interconnect_0|cmd_mux_008|src_data[71], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~0 , soc|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~2 , soc|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~3 , soc|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0] , soc|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~4 , soc|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1] , soc|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_agent|cp_ready~0 , soc|mm_interconnect_0|usb_rst_s1_agent|cp_ready~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|write~0 , soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|write~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_008|packet_in_progress~0 , soc|mm_interconnect_0|cmd_mux_008|packet_in_progress~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_008|packet_in_progress , soc|mm_interconnect_0|cmd_mux_008|packet_in_progress, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_008|update_grant~1 , soc|mm_interconnect_0|cmd_mux_008|update_grant~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0 , soc|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1] , soc|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1 , soc|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1 , soc|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0] , soc|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0 , soc|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_008|saved_grant[0] , soc|mm_interconnect_0|cmd_mux_008|saved_grant[0], WS2, 1
instance = comp, \soc|usb_rst|always0~0 , soc|usb_rst|always0~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~1 , soc|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~1 , soc|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~0 , soc|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg[0] , soc|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~2 , soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~3 , soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0] , soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~1 , soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1] , soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal4~2 , soc|mm_interconnect_0|router_001|Equal4~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|sink_ready~0 , soc|mm_interconnect_0|cmd_demux_001|sink_ready~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|WideOr0~4 , soc|mm_interconnect_0|cmd_demux_001|WideOr0~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|sink_ready~1 , soc|mm_interconnect_0|cmd_demux_001|sink_ready~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1 , soc|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0] , soc|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_ready~0 , soc|mm_interconnect_0|crosser_001|clock_xer|in_ready~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|WideOr0~5 , soc|mm_interconnect_0|cmd_demux_001|WideOr0~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|WideOr0 , soc|mm_interconnect_0|cmd_demux_001|WideOr0, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 , soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 , soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer , soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 , soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 , soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~1 , soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted , soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_begintransfer~2 , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_begintransfer~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|wait_latency_counter[0]~0 , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|wait_latency_counter[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|wait_latency_counter~1 , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|wait_latency_counter~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|wait_latency_counter[1] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|wait_latency_counter[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent|cp_ready , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent|cp_ready, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_002|update_grant~1 , soc|mm_interconnect_0|cmd_mux_002|update_grant~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_002|saved_grant[1] , soc|mm_interconnect_0|cmd_mux_002|saved_grant[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_002|src_valid~0 , soc|mm_interconnect_0|cmd_mux_002|src_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal8~0 , soc|mm_interconnect_0|router_002|Equal8~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_002|src2_valid~0 , soc|mm_interconnect_0|cmd_demux_002|src2_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_002|WideOr1 , soc|mm_interconnect_0|cmd_mux_002|WideOr1, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent|m0_write~1 , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent|m0_write~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|read_latency_shift_reg~1 , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|read_latency_shift_reg~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem_used[1]~3 , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem_used[1]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|write~0 , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|write~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem_used[1]~4 , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem_used[1]~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem_used[1] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem_used[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent|m0_write~0 , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent|m0_write~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_waitrequest_generated~0 , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_waitrequest_generated~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|read_latency_shift_reg~0 , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|read_latency_shift_reg~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|read_latency_shift_reg[0] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|read_latency_shift_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux_002|src0_valid~0 , soc|mm_interconnect_0|rsp_demux_002|src0_valid~0, WS2, 1
instance = comp, \soc|jtag_uart_0|av_readdata[3]~5 , soc|jtag_uart_0|av_readdata[3]~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~22 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~22, WS2, 1
instance = comp, \soc|timer_0|control_register[3] , soc|timer_0|control_register[3], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[3]~22 , soc|timer_0|read_mux_out[3]~22, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[35] , soc|timer_0|counter_snapshot[35], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[51]~feeder , soc|timer_0|counter_snapshot[51]~feeder, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[51] , soc|timer_0|counter_snapshot[51], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[3]~25 , soc|timer_0|read_mux_out[3]~25, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[3]~23 , soc|timer_0|read_mux_out[3]~23, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[19] , soc|timer_0|counter_snapshot[19], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[3]~3 , soc|timer_0|counter_snapshot[3]~3, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[3] , soc|timer_0|counter_snapshot[3], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[3]~24 , soc|timer_0|read_mux_out[3]~24, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[3]~26 , soc|timer_0|read_mux_out[3]~26, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[3] , soc|timer_0|read_mux_out[3], WS2, 1
instance = comp, \soc|timer_0|readdata[3] , soc|timer_0|readdata[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3] , soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~11 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~23 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~23, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~24 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~24, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_holding_reg[3] , soc|spi_0|spi_slave_select_holding_reg[3], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[3] , soc|spi_0|spi_slave_select_reg[3], WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[3]~11 , soc|spi_0|p1_data_to_cpu[3]~11, WS2, 1
instance = comp, \soc|spi_0|iROE_reg~feeder , soc|spi_0|iROE_reg~feeder, WS2, 1
instance = comp, \soc|spi_0|iROE_reg , soc|spi_0|iROE_reg, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[3]~12 , soc|spi_0|p1_data_to_cpu[3]~12, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[3]~13 , soc|spi_0|p1_data_to_cpu[3]~13, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[3] , soc|spi_0|data_to_cpu[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3]~feeder , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3] , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[3]~11 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[3]~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~25 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~25, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~26 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~26, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~27 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~27, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data[3] , soc|nios2_gen2_0|cpu|av_ld_byte0_data[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_op_wrctl , soc|nios2_gen2_0|cpu|D_op_wrctl, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_wrctl_inst , soc|nios2_gen2_0|cpu|R_ctrl_wrctl_inst, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal132~0 , soc|nios2_gen2_0|cpu|Equal132~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal135~0 , soc|nios2_gen2_0|cpu|Equal135~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_ienable_reg_nxt~0 , soc|nios2_gen2_0|cpu|W_ienable_reg_nxt~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_ienable_reg[3] , soc|nios2_gen2_0|cpu|W_ienable_reg[3], WS2, 1
instance = comp, \soc|spi_0|irq_reg~1 , soc|spi_0|irq_reg~1, WS2, 1
instance = comp, \soc|spi_0|irq_reg~2 , soc|spi_0|irq_reg~2, WS2, 1
instance = comp, \soc|spi_0|irq_reg~0 , soc|spi_0|irq_reg~0, WS2, 1
instance = comp, \soc|spi_0|irq_reg~3 , soc|spi_0|irq_reg~3, WS2, 1
instance = comp, \soc|spi_0|irq_reg , soc|spi_0|irq_reg, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~0 , soc|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_ipending_reg[3] , soc|nios2_gen2_0|cpu|W_ipending_reg[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_control_rd_data[3]~2 , soc|nios2_gen2_0|cpu|E_control_rd_data[3]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_control_rd_data[3]~3 , soc|nios2_gen2_0|cpu|E_control_rd_data[3]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_control_rd_data[3]~4 , soc|nios2_gen2_0|cpu|E_control_rd_data[3]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_control_rd_data[3]~5 , soc|nios2_gen2_0|cpu|E_control_rd_data[3]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_control_rd_data[3] , soc|nios2_gen2_0|cpu|W_control_rd_data[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[3]~27 , soc|nios2_gen2_0|cpu|W_rf_wr_data[3]~27, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[3]~28 , soc|nios2_gen2_0|cpu|W_rf_wr_data[3]~28, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[26]~1 , soc|nios2_gen2_0|cpu|E_src2[26]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[26] , soc|nios2_gen2_0|cpu|E_src2[26], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[26]~1 , soc|nios2_gen2_0|cpu|E_logic_result[26]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[26]~1 , soc|nios2_gen2_0|cpu|W_alu_result[26]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[26] , soc|nios2_gen2_0|cpu|W_alu_result[26], WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|src_channel[0]~5 , soc|mm_interconnect_0|router_001|src_channel[0]~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~2 , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|take_in_data , soc|mm_interconnect_0|crosser_001|clock_xer|take_in_data, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[70] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[70], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[70]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[70]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[70] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[70], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~10 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|in_ready~0 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|in_ready~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|in_ready~1 , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|in_ready~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0 , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1 , soc|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0] , soc|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0 , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1 , soc|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0] , soc|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_valid , soc|mm_interconnect_0|crosser_002|clock_xer|out_valid, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|adder|sum[2] , soc|mm_interconnect_0|cmd_mux|arb|adder|sum[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|arb|grant[2]~4 , soc|mm_interconnect_0|cmd_mux|arb|grant[2]~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|saved_grant[2] , soc|mm_interconnect_0|cmd_mux|saved_grant[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[33]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[33]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[33] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[33], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[33]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[33]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[33] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[33], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]~feeder , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[33]~0 , soc|mm_interconnect_0|cmd_mux|src_data[33]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[33] , soc|mm_interconnect_0|cmd_mux|src_data[33], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~feeder , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[35]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[35]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[35] , soc|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[35], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35]~feeder , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35] , soc|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[35], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35]~feeder , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[35]~28 , soc|mm_interconnect_0|cmd_mux|src_data[35]~28, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[35] , soc|mm_interconnect_0|cmd_mux|src_data[35], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|cp_ready~0 , soc|mm_interconnect_0|sdram_s1_agent|cp_ready~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|cp_ready~1 , soc|mm_interconnect_0|sdram_s1_agent|cp_ready~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[69]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[69]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[69] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[69], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~3 , soc|mm_interconnect_0|cmd_mux|src_payload~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~1 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~7 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~11 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~12 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~12, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[94]~feeder , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[94]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[94] , soc|mm_interconnect_0|crosser|clock_xer|in_data_buffer[94], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[94]~feeder , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[94]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[94] , soc|mm_interconnect_0|crosser|clock_xer|out_data_buffer[94], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~5 , soc|mm_interconnect_0|cmd_mux|src_payload~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][76] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][76], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~107 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~107, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][76]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][76]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][76] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][76], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~90 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~90, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][76] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][76], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~73 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~73, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][76] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][76], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~56 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~56, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][76] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][76], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][76] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][76], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][76] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][76], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][76] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][76], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_data[71] , soc|mm_interconnect_0|cmd_mux|src_data[71], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][53] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][53], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~109 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~109, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][53]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][53]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][53] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][53], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~92 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~92, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][53] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][53], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~75 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~75, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][53] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][53], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~58 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~58, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][53] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][53], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][53] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][53], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][53] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][53], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][53] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][53], WS2, 1
instance = comp, \soc|mm_interconnect_0|router_003|always0~0 , soc|mm_interconnect_0|router_003|always0~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0 , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~0 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~1 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~1 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~2 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0] , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1 , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid , soc|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_valid~0 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_valid~1 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_valid~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|read~0 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|read~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~4 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~2 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~3 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|m0_read~0 , soc|mm_interconnect_0|sdram_s1_agent|m0_read~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0 , soc|mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|rf_source_data[96] , soc|mm_interconnect_0|sdram_s1_agent|rf_source_data[96], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][96] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][96], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~99 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~99, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][96]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][96]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][96] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][96], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~82 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~82, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][96]~feeder , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][96]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][96] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][96], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~65 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~65, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][96] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][96], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][96] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][96], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][96] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][96], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][96] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][96], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1 , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][96] , soc|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][96], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_agent|uncompressor|first_packet_beat , soc|mm_interconnect_0|sdram_s1_agent|uncompressor|first_packet_beat, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~13 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[30]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[30]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[30] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[30], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[30]~72 , soc|nios2_gen2_0|cpu|F_iw[30]~72, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[30]~73 , soc|nios2_gen2_0|cpu|F_iw[30]~73, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[30]~74 , soc|nios2_gen2_0|cpu|F_iw[30]~74, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[30] , soc|nios2_gen2_0|cpu|D_iw[30], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[26]~1 , soc|nios2_gen2_0|cpu|E_src1[26]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[26] , soc|nios2_gen2_0|cpu|E_src1[26], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~5 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[24]~feeder , soc|nios2_gen2_0|cpu|F_pc[24]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[24] , soc|nios2_gen2_0|cpu|F_pc[24], WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal11~0 , soc|mm_interconnect_0|router_002|Equal11~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|src_channel[0]~10 , soc|mm_interconnect_0|router_002|src_channel[0]~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|src_channel[0]~9 , soc|mm_interconnect_0|router_002|src_channel[0]~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1 , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal10~0 , soc|mm_interconnect_0|router_002|Equal10~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0 , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2 , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 , soc|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5 , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6 , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~12 , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~12, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal7~0 , soc|mm_interconnect_0|router_002|Equal7~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~11 , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal10~2 , soc|mm_interconnect_0|router_002|Equal10~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8 , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9 , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10 , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~13 , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal2~7 , soc|mm_interconnect_0|router_002|Equal2~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7 , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal4~3 , soc|mm_interconnect_0|router_002|Equal4~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3 , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4 , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~14 , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~14, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_002|clock_xer|in_ready~0 , soc|mm_interconnect_0|crosser_002|clock_xer|in_ready~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~15 , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~17 , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~17, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~0 , soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0 , soc|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0] , soc|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71] , soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~2 , soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2 , soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71] , soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][93] , soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~1 , soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][93] , soc|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux_005|src0_valid~0 , soc|mm_interconnect_0|rsp_demux_005|src0_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][71] , soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~1 , soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][71]~feeder , soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][71]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~0 , soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][71] , soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][93] , soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~0 , soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][93] , soc|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux_008|src0_valid~0 , soc|mm_interconnect_0|rsp_demux_008|src0_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][93] , soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~0 , soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~0 , soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][93] , soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][71] , soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~1 , soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][71] , soc|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux_006|src0_valid~0 , soc|mm_interconnect_0|rsp_demux_006|src0_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|WideOr1~1 , soc|mm_interconnect_0|rsp_mux_001|WideOr1~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 , soc|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0 , soc|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_align_cycle[0] , soc|nios2_gen2_0|cpu|av_ld_align_cycle[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1 , soc|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_align_cycle[1] , soc|nios2_gen2_0|cpu|av_ld_align_cycle[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 , soc|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_mem32~0 , soc|nios2_gen2_0|cpu|D_ctrl_mem32~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 , soc|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_aligning_data , soc|nios2_gen2_0|cpu|av_ld_aligning_data, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_rshift8~1 , soc|nios2_gen2_0|cpu|av_ld_rshift8~1, WS2, 1
instance = comp, \soc|vga_display_0|registers[1][2] , soc|vga_display_0|registers[1][2], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~8 , soc|vga_display_0|avalon_slave_readdata~8, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[2] , soc|vga_display_0|avalon_slave_readdata[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[2] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[2], WS2, 1
instance = comp, \soc|jtag_uart_0|av_readdata[2]~2 , soc|jtag_uart_0|av_readdata[2]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[2]~39 , soc|mm_interconnect_0|rsp_mux_001|src_data[2]~39, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~8 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[2]~40 , soc|mm_interconnect_0|rsp_mux_001|src_data[2]~40, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[18] , soc|timer_0|counter_snapshot[18], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[2]~1 , soc|timer_0|counter_snapshot[2]~1, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[2] , soc|timer_0|counter_snapshot[2], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[2]~8 , soc|timer_0|read_mux_out[2]~8, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[2]~6 , soc|timer_0|read_mux_out[2]~6, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[34] , soc|timer_0|counter_snapshot[34], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[50]~feeder , soc|timer_0|counter_snapshot[50]~feeder, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[50] , soc|timer_0|counter_snapshot[50], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[2]~9 , soc|timer_0|read_mux_out[2]~9, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[2]~7 , soc|timer_0|read_mux_out[2]~7, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[2]~10 , soc|timer_0|read_mux_out[2]~10, WS2, 1
instance = comp, \soc|timer_0|control_register[2] , soc|timer_0|control_register[2], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[2] , soc|timer_0|read_mux_out[2], WS2, 1
instance = comp, \soc|timer_0|readdata[2] , soc|timer_0|readdata[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2] , soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~31 , soc|mm_interconnect_0|rsp_mux_001|src_payload~31, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_holding_reg[2] , soc|spi_0|spi_slave_select_holding_reg[2], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[2] , soc|spi_0|spi_slave_select_reg[2], WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[2]~4 , soc|spi_0|p1_data_to_cpu[2]~4, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[2]~5 , soc|spi_0|p1_data_to_cpu[2]~5, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[2] , soc|spi_0|data_to_cpu[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2] , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[2]~10 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[2]~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[2]~41 , soc|mm_interconnect_0|rsp_mux_001|src_data[2]~41, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[2]~42 , soc|mm_interconnect_0|rsp_mux_001|src_data[2]~42, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~28 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~28, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data[2] , soc|nios2_gen2_0|cpu|av_ld_byte0_data[2], WS2, 1
instance = comp, \soc|timer_0|Equal9~0 , soc|timer_0|Equal9~0, WS2, 1
instance = comp, \soc|timer_0|delayed_unxcounter_is_zeroxx0 , soc|timer_0|delayed_unxcounter_is_zeroxx0, WS2, 1
instance = comp, \soc|timer_0|timeout_occurred~0 , soc|timer_0|timeout_occurred~0, WS2, 1
instance = comp, \soc|timer_0|period_halfword_0_wr_strobe~0 , soc|timer_0|period_halfword_0_wr_strobe~0, WS2, 1
instance = comp, \soc|timer_0|timeout_occurred~1 , soc|timer_0|timeout_occurred~1, WS2, 1
instance = comp, \soc|timer_0|timeout_occurred , soc|timer_0|timeout_occurred, WS2, 1
instance = comp, \soc|timer_0|control_register[0] , soc|timer_0|control_register[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_ienable_reg[2] , soc|nios2_gen2_0|cpu|W_ienable_reg[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1 , soc|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_ipending_reg[2] , soc|nios2_gen2_0|cpu|W_ipending_reg[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_control_rd_data[2]~6 , soc|nios2_gen2_0|cpu|E_control_rd_data[2]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_control_rd_data[2]~7 , soc|nios2_gen2_0|cpu|E_control_rd_data[2]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_control_rd_data[2] , soc|nios2_gen2_0|cpu|W_control_rd_data[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[2]~29 , soc|nios2_gen2_0|cpu|W_rf_wr_data[2]~29, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[2]~30 , soc|nios2_gen2_0|cpu|W_rf_wr_data[2]~30, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[28]~6 , soc|nios2_gen2_0|cpu|d_writedata[28]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[28] , soc|nios2_gen2_0|cpu|d_writedata[28], WS2, 1
instance = comp, \soc|vga_display_0|registers~33 , soc|vga_display_0|registers~33, WS2, 1
instance = comp, \soc|vga_display_0|registers[1][28]~feeder , soc|vga_display_0|registers[1][28]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|registers[1][28] , soc|vga_display_0|registers[1][28], WS2, 1
instance = comp, \soc|vga_display_0|registers[0][28] , soc|vga_display_0|registers[0][28], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~24 , soc|vga_display_0|avalon_slave_readdata~24, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[28] , soc|vga_display_0|avalon_slave_readdata[28], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[28] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[28], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[28]~78 , soc|nios2_gen2_0|cpu|F_iw[28]~78, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[28]~79 , soc|nios2_gen2_0|cpu|F_iw[28]~79, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[28]~80 , soc|nios2_gen2_0|cpu|F_iw[28]~80, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[28] , soc|nios2_gen2_0|cpu|D_iw[28], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[3]~25 , soc|nios2_gen2_0|cpu|E_src1[3]~25, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[3] , soc|nios2_gen2_0|cpu|E_src1[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[3]~24 , soc|nios2_gen2_0|cpu|E_logic_result[3]~24, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[3]~25 , soc|nios2_gen2_0|cpu|W_alu_result[3]~25, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[3] , soc|nios2_gen2_0|cpu|W_alu_result[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_data[39] , soc|mm_interconnect_0|cmd_mux_009|src_data[39], WS2, 1
instance = comp, \soc|timer_0|Equal6~0 , soc|timer_0|Equal6~0, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[7] , soc|timer_0|counter_snapshot[7], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[23]~feeder , soc|timer_0|counter_snapshot[23]~feeder, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[23] , soc|timer_0|counter_snapshot[23], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[7]~74 , soc|timer_0|read_mux_out[7]~74, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[39] , soc|timer_0|counter_snapshot[39], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[55]~feeder , soc|timer_0|counter_snapshot[55]~feeder, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[55] , soc|timer_0|counter_snapshot[55], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[7]~75 , soc|timer_0|read_mux_out[7]~75, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[7]~73 , soc|timer_0|read_mux_out[7]~73, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[7]~72 , soc|timer_0|read_mux_out[7]~72, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[7]~76 , soc|timer_0|read_mux_out[7]~76, WS2, 1
instance = comp, \soc|timer_0|readdata[7] , soc|timer_0|readdata[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7] , soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[7]~92 , soc|nios2_gen2_0|cpu|F_iw[7]~92, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[7]~91 , soc|nios2_gen2_0|cpu|F_iw[7]~91, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[7] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[7]~93 , soc|nios2_gen2_0|cpu|F_iw[7]~93, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[7]~94 , soc|nios2_gen2_0|cpu|F_iw[7]~94, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[7]~95 , soc|nios2_gen2_0|cpu|F_iw[7]~95, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[7] , soc|nios2_gen2_0|cpu|D_iw[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_lo[1]~16 , soc|nios2_gen2_0|cpu|R_src2_lo[1]~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[1] , soc|nios2_gen2_0|cpu|E_src2[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~26 , soc|nios2_gen2_0|cpu|Add1~26, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[1]~30 , soc|nios2_gen2_0|cpu|E_logic_result[1]~30, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[1]~27 , soc|nios2_gen2_0|cpu|W_alu_result[1]~27, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[1] , soc|nios2_gen2_0|cpu|W_alu_result[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[0]~31 , soc|nios2_gen2_0|cpu|E_logic_result[0]~31, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[0]~26 , soc|nios2_gen2_0|cpu|W_alu_result[0]~26, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[0] , soc|nios2_gen2_0|cpu|W_alu_result[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_rshift8~0 , soc|nios2_gen2_0|cpu|av_ld_rshift8~0, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[1]~11 , soc|timer_0|read_mux_out[1]~11, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[33] , soc|timer_0|counter_snapshot[33], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[49]~feeder , soc|timer_0|counter_snapshot[49]~feeder, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[49] , soc|timer_0|counter_snapshot[49], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[1]~15 , soc|timer_0|read_mux_out[1]~15, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[17] , soc|timer_0|counter_snapshot[17], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[1]~2 , soc|timer_0|counter_snapshot[1]~2, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[1] , soc|timer_0|counter_snapshot[1], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[1]~14 , soc|timer_0|read_mux_out[1]~14, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[1]~13 , soc|timer_0|read_mux_out[1]~13, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[1]~12 , soc|timer_0|read_mux_out[1]~12, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[1]~16 , soc|timer_0|read_mux_out[1]~16, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[1] , soc|timer_0|read_mux_out[1], WS2, 1
instance = comp, \soc|timer_0|readdata[1] , soc|timer_0|readdata[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] , soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[1]~45 , soc|mm_interconnect_0|rsp_mux_001|src_data[1]~45, WS2, 1
instance = comp, \soc|vga_display_0|registers~29 , soc|vga_display_0|registers~29, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][1] , soc|vga_display_0|registers[0][1], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][1]~feeder , soc|vga_display_0|registers[1][1]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|registers[1][1] , soc|vga_display_0|registers[1][1], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~9 , soc|vga_display_0|avalon_slave_readdata~9, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[1] , soc|vga_display_0|avalon_slave_readdata[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[1] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[1]~43 , soc|mm_interconnect_0|rsp_mux_001|src_data[1]~43, WS2, 1
instance = comp, \soc|sdram_pll|w_reset~2 , soc|sdram_pll|w_reset~2, WS2, 1
instance = comp, \soc|sdram_pll|readdata[0]~0 , soc|sdram_pll|readdata[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_005|src_data[38] , soc|mm_interconnect_0|cmd_mux_005|src_data[38], WS2, 1
instance = comp, \soc|sdram_pll|pfdena_reg~0 , soc|sdram_pll|pfdena_reg~0, WS2, 1
instance = comp, \soc|sdram_pll|pfdena_reg , soc|sdram_pll|pfdena_reg, WS2, 1
instance = comp, \soc|sdram_pll|readdata[1]~2 , soc|sdram_pll|readdata[1]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1] , soc|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~9 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[1]~44 , soc|mm_interconnect_0|rsp_mux_001|src_data[1]~44, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_holding_reg[1]~feeder , soc|spi_0|spi_slave_select_holding_reg[1]~feeder, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_holding_reg[1] , soc|spi_0|spi_slave_select_holding_reg[1], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[1] , soc|spi_0|spi_slave_select_reg[1], WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[1]~6 , soc|spi_0|p1_data_to_cpu[1]~6, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[1]~7 , soc|spi_0|p1_data_to_cpu[1]~7, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[1] , soc|spi_0|data_to_cpu[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1] , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[1]~9 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[1]~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1]~feeder , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[1]~46 , soc|mm_interconnect_0|rsp_mux_001|src_data[1]~46, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[1] , soc|mm_interconnect_0|rsp_mux_001|src_data[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~29 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~29, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data[1] , soc|nios2_gen2_0|cpu|av_ld_byte0_data[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_ienable_reg[1] , soc|nios2_gen2_0|cpu|W_ienable_reg[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~2 , soc|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_ipending_reg[1] , soc|nios2_gen2_0|cpu|W_ipending_reg[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_control_rd_data[1]~8 , soc|nios2_gen2_0|cpu|E_control_rd_data[1]~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_control_rd_data[1]~9 , soc|nios2_gen2_0|cpu|E_control_rd_data[1]~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_control_rd_data[1] , soc|nios2_gen2_0|cpu|W_control_rd_data[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[1]~31 , soc|nios2_gen2_0|cpu|W_rf_wr_data[1]~31, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[1]~32 , soc|nios2_gen2_0|cpu|W_rf_wr_data[1]~32, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[26]~2 , soc|nios2_gen2_0|cpu|d_writedata[26]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[26] , soc|nios2_gen2_0|cpu|d_writedata[26], WS2, 1
instance = comp, \soc|vga_display_0|registers~28 , soc|vga_display_0|registers~28, WS2, 1
instance = comp, \soc|vga_display_0|registers[1][26]~feeder , soc|vga_display_0|registers[1][26]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|registers[1][26] , soc|vga_display_0|registers[1][26], WS2, 1
instance = comp, \soc|vga_display_0|registers[0][26] , soc|vga_display_0|registers[0][26], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~7 , soc|vga_display_0|avalon_slave_readdata~7, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[26] , soc|vga_display_0|avalon_slave_readdata[26], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[26] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[26], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[26]~19 , soc|nios2_gen2_0|cpu|F_iw[26]~19, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[26] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[26], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[26]~20 , soc|nios2_gen2_0|cpu|F_iw[26]~20, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[26]~21 , soc|nios2_gen2_0|cpu|F_iw[26]~21, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[26] , soc|nios2_gen2_0|cpu|D_iw[26], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[24]~0 , soc|nios2_gen2_0|cpu|d_writedata[24]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[24] , soc|nios2_gen2_0|cpu|d_writedata[24], WS2, 1
instance = comp, \soc|vga_display_0|registers~13 , soc|vga_display_0|registers~13, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][24] , soc|vga_display_0|registers[0][24], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][24] , soc|vga_display_0|registers[1][24], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~5 , soc|vga_display_0|avalon_slave_readdata~5, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[24] , soc|vga_display_0|avalon_slave_readdata[24], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[24] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[24], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[24]~13 , soc|nios2_gen2_0|cpu|F_iw[24]~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[24]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[24]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[24] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[24], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[24] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[24], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[24]~14 , soc|nios2_gen2_0|cpu|F_iw[24]~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[24]~15 , soc|nios2_gen2_0|cpu|F_iw[24]~15, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[24] , soc|nios2_gen2_0|cpu|D_iw[24], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_st_data[23]~2 , soc|nios2_gen2_0|cpu|E_st_data[23]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[23] , soc|nios2_gen2_0|cpu|d_writedata[23], WS2, 1
instance = comp, \soc|vga_display_0|registers~14 , soc|vga_display_0|registers~14, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][23] , soc|vga_display_0|registers[0][23], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][23] , soc|vga_display_0|registers[1][23], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~4 , soc|vga_display_0|avalon_slave_readdata~4, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[23] , soc|vga_display_0|avalon_slave_readdata[23], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[23] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[23], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[23]~10 , soc|nios2_gen2_0|cpu|F_iw[23]~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[23]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[23]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[23] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[23], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[23] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[23], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[23]~11 , soc|nios2_gen2_0|cpu|F_iw[23]~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[23]~12 , soc|nios2_gen2_0|cpu|F_iw[23]~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[23] , soc|nios2_gen2_0|cpu|D_iw[23], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[27]~7 , soc|nios2_gen2_0|cpu|d_writedata[27]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[27] , soc|nios2_gen2_0|cpu|d_writedata[27], WS2, 1
instance = comp, \soc|vga_display_0|registers~34 , soc|vga_display_0|registers~34, WS2, 1
instance = comp, \soc|vga_display_0|registers[1][27] , soc|vga_display_0|registers[1][27], WS2, 1
instance = comp, \soc|vga_display_0|registers[0][27] , soc|vga_display_0|registers[0][27], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~25 , soc|vga_display_0|avalon_slave_readdata~25, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[27] , soc|vga_display_0|avalon_slave_readdata[27], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[27] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[27], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[27]~81 , soc|nios2_gen2_0|cpu|F_iw[27]~81, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[27] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[27], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[27]~82 , soc|nios2_gen2_0|cpu|F_iw[27]~82, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[27]~83 , soc|nios2_gen2_0|cpu|F_iw[27]~83, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[27] , soc|nios2_gen2_0|cpu|D_iw[27], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[9]~18 , soc|nios2_gen2_0|cpu|E_src1[9]~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[7]~14 , soc|nios2_gen2_0|cpu|F_pc_plus_one[7]~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[9] , soc|nios2_gen2_0|cpu|E_src1[9], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~26 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~26, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[7] , soc|nios2_gen2_0|cpu|F_pc[7], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[8]~16 , soc|nios2_gen2_0|cpu|F_pc_plus_one[8]~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~23 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~23, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[8] , soc|nios2_gen2_0|cpu|F_pc[8], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_plus_one[9]~18 , soc|nios2_gen2_0|cpu|F_pc_plus_one[9]~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~19 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~19, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~20 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~20, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[10] , soc|nios2_gen2_0|cpu|F_pc[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal2~5 , soc|mm_interconnect_0|router_002|Equal2~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal4~0 , soc|mm_interconnect_0|router_002|Equal4~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal4~1 , soc|mm_interconnect_0|router_002|Equal4~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_002|src1_valid~0 , soc|mm_interconnect_0|cmd_demux_002|src1_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 , soc|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|saved_grant[0] , soc|mm_interconnect_0|cmd_mux_001|saved_grant[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|src_payload~1 , soc|mm_interconnect_0|cmd_mux_001|src_payload~1, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~7 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift~7, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9] , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9], WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|read_req , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|read_req, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|read2 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|read2, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~2, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rvalid0 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rvalid0, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|r_ena1 , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|r_ena1, WS2, 1
instance = comp, \soc|jtag_uart_0|r_val~0 , soc|jtag_uart_0|r_val~0, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[22]~6 , soc|nios2_gen2_0|cpu|F_iw[22]~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[22] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[22], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[22] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[22], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[22]~8 , soc|nios2_gen2_0|cpu|F_iw[22]~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[22]~7 , soc|nios2_gen2_0|cpu|F_iw[22]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[22]~9 , soc|nios2_gen2_0|cpu|F_iw[22]~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[22] , soc|nios2_gen2_0|cpu|D_iw[22], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_lo[4]~13 , soc|nios2_gen2_0|cpu|R_src2_lo[4]~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[4] , soc|nios2_gen2_0|cpu|E_src2[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~23 , soc|nios2_gen2_0|cpu|Add1~23, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[4]~21 , soc|nios2_gen2_0|cpu|E_logic_result[4]~21, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[4]~23 , soc|nios2_gen2_0|cpu|W_alu_result[4]~23, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[4] , soc|nios2_gen2_0|cpu|W_alu_result[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_data[40] , soc|mm_interconnect_0|cmd_mux_009|src_data[40], WS2, 1
instance = comp, \soc|timer_0|Equal7~0 , soc|timer_0|Equal7~0, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[41] , soc|timer_0|counter_snapshot[41], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[57] , soc|timer_0|counter_snapshot[57], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[9]~65 , soc|timer_0|read_mux_out[9]~65, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[9]~62 , soc|timer_0|read_mux_out[9]~62, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[25] , soc|timer_0|counter_snapshot[25], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[9]~6 , soc|timer_0|counter_snapshot[9]~6, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[9] , soc|timer_0|counter_snapshot[9], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[9]~64 , soc|timer_0|read_mux_out[9]~64, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[9]~63 , soc|timer_0|read_mux_out[9]~63, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[9]~66 , soc|timer_0|read_mux_out[9]~66, WS2, 1
instance = comp, \soc|timer_0|readdata[9] , soc|timer_0|readdata[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9] , soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[9]~86 , soc|nios2_gen2_0|cpu|F_iw[9]~86, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[9]~85 , soc|nios2_gen2_0|cpu|F_iw[9]~85, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[9]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[9]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[9] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[9] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[9], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[9]~87 , soc|nios2_gen2_0|cpu|F_iw[9]~87, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[9]~88 , soc|nios2_gen2_0|cpu|F_iw[9]~88, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[9]~89 , soc|nios2_gen2_0|cpu|F_iw[9]~89, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[9] , soc|nios2_gen2_0|cpu|D_iw[9], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_src2_lo[3]~14 , soc|nios2_gen2_0|cpu|R_src2_lo[3]~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src2[3] , soc|nios2_gen2_0|cpu|E_src2[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~24 , soc|nios2_gen2_0|cpu|Add1~24, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~27 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~27, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[1] , soc|nios2_gen2_0|cpu|F_pc[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_002|src3_valid~0 , soc|mm_interconnect_0|cmd_demux_002|src3_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 , soc|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , soc|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 , soc|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , soc|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 , soc|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_003|saved_grant[1] , soc|mm_interconnect_0|cmd_mux_003|saved_grant[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][93] , soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0 , soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][93] , soc|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][93], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_payload~3 , soc|mm_interconnect_0|rsp_mux_002|src_payload~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[25]~16 , soc|nios2_gen2_0|cpu|F_iw[25]~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[25]~17 , soc|nios2_gen2_0|cpu|F_iw[25]~17, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[25]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[25]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[25] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[25], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[25]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[25]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[25] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[25], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[25]~18 , soc|nios2_gen2_0|cpu|F_iw[25]~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[25] , soc|nios2_gen2_0|cpu|D_iw[25], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_dst_regnum[3]~5 , soc|nios2_gen2_0|cpu|D_dst_regnum[3]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_dst_regnum[3] , soc|nios2_gen2_0|cpu|R_dst_regnum[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[2]~24 , soc|nios2_gen2_0|cpu|E_src1[2]~24, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[2] , soc|nios2_gen2_0|cpu|E_src1[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~28 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~28, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[0] , soc|nios2_gen2_0|cpu|F_pc[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_data[38] , soc|mm_interconnect_0|cmd_mux_004|src_data[38], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[0] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~32 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~32, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[19]~104 , soc|nios2_gen2_0|cpu|F_iw[19]~104, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_payload~8 , soc|mm_interconnect_0|rsp_mux_002|src_payload~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[19]~105 , soc|nios2_gen2_0|cpu|F_iw[19]~105, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[19]~106 , soc|nios2_gen2_0|cpu|F_iw[19]~106, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[19] , soc|nios2_gen2_0|cpu|D_iw[19], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_dst_regnum[2]~4 , soc|nios2_gen2_0|cpu|D_dst_regnum[2]~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_dst_regnum[2] , soc|nios2_gen2_0|cpu|R_dst_regnum[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_st_data[14]~3 , soc|nios2_gen2_0|cpu|E_st_data[14]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[14] , soc|nios2_gen2_0|cpu|d_writedata[14], WS2, 1
instance = comp, \soc|vga_display_0|registers~23 , soc|vga_display_0|registers~23, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][14] , soc|vga_display_0|registers[0][14], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][14] , soc|vga_display_0|registers[1][14], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~13 , soc|vga_display_0|avalon_slave_readdata~13, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[14] , soc|vga_display_0|avalon_slave_readdata[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[14] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[14]~12 , soc|mm_interconnect_0|rsp_mux_002|src_data[14]~12, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[14]~13 , soc|mm_interconnect_0|rsp_mux_002|src_data[14]~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[14]~14 , soc|mm_interconnect_0|rsp_mux_002|src_data[14]~14, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[14]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[14]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[14] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[14]~27 , soc|mm_interconnect_0|rsp_mux_002|src_data[14]~27, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[14] , soc|mm_interconnect_0|rsp_mux_002|src_data[14], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[14]~110 , soc|nios2_gen2_0|cpu|F_iw[14]~110, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[14] , soc|nios2_gen2_0|cpu|D_iw[14], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_op_eret , soc|nios2_gen2_0|cpu|D_op_eret, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal133~0 , soc|nios2_gen2_0|cpu|Equal133~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 , soc|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1 , soc|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_estatus_reg , soc|nios2_gen2_0|cpu|W_estatus_reg, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal132~1 , soc|nios2_gen2_0|cpu|Equal132~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 , soc|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal134~0 , soc|nios2_gen2_0|cpu|Equal134~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 , soc|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1 , soc|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_bstatus_reg , soc|nios2_gen2_0|cpu|W_bstatus_reg, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 , soc|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2 , soc|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_status_reg_pie , soc|nios2_gen2_0|cpu|W_status_reg_pie, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[13]~0 , soc|nios2_gen2_0|cpu|D_iw[13]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[18]~108 , soc|nios2_gen2_0|cpu|F_iw[18]~108, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[18]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[18]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[18] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[18]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[18]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[18] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[18], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[18]~107 , soc|nios2_gen2_0|cpu|F_iw[18]~107, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[18]~109 , soc|nios2_gen2_0|cpu|F_iw[18]~109, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[18]~112 , soc|nios2_gen2_0|cpu|F_iw[18]~112, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[18] , soc|nios2_gen2_0|cpu|D_iw[18], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 , soc|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 , soc|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_exception~3 , soc|nios2_gen2_0|cpu|D_ctrl_exception~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 , soc|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 , soc|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 , soc|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 , soc|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7 , soc|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_dst_regnum[1]~0 , soc|nios2_gen2_0|cpu|D_dst_regnum[1]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_dst_regnum[1]~1 , soc|nios2_gen2_0|cpu|D_dst_regnum[1]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_dst_regnum[1] , soc|nios2_gen2_0|cpu|R_dst_regnum[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[3]~feeder , soc|nios2_gen2_0|cpu|d_writedata[3]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[3] , soc|nios2_gen2_0|cpu|d_writedata[3], WS2, 1
instance = comp, \soc|vga_display_0|registers~10 , soc|vga_display_0|registers~10, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][3] , soc|vga_display_0|registers[0][3], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][3] , soc|vga_display_0|registers[1][3], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~11 , soc|vga_display_0|avalon_slave_readdata~11, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[3] , soc|vga_display_0|avalon_slave_readdata[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[3] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[3]~35 , soc|nios2_gen2_0|cpu|F_iw[3]~35, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[3]~34 , soc|nios2_gen2_0|cpu|F_iw[3]~34, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[3]~36 , soc|nios2_gen2_0|cpu|F_iw[3]~36, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[3]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[3]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[3] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[3]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[3]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[3] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[3]~37 , soc|nios2_gen2_0|cpu|F_iw[3]~37, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[3]~38 , soc|nios2_gen2_0|cpu|F_iw[3]~38, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[3] , soc|nios2_gen2_0|cpu|D_iw[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1 , soc|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 , soc|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2 , soc|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_dst_regnum[0]~3 , soc|nios2_gen2_0|cpu|D_dst_regnum[0]~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_dst_regnum[0] , soc|nios2_gen2_0|cpu|R_dst_regnum[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_st_data[11]~5 , soc|nios2_gen2_0|cpu|E_st_data[11]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[11] , soc|nios2_gen2_0|cpu|d_writedata[11], WS2, 1
instance = comp, \soc|vga_display_0|registers~0 , soc|vga_display_0|registers~0, WS2, 1
instance = comp, \soc|vga_display_0|registers[0][11] , soc|vga_display_0|registers[0][11], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][11] , soc|vga_display_0|registers[1][11], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~15 , soc|vga_display_0|avalon_slave_readdata~15, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[11] , soc|vga_display_0|avalon_slave_readdata[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[11] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[11], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[11]~51 , soc|nios2_gen2_0|cpu|F_iw[11]~51, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[11]~50 , soc|nios2_gen2_0|cpu|F_iw[11]~50, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[11]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[11]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[11] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[11] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[11], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[11]~52 , soc|nios2_gen2_0|cpu|F_iw[11]~52, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[11]~53 , soc|nios2_gen2_0|cpu|F_iw[11]~53, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[11] , soc|nios2_gen2_0|cpu|D_iw[11], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal62~0 , soc|nios2_gen2_0|cpu|Equal62~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_br_cmp~5 , soc|nios2_gen2_0|cpu|D_ctrl_br_cmp~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_br_cmp~3 , soc|nios2_gen2_0|cpu|D_ctrl_br_cmp~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 , soc|nios2_gen2_0|cpu|D_ctrl_br_cmp~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_br_cmp~4 , soc|nios2_gen2_0|cpu|D_ctrl_br_cmp~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_br_cmp , soc|nios2_gen2_0|cpu|R_ctrl_br_cmp, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_control_rd_data[0]~0 , soc|nios2_gen2_0|cpu|E_control_rd_data[0]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_control_rd_data[0]~1 , soc|nios2_gen2_0|cpu|E_control_rd_data[0]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_control_rd_data[0] , soc|nios2_gen2_0|cpu|W_control_rd_data[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[0]~1 , soc|nios2_gen2_0|cpu|W_rf_wr_data[0]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal127~5 , soc|nios2_gen2_0|cpu|Equal127~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[5]~22 , soc|nios2_gen2_0|cpu|E_logic_result[5]~22, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal127~6 , soc|nios2_gen2_0|cpu|Equal127~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal127~7 , soc|nios2_gen2_0|cpu|Equal127~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal127~8 , soc|nios2_gen2_0|cpu|Equal127~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal127~9 , soc|nios2_gen2_0|cpu|Equal127~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal127~1 , soc|nios2_gen2_0|cpu|Equal127~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal127~2 , soc|nios2_gen2_0|cpu|Equal127~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal127~0 , soc|nios2_gen2_0|cpu|Equal127~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal127~3 , soc|nios2_gen2_0|cpu|Equal127~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal127~4 , soc|nios2_gen2_0|cpu|Equal127~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal127~10 , soc|nios2_gen2_0|cpu|Equal127~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_compare_op[1] , soc|nios2_gen2_0|cpu|R_compare_op[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Add1~98 , soc|nios2_gen2_0|cpu|Add1~98, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 , soc|nios2_gen2_0|cpu|D_logic_op_raw[0]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_compare_op[0] , soc|nios2_gen2_0|cpu|R_compare_op[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_cmp_result~0 , soc|nios2_gen2_0|cpu|E_cmp_result~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_cmp_result , soc|nios2_gen2_0|cpu|W_cmp_result, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[0]~0 , soc|nios2_gen2_0|cpu|W_rf_wr_data[0]~0, WS2, 1
instance = comp, \soc|jtag_uart_0|av_readdata[0]~0 , soc|jtag_uart_0|av_readdata[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], WS2, 1
instance = comp, \soc|vga_display_0|registers[0][0] , soc|vga_display_0|registers[0][0], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~1 , soc|vga_display_0|avalon_slave_readdata~1, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[0] , soc|vga_display_0|avalon_slave_readdata[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[0] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[0]~0 , soc|mm_interconnect_0|rsp_mux_001|src_data[0]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[0]~1 , soc|mm_interconnect_0|rsp_mux_001|src_data[0]~1, WS2, 1
instance = comp, \soc|sdram_pll|sd1|pll7 , soc|sdram_pll|sd1|pll7, WS2, 1
instance = comp, \soc|sdram_pll|sd1|pll_lock_sync~feeder , soc|sdram_pll|sd1|pll_lock_sync~feeder, WS2, 1
instance = comp, \soc|sdram_pll|sd1|pll_lock_sync , soc|sdram_pll|sd1|pll_lock_sync, WS2, 1
instance = comp, \soc|sdram_pll|sd1|locked , soc|sdram_pll|sd1|locked, WS2, 1
instance = comp, \soc|sdram_pll|stdsync2|dffpipe3|dffe4a[0] , soc|sdram_pll|stdsync2|dffpipe3|dffe4a[0], WS2, 1
instance = comp, \soc|sdram_pll|stdsync2|dffpipe3|dffe5a[0]~feeder , soc|sdram_pll|stdsync2|dffpipe3|dffe5a[0]~feeder, WS2, 1
instance = comp, \soc|sdram_pll|stdsync2|dffpipe3|dffe5a[0] , soc|sdram_pll|stdsync2|dffpipe3|dffe5a[0], WS2, 1
instance = comp, \soc|sdram_pll|stdsync2|dffpipe3|dffe6a[0]~feeder , soc|sdram_pll|stdsync2|dffpipe3|dffe6a[0]~feeder, WS2, 1
instance = comp, \soc|sdram_pll|stdsync2|dffpipe3|dffe6a[0] , soc|sdram_pll|stdsync2|dffpipe3|dffe6a[0], WS2, 1
instance = comp, \soc|sdram_pll|readdata[0]~1 , soc|sdram_pll|readdata[0]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0] , soc|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0], WS2, 1
instance = comp, \ARDUINO_IO[9]~input , ARDUINO_IO[9]~input, WS2, 1
instance = comp, \soc|usb_irq|read_mux_out~0 , soc|usb_irq|read_mux_out~0, WS2, 1
instance = comp, \soc|usb_irq|read_mux_out~1 , soc|usb_irq|read_mux_out~1, WS2, 1
instance = comp, \soc|usb_irq|readdata[0] , soc|usb_irq|readdata[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_irq_s1_translator|av_readdata_pre[0] , soc|mm_interconnect_0|usb_irq_s1_translator|av_readdata_pre[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[0]~2 , soc|mm_interconnect_0|rsp_mux_001|src_data[0]~2, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[0]~1 , soc|timer_0|read_mux_out[0]~1, WS2, 1
instance = comp, \soc|timer_0|read_mux_out~2 , soc|timer_0|read_mux_out~2, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[0]~3 , soc|timer_0|read_mux_out[0]~3, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[16] , soc|timer_0|counter_snapshot[16], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[0]~0 , soc|timer_0|counter_snapshot[0]~0, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[0] , soc|timer_0|counter_snapshot[0], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[0]~4 , soc|timer_0|read_mux_out[0]~4, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[48] , soc|timer_0|counter_snapshot[48], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[32] , soc|timer_0|counter_snapshot[32], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[0]~5 , soc|timer_0|read_mux_out[0]~5, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[0]~0 , soc|timer_0|read_mux_out[0]~0, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[0] , soc|timer_0|read_mux_out[0], WS2, 1
instance = comp, \soc|timer_0|readdata[0] , soc|timer_0|readdata[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] , soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0], WS2, 1
instance = comp, \soc|usb_rst|Equal0~0 , soc|usb_rst|Equal0~0, WS2, 1
instance = comp, \soc|usb_rst|Equal0~1 , soc|usb_rst|Equal0~1, WS2, 1
instance = comp, \soc|usb_rst|always0~1 , soc|usb_rst|always0~1, WS2, 1
instance = comp, \soc|usb_rst|data_out~0 , soc|usb_rst|data_out~0, WS2, 1
instance = comp, \soc|usb_rst|data_out , soc|usb_rst|data_out, WS2, 1
instance = comp, \soc|usb_rst|readdata[0] , soc|usb_rst|readdata[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|usb_rst_s1_translator|av_readdata_pre[0] , soc|mm_interconnect_0|usb_rst_s1_translator|av_readdata_pre[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_payload~1 , soc|mm_interconnect_0|rsp_mux_001|src_payload~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[0]~3 , soc|mm_interconnect_0|rsp_mux_001|src_data[0]~3, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_holding_reg[0]~0 , soc|spi_0|spi_slave_select_holding_reg[0]~0, WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_holding_reg[0] , soc|spi_0|spi_slave_select_holding_reg[0], WS2, 1
instance = comp, \soc|spi_0|spi_slave_select_reg[0] , soc|spi_0|spi_slave_select_reg[0], WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[0]~2 , soc|spi_0|p1_data_to_cpu[0]~2, WS2, 1
instance = comp, \soc|spi_0|p1_data_to_cpu[0]~3 , soc|spi_0|p1_data_to_cpu[0]~3, WS2, 1
instance = comp, \soc|spi_0|data_to_cpu[0] , soc|spi_0|data_to_cpu[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0] , soc|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0] , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[0]~8 , soc|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[0]~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0] , soc|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0] , soc|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[0]~4 , soc|mm_interconnect_0|rsp_mux_001|src_data[0]~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_001|src_data[0]~5 , soc|mm_interconnect_0|rsp_mux_001|src_data[0]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~2 , soc|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_byte0_data[0] , soc|nios2_gen2_0|cpu|av_ld_byte0_data[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wr_data[0]~2 , soc|nios2_gen2_0|cpu|W_rf_wr_data[0]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[0]~feeder , soc|nios2_gen2_0|cpu|d_writedata[0]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[0] , soc|nios2_gen2_0|cpu|d_writedata[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_payload~1 , soc|mm_interconnect_0|cmd_mux_004|src_payload~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[0] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|writedata[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~61 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~61, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~62 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~62, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~30 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~30, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~57 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~57, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~58 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~58, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~59 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~59, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~60 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~60, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|hbreak_pending_nxt~0 , soc|nios2_gen2_0|cpu|hbreak_pending_nxt~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|hbreak_pending , soc|nios2_gen2_0|cpu|hbreak_pending, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0 , soc|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|wait_for_one_post_bret_inst , soc|nios2_gen2_0|cpu|wait_for_one_post_bret_inst, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|hbreak_req~0 , soc|nios2_gen2_0|cpu|hbreak_req~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[13]~1 , soc|nios2_gen2_0|cpu|D_iw[13]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[2]~9 , soc|mm_interconnect_0|rsp_mux_002|src_data[2]~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[2]~8 , soc|mm_interconnect_0|rsp_mux_002|src_data[2]~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[2]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[2]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[2] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[2]~10 , soc|mm_interconnect_0|rsp_mux_002|src_data[2]~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[2]~11 , soc|mm_interconnect_0|rsp_mux_002|src_data[2]~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[2]~23 , soc|nios2_gen2_0|cpu|F_iw[2]~23, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[2] , soc|nios2_gen2_0|cpu|D_iw[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_ld~2 , soc|nios2_gen2_0|cpu|D_ctrl_ld~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_ld~3 , soc|nios2_gen2_0|cpu|D_ctrl_ld~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_ld , soc|nios2_gen2_0|cpu|R_ctrl_ld, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_read_nxt , soc|nios2_gen2_0|cpu|d_read_nxt, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_read , soc|nios2_gen2_0|cpu|d_read, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read , soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 , soc|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_valid~0 , soc|mm_interconnect_0|cmd_mux_009|src_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|packet_in_progress~0 , soc|mm_interconnect_0|cmd_mux_009|packet_in_progress~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|packet_in_progress , soc|mm_interconnect_0|cmd_mux_009|packet_in_progress, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|update_grant~0 , soc|mm_interconnect_0|cmd_mux_009|update_grant~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|update_grant~1 , soc|mm_interconnect_0|cmd_mux_009|update_grant~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0 , soc|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1] , soc|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1 , soc|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0] , soc|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|arb|grant[1]~1 , soc|mm_interconnect_0|cmd_mux_009|arb|grant[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|saved_grant[1] , soc|mm_interconnect_0|cmd_mux_009|saved_grant[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_data[41] , soc|mm_interconnect_0|cmd_mux_009|src_data[41], WS2, 1
instance = comp, \soc|timer_0|Equal8~0 , soc|timer_0|Equal8~0, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[37] , soc|timer_0|counter_snapshot[37], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[53]~feeder , soc|timer_0|counter_snapshot[53]~feeder, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[53] , soc|timer_0|counter_snapshot[53], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[5]~30 , soc|timer_0|read_mux_out[5]~30, WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[5] , soc|timer_0|counter_snapshot[5], WS2, 1
instance = comp, \soc|timer_0|counter_snapshot[21] , soc|timer_0|counter_snapshot[21], WS2, 1
instance = comp, \soc|timer_0|read_mux_out[5]~29 , soc|timer_0|read_mux_out[5]~29, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[5]~27 , soc|timer_0|read_mux_out[5]~27, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[5]~28 , soc|timer_0|read_mux_out[5]~28, WS2, 1
instance = comp, \soc|timer_0|read_mux_out[5]~31 , soc|timer_0|read_mux_out[5]~31, WS2, 1
instance = comp, \soc|timer_0|readdata[5] , soc|timer_0|readdata[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5] , soc|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[5]~40 , soc|nios2_gen2_0|cpu|F_iw[5]~40, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[5]~39 , soc|nios2_gen2_0|cpu|F_iw[5]~39, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[5]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[5]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[5] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[5]~41 , soc|nios2_gen2_0|cpu|F_iw[5]~41, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[5]~42 , soc|nios2_gen2_0|cpu|F_iw[5]~42, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[5]~44 , soc|nios2_gen2_0|cpu|F_iw[5]~44, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[5] , soc|nios2_gen2_0|cpu|D_iw[5], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_dst_regnum[0]~2 , soc|nios2_gen2_0|cpu|D_dst_regnum[0]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_dst_regnum[4]~6 , soc|nios2_gen2_0|cpu|D_dst_regnum[4]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_wr_dst_reg~0 , soc|nios2_gen2_0|cpu|D_wr_dst_reg~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_wr_dst_reg~1 , soc|nios2_gen2_0|cpu|D_wr_dst_reg~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal0~16 , soc|nios2_gen2_0|cpu|Equal0~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_wr_dst_reg~2 , soc|nios2_gen2_0|cpu|D_wr_dst_reg~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_wr_dst_reg , soc|nios2_gen2_0|cpu|R_wr_dst_reg, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_rf_wren , soc|nios2_gen2_0|cpu|W_rf_wren, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[1]~feeder , soc|nios2_gen2_0|cpu|d_writedata[1]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_writedata[1] , soc|nios2_gen2_0|cpu|d_writedata[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|src_payload~2 , soc|mm_interconnect_0|cmd_mux_001|src_payload~2, WS2, 1
instance = comp, \soc|jtag_uart_0|ien_AE , soc|jtag_uart_0|ien_AE, WS2, 1
instance = comp, \soc|jtag_uart_0|av_readdata[1]~3 , soc|jtag_uart_0|av_readdata[1]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[1]~25 , soc|nios2_gen2_0|cpu|F_iw[1]~25, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_payload~4 , soc|mm_interconnect_0|rsp_mux_002|src_payload~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[1]~24 , soc|nios2_gen2_0|cpu|F_iw[1]~24, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_payload~0 , soc|mm_interconnect_0|rsp_mux_002|src_payload~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[1] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[1]~26 , soc|nios2_gen2_0|cpu|F_iw[1]~26, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[1]~27 , soc|nios2_gen2_0|cpu|F_iw[1]~27, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[1]~28 , soc|nios2_gen2_0|cpu|F_iw[1]~28, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[1] , soc|nios2_gen2_0|cpu|D_iw[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_st~0 , soc|nios2_gen2_0|cpu|D_ctrl_st~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_st , soc|nios2_gen2_0|cpu|R_ctrl_st, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_st_stall , soc|nios2_gen2_0|cpu|E_st_stall, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|d_write , soc|nios2_gen2_0|cpu|d_write, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0 , soc|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0, WS2, 1
instance = comp, \soc|jtag_uart_0|fifo_wr~0 , soc|jtag_uart_0|fifo_wr~0, WS2, 1
instance = comp, \soc|jtag_uart_0|fifo_wr~1 , soc|jtag_uart_0|fifo_wr~1, WS2, 1
instance = comp, \soc|jtag_uart_0|fifo_wr , soc|jtag_uart_0|fifo_wr, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, WS2, 1
instance = comp, \soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , soc|jtag_uart_0|the_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[13]~54 , soc|nios2_gen2_0|cpu|F_iw[13]~54, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[13]~55 , soc|nios2_gen2_0|cpu|F_iw[13]~55, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[13]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[13]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[13] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[13] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[13], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[13]~56 , soc|nios2_gen2_0|cpu|F_iw[13]~56, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[13]~57 , soc|nios2_gen2_0|cpu|F_iw[13]~57, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[13]~58 , soc|nios2_gen2_0|cpu|F_iw[13]~58, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[13] , soc|nios2_gen2_0|cpu|D_iw[13], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal0~6 , soc|nios2_gen2_0|cpu|Equal0~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_logic , soc|nios2_gen2_0|cpu|D_ctrl_logic, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_logic , soc|nios2_gen2_0|cpu|R_ctrl_logic, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[5]~22 , soc|nios2_gen2_0|cpu|W_alu_result[5]~22, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[5] , soc|nios2_gen2_0|cpu|W_alu_result[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal10~0 , soc|mm_interconnect_0|router_001|Equal10~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|src_valid~0 , soc|mm_interconnect_0|cmd_mux_001|src_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_001|WideOr1 , soc|mm_interconnect_0|cmd_mux_001|WideOr1, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2 , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], WS2, 1
instance = comp, \soc|jtag_uart_0|fifo_rd~0 , soc|jtag_uart_0|fifo_rd~0, WS2, 1
instance = comp, \soc|jtag_uart_0|av_waitrequest~0 , soc|jtag_uart_0|av_waitrequest~0, WS2, 1
instance = comp, \soc|jtag_uart_0|av_waitrequest , soc|jtag_uart_0|av_waitrequest, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_001|sink_ready~8 , soc|mm_interconnect_0|cmd_demux_001|sink_ready~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] , soc|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux_001|src1_valid~0 , soc|mm_interconnect_0|rsp_demux_001|src1_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[0]~2 , soc|mm_interconnect_0|rsp_mux_002|src_data[0]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[0]~3 , soc|mm_interconnect_0|rsp_mux_002|src_data[0]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_payload~1 , soc|mm_interconnect_0|rsp_mux_002|src_payload~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[0]~4 , soc|mm_interconnect_0|rsp_mux_002|src_data[0]~4, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[0]~5 , soc|mm_interconnect_0|rsp_mux_002|src_data[0]~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_payload~2 , soc|mm_interconnect_0|rsp_mux_002|src_payload~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[0]~6 , soc|mm_interconnect_0|rsp_mux_002|src_data[0]~6, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[0]~7 , soc|mm_interconnect_0|rsp_mux_002|src_data[0]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[0]~22 , soc|nios2_gen2_0|cpu|F_iw[0]~22, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[0] , soc|nios2_gen2_0|cpu|D_iw[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal0~2 , soc|nios2_gen2_0|cpu|Equal0~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal0~9 , soc|nios2_gen2_0|cpu|Equal0~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_br_uncond , soc|nios2_gen2_0|cpu|R_ctrl_br_uncond, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 , soc|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2 , soc|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br , soc|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_sel_nxt~0 , soc|nios2_gen2_0|cpu|F_pc_sel_nxt~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 , soc|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~2 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[4] , soc|nios2_gen2_0|cpu|F_pc[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_002|src9_valid~0 , soc|mm_interconnect_0|cmd_demux_002|src9_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|arb|grant[0]~0 , soc|mm_interconnect_0|cmd_mux_009|arb|grant[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|saved_grant[0] , soc|mm_interconnect_0|cmd_mux_009|saved_grant[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_009|src_data[71] , soc|mm_interconnect_0|cmd_mux_009|src_data[71], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][71] , soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~1 , soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][71]~feeder , soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][71]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][71] , soc|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux_009|src1_valid~0 , soc|mm_interconnect_0|rsp_demux_009|src1_valid~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[4]~31 , soc|nios2_gen2_0|cpu|F_iw[4]~31, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[4]~30 , soc|nios2_gen2_0|cpu|F_iw[4]~30, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[4]~29 , soc|nios2_gen2_0|cpu|F_iw[4]~29, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[4]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[4]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[4] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[4]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[4]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[4] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[4]~32 , soc|nios2_gen2_0|cpu|F_iw[4]~32, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[4]~33 , soc|nios2_gen2_0|cpu|F_iw[4]~33, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[4] , soc|nios2_gen2_0|cpu|D_iw[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal0~5 , soc|nios2_gen2_0|cpu|Equal0~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_logic_op[0]~1 , soc|nios2_gen2_0|cpu|D_logic_op[0]~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_logic_op[0] , soc|nios2_gen2_0|cpu|R_logic_op[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[2]~25 , soc|nios2_gen2_0|cpu|E_logic_result[2]~25, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[2]~24 , soc|nios2_gen2_0|cpu|W_alu_result[2]~24, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[2] , soc|nios2_gen2_0|cpu|W_alu_result[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_002|src_data[38] , soc|mm_interconnect_0|cmd_mux_002|src_data[38], WS2, 1
instance = comp, \soc|vga_display_0|registers[1][16] , soc|vga_display_0|registers[1][16], WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata~17 , soc|vga_display_0|avalon_slave_readdata~17, WS2, 1
instance = comp, \soc|vga_display_0|avalon_slave_readdata[16] , soc|vga_display_0|avalon_slave_readdata[16], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[16] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_translator|av_readdata_pre[16], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[16]~59 , soc|nios2_gen2_0|cpu|F_iw[16]~59, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_payload~5 , soc|mm_interconnect_0|rsp_mux_002|src_payload~5, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[16]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[16]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[16] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[16], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[16] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[16], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[16]~60 , soc|nios2_gen2_0|cpu|F_iw[16]~60, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[16]~61 , soc|nios2_gen2_0|cpu|F_iw[16]~61, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[16] , soc|nios2_gen2_0|cpu|D_iw[16], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal62~9 , soc|nios2_gen2_0|cpu|Equal62~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|hbreak_enabled~0 , soc|nios2_gen2_0|cpu|hbreak_enabled~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|hbreak_enabled~feeder , soc|nios2_gen2_0|cpu|hbreak_enabled~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|hbreak_enabled , soc|nios2_gen2_0|cpu|hbreak_enabled, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~10, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|always1~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|always1~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder, WS2, 1
instance = comp, \soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo , soc|jtag_uart_0|soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, WS2, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest, WS2, 1
instance = comp, \soc|rst_controller_002|merged_reset~0 , soc|rst_controller_002|merged_reset~0, WS2, 1
instance = comp, \soc|rst_controller_002|merged_reset~0clkctrl , soc|rst_controller_002|merged_reset~0clkctrl, WS2, 1
instance = comp, \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], WS2, 1
instance = comp, \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, WS2, 1
instance = comp, \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], WS2, 1
instance = comp, \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, WS2, 1
instance = comp, \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, WS2, 1
instance = comp, \soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , soc|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , soc|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , soc|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 , soc|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , soc|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , soc|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 , soc|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_002|saved_grant[0] , soc|mm_interconnect_0|cmd_mux_002|saved_grant[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_002|src_data[71] , soc|mm_interconnect_0|cmd_mux_002|src_data[71], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem[1][71] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem[1][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem~1 , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem[0][71]~feeder , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem[0][71]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem[0][71] , soc|mm_interconnect_0|vga_display_0_avalon_slave_1_agent_rsp_fifo|mem[0][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux_002|src1_valid~0 , soc|mm_interconnect_0|rsp_demux_002|src1_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[12]~15 , soc|mm_interconnect_0|rsp_mux_002|src_data[12]~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[12]~16 , soc|mm_interconnect_0|rsp_mux_002|src_data[12]~16, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[12]~17 , soc|mm_interconnect_0|rsp_mux_002|src_data[12]~17, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[12]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[12]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[12] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|src_data[12]~18 , soc|mm_interconnect_0|rsp_mux_002|src_data[12]~18, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[12]~62 , soc|nios2_gen2_0|cpu|F_iw[12]~62, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[12] , soc|nios2_gen2_0|cpu|D_iw[12], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal62~13 , soc|nios2_gen2_0|cpu|Equal62~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_exception~9 , soc|nios2_gen2_0|cpu|D_ctrl_exception~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_exception~11 , soc|nios2_gen2_0|cpu|D_ctrl_exception~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|Equal0~10 , soc|nios2_gen2_0|cpu|Equal0~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_exception~12 , soc|nios2_gen2_0|cpu|D_ctrl_exception~12, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_exception~10 , soc|nios2_gen2_0|cpu|D_ctrl_exception~10, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_exception~7 , soc|nios2_gen2_0|cpu|D_ctrl_exception~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_exception~8 , soc|nios2_gen2_0|cpu|D_ctrl_exception~8, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_exception~13 , soc|nios2_gen2_0|cpu|D_ctrl_exception~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_exception~0 , soc|nios2_gen2_0|cpu|D_ctrl_exception~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_exception~1 , soc|nios2_gen2_0|cpu|D_ctrl_exception~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_exception~2 , soc|nios2_gen2_0|cpu|D_ctrl_exception~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_exception~4 , soc|nios2_gen2_0|cpu|D_ctrl_exception~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_ctrl_exception~14 , soc|nios2_gen2_0|cpu|D_ctrl_exception~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_ctrl_exception , soc|nios2_gen2_0|cpu|R_ctrl_exception, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~21 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~21, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~22 , soc|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~22, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_pc[9] , soc|nios2_gen2_0|cpu|F_pc[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal1~0 , soc|mm_interconnect_0|router_002|Equal1~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_002|src4_valid~2 , soc|mm_interconnect_0|cmd_demux_002|src4_valid~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|WideOr1 , soc|mm_interconnect_0|cmd_mux_004|WideOr1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|update_grant~0 , soc|mm_interconnect_0|cmd_mux_004|update_grant~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|update_grant~1 , soc|mm_interconnect_0|cmd_mux_004|update_grant~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~2 , soc|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] , soc|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~3 , soc|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] , soc|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 , soc|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|saved_grant[1] , soc|mm_interconnect_0|cmd_mux_004|saved_grant[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_data[46] , soc|mm_interconnect_0|cmd_mux_004|src_data[46], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[8] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|address[8], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~14 , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata~14, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15] , soc|nios2_gen2_0|cpu|the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[15]~46 , soc|nios2_gen2_0|cpu|F_iw[15]~46, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[15]~47 , soc|nios2_gen2_0|cpu|F_iw[15]~47, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[15]~45 , soc|nios2_gen2_0|cpu|F_iw[15]~45, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[15]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[15]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[15] , soc|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[15]~feeder , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[15]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[15] , soc|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[15], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[15]~48 , soc|nios2_gen2_0|cpu|F_iw[15]~48, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_iw[15]~49 , soc|nios2_gen2_0|cpu|F_iw[15]~49, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_iw[15] , soc|nios2_gen2_0|cpu|D_iw[15], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[11]~16 , soc|nios2_gen2_0|cpu|E_src1[11]~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_src1[11] , soc|nios2_gen2_0|cpu|E_src1[11], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_logic_result[11]~16 , soc|nios2_gen2_0|cpu|E_logic_result[11]~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[11]~16 , soc|nios2_gen2_0|cpu|W_alu_result[11]~16, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_alu_result[11] , soc|nios2_gen2_0|cpu|W_alu_result[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|router_001|Equal1~0 , soc|mm_interconnect_0|router_001|Equal1~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|src_valid~0 , soc|mm_interconnect_0|cmd_mux_004|src_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 , soc|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|saved_grant[0]~feeder , soc|mm_interconnect_0|cmd_mux_004|saved_grant[0]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_004|saved_grant[0] , soc|mm_interconnect_0|cmd_mux_004|saved_grant[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71] , soc|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71], WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_demux_004|src1_valid~0 , soc|mm_interconnect_0|rsp_demux_004|src1_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|WideOr1~0 , soc|mm_interconnect_0|rsp_mux_002|WideOr1~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|WideOr1~2 , soc|mm_interconnect_0|rsp_mux_002|WideOr1~2, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|WideOr1~1 , soc|mm_interconnect_0|rsp_mux_002|WideOr1~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|WideOr1~3 , soc|mm_interconnect_0|rsp_mux_002|WideOr1~3, WS2, 1
instance = comp, \soc|mm_interconnect_0|rsp_mux_002|WideOr1~4 , soc|mm_interconnect_0|rsp_mux_002|WideOr1~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|F_valid~0 , soc|nios2_gen2_0|cpu|F_valid~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|D_valid , soc|nios2_gen2_0|cpu|D_valid, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|R_valid , soc|nios2_gen2_0|cpu|R_valid, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5 , soc|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_cnt[0] , soc|nios2_gen2_0|cpu|E_shift_rot_cnt[0], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7 , soc|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_cnt[1] , soc|nios2_gen2_0|cpu|E_shift_rot_cnt[1], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9 , soc|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_cnt[2] , soc|nios2_gen2_0|cpu|E_shift_rot_cnt[2], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11 , soc|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_cnt[3] , soc|nios2_gen2_0|cpu|E_shift_rot_cnt[3], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13 , soc|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_shift_rot_cnt[4] , soc|nios2_gen2_0|cpu|E_shift_rot_cnt[4], WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_stall~1 , soc|nios2_gen2_0|cpu|E_stall~1, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_stall~0 , soc|nios2_gen2_0|cpu|E_stall~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_stall~2 , soc|nios2_gen2_0|cpu|E_stall~2, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_waiting_for_data , soc|nios2_gen2_0|cpu|av_ld_waiting_for_data, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 , soc|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_stall~3 , soc|nios2_gen2_0|cpu|E_stall~3, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_stall~4 , soc|nios2_gen2_0|cpu|E_stall~4, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_stall~5 , soc|nios2_gen2_0|cpu|E_stall~5, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_valid_from_R~0 , soc|nios2_gen2_0|cpu|E_valid_from_R~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|E_valid_from_R , soc|nios2_gen2_0|cpu|E_valid_from_R, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_valid~0 , soc|nios2_gen2_0|cpu|W_valid~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|W_valid , soc|nios2_gen2_0|cpu|W_valid, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|i_read_nxt~0 , soc|nios2_gen2_0|cpu|i_read_nxt~0, WS2, 1
instance = comp, \soc|nios2_gen2_0|cpu|i_read , soc|nios2_gen2_0|cpu|i_read, WS2, 1
instance = comp, \soc|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid , soc|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid, WS2, 1
instance = comp, \soc|mm_interconnect_0|router_002|Equal3~0 , soc|mm_interconnect_0|router_002|Equal3~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_demux_002|src5_valid~0 , soc|mm_interconnect_0|cmd_demux_002|src5_valid~0, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_005|arb|grant[0]~1 , soc|mm_interconnect_0|cmd_mux_005|arb|grant[0]~1, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_005|saved_grant[0]~feeder , soc|mm_interconnect_0|cmd_mux_005|saved_grant[0]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux_005|saved_grant[0] , soc|mm_interconnect_0|cmd_mux_005|saved_grant[0], WS2, 1
instance = comp, \soc|sdram_pll|w_reset~5 , soc|sdram_pll|w_reset~5, WS2, 1
instance = comp, \soc|sdram_pll|w_reset~3 , soc|sdram_pll|w_reset~3, WS2, 1
instance = comp, \soc|sdram_pll|w_reset~4 , soc|sdram_pll|w_reset~4, WS2, 1
instance = comp, \soc|sdram_pll|prev_reset , soc|sdram_pll|prev_reset, WS2, 1
instance = comp, \soc|sdram_pll|prev_reset~clkctrl , soc|sdram_pll|prev_reset~clkctrl, WS2, 1
instance = comp, \soc|sdram_pll|sd1|wire_pll7_clk[0]~clkctrl , soc|sdram_pll|sd1|wire_pll7_clk[0]~clkctrl, WS2, 1
instance = comp, \soc|sdram|m_data[0]~_Duplicate_1 , soc|sdram|m_data[0]~_Duplicate_1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~7 , soc|mm_interconnect_0|cmd_mux|src_payload~7, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~23 , soc|mm_interconnect_0|cmd_mux|src_payload~23, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[0] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[0], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[0] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[0], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[0]~28 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[0]~28, WS2, 1
instance = comp, \soc|sdram|active_data[0] , soc|sdram|active_data[0], WS2, 1
instance = comp, \soc|sdram|Selector118~0 , soc|sdram|Selector118~0, WS2, 1
instance = comp, \soc|sdram|m_data[12]~0 , soc|sdram|m_data[12]~0, WS2, 1
instance = comp, \soc|sdram|Selector118~1 , soc|sdram|Selector118~1, WS2, 1
instance = comp, \soc|sdram|m_data[0] , soc|sdram|m_data[0], WS2, 1
instance = comp, \soc|sdram|oe , soc|sdram|oe, WS2, 1
instance = comp, \soc|sdram|m_data[1]~_Duplicate_1 , soc|sdram|m_data[1]~_Duplicate_1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~8 , soc|mm_interconnect_0|cmd_mux|src_payload~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~24 , soc|mm_interconnect_0|cmd_mux|src_payload~24, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[1] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[1], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[1]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[1]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[1] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[1], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[1]~29 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[1]~29, WS2, 1
instance = comp, \soc|sdram|active_data[1] , soc|sdram|active_data[1], WS2, 1
instance = comp, \soc|sdram|Selector117~0 , soc|sdram|Selector117~0, WS2, 1
instance = comp, \soc|sdram|Selector117~1 , soc|sdram|Selector117~1, WS2, 1
instance = comp, \soc|sdram|m_data[1] , soc|sdram|m_data[1], WS2, 1
instance = comp, \soc|sdram|oe~_Duplicate_1 , soc|sdram|oe~_Duplicate_1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~9 , soc|mm_interconnect_0|cmd_mux|src_payload~9, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~25 , soc|mm_interconnect_0|cmd_mux|src_payload~25, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[2]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[2]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[2] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[2], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[2]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[2]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[2] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[2], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[2]~30 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[2]~30, WS2, 1
instance = comp, \soc|sdram|m_data[2]~_Duplicate_1 , soc|sdram|m_data[2]~_Duplicate_1, WS2, 1
instance = comp, \soc|sdram|active_data[2] , soc|sdram|active_data[2], WS2, 1
instance = comp, \soc|sdram|Selector116~0 , soc|sdram|Selector116~0, WS2, 1
instance = comp, \soc|sdram|Selector116~1 , soc|sdram|Selector116~1, WS2, 1
instance = comp, \soc|sdram|m_data[2] , soc|sdram|m_data[2], WS2, 1
instance = comp, \soc|sdram|oe~_Duplicate_2 , soc|sdram|oe~_Duplicate_2, WS2, 1
instance = comp, \soc|sdram|m_data[3]~_Duplicate_1 , soc|sdram|m_data[3]~_Duplicate_1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~10 , soc|mm_interconnect_0|cmd_mux|src_payload~10, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~26 , soc|mm_interconnect_0|cmd_mux|src_payload~26, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[3]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[3]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[3] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[3], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[3]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[3]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[3] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[3], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[3]~31 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[3]~31, WS2, 1
instance = comp, \soc|sdram|active_data[3]~feeder , soc|sdram|active_data[3]~feeder, WS2, 1
instance = comp, \soc|sdram|active_data[3] , soc|sdram|active_data[3], WS2, 1
instance = comp, \soc|sdram|Selector115~0 , soc|sdram|Selector115~0, WS2, 1
instance = comp, \soc|sdram|Selector115~1 , soc|sdram|Selector115~1, WS2, 1
instance = comp, \soc|sdram|m_data[3] , soc|sdram|m_data[3], WS2, 1
instance = comp, \soc|sdram|oe~_Duplicate_3 , soc|sdram|oe~_Duplicate_3, WS2, 1
instance = comp, \soc|sdram|m_data[4]~_Duplicate_1 , soc|sdram|m_data[4]~_Duplicate_1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~11 , soc|mm_interconnect_0|cmd_mux|src_payload~11, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~27 , soc|mm_interconnect_0|cmd_mux|src_payload~27, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[4]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[4]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[4] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[4], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[4] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[4], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[4]~32 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[4]~32, WS2, 1
instance = comp, \soc|sdram|active_data[4] , soc|sdram|active_data[4], WS2, 1
instance = comp, \soc|sdram|Selector114~0 , soc|sdram|Selector114~0, WS2, 1
instance = comp, \soc|sdram|Selector114~1 , soc|sdram|Selector114~1, WS2, 1
instance = comp, \soc|sdram|m_data[4] , soc|sdram|m_data[4], WS2, 1
instance = comp, \soc|sdram|oe~_Duplicate_4 , soc|sdram|oe~_Duplicate_4, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~12 , soc|mm_interconnect_0|cmd_mux|src_payload~12, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~28 , soc|mm_interconnect_0|cmd_mux|src_payload~28, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[5]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[5]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[5] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[5], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[5]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[5]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[5] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[5], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[5]~33 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[5]~33, WS2, 1
instance = comp, \soc|sdram|m_data[5]~_Duplicate_1 , soc|sdram|m_data[5]~_Duplicate_1, WS2, 1
instance = comp, \soc|sdram|active_data[5] , soc|sdram|active_data[5], WS2, 1
instance = comp, \soc|sdram|Selector113~0 , soc|sdram|Selector113~0, WS2, 1
instance = comp, \soc|sdram|Selector113~1 , soc|sdram|Selector113~1, WS2, 1
instance = comp, \soc|sdram|m_data[5] , soc|sdram|m_data[5], WS2, 1
instance = comp, \soc|sdram|oe~_Duplicate_5 , soc|sdram|oe~_Duplicate_5, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~13 , soc|mm_interconnect_0|cmd_mux|src_payload~13, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~29 , soc|mm_interconnect_0|cmd_mux|src_payload~29, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[6]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[6]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[6] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[6], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[6]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[6]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[6] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[6], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[6]~34 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[6]~34, WS2, 1
instance = comp, \soc|sdram|active_data[6] , soc|sdram|active_data[6], WS2, 1
instance = comp, \soc|sdram|m_data[6]~_Duplicate_1 , soc|sdram|m_data[6]~_Duplicate_1, WS2, 1
instance = comp, \soc|sdram|Selector112~0 , soc|sdram|Selector112~0, WS2, 1
instance = comp, \soc|sdram|Selector112~1 , soc|sdram|Selector112~1, WS2, 1
instance = comp, \soc|sdram|m_data[6] , soc|sdram|m_data[6], WS2, 1
instance = comp, \soc|sdram|oe~_Duplicate_6 , soc|sdram|oe~_Duplicate_6, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[7] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~14 , soc|mm_interconnect_0|cmd_mux|src_payload~14, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~30 , soc|mm_interconnect_0|cmd_mux|src_payload~30, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[7]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[7]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[7] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[7], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[7]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[7]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[7] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[7], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[7]~35 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[7]~35, WS2, 1
instance = comp, \soc|sdram|m_data[7]~_Duplicate_1 , soc|sdram|m_data[7]~_Duplicate_1, WS2, 1
instance = comp, \soc|sdram|active_data[7] , soc|sdram|active_data[7], WS2, 1
instance = comp, \soc|sdram|Selector111~0 , soc|sdram|Selector111~0, WS2, 1
instance = comp, \soc|sdram|Selector111~1 , soc|sdram|Selector111~1, WS2, 1
instance = comp, \soc|sdram|m_data[7] , soc|sdram|m_data[7], WS2, 1
instance = comp, \soc|sdram|oe~_Duplicate_7 , soc|sdram|oe~_Duplicate_7, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~15 , soc|mm_interconnect_0|cmd_mux|src_payload~15, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~31 , soc|mm_interconnect_0|cmd_mux|src_payload~31, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[8]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[8]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[8] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[8], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[8]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[8]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[8] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[8], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[8]~36 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[8]~36, WS2, 1
instance = comp, \soc|sdram|m_data[8]~_Duplicate_1 , soc|sdram|m_data[8]~_Duplicate_1, WS2, 1
instance = comp, \soc|sdram|active_data[8] , soc|sdram|active_data[8], WS2, 1
instance = comp, \soc|sdram|Selector110~0 , soc|sdram|Selector110~0, WS2, 1
instance = comp, \soc|sdram|Selector110~1 , soc|sdram|Selector110~1, WS2, 1
instance = comp, \soc|sdram|m_data[8] , soc|sdram|m_data[8], WS2, 1
instance = comp, \soc|sdram|oe~_Duplicate_8 , soc|sdram|oe~_Duplicate_8, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~16 , soc|mm_interconnect_0|cmd_mux|src_payload~16, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~32 , soc|mm_interconnect_0|cmd_mux|src_payload~32, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[9]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[9]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[9] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[9], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[9]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[9]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[9] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[9], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[9]~37 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[9]~37, WS2, 1
instance = comp, \soc|sdram|active_data[9] , soc|sdram|active_data[9], WS2, 1
instance = comp, \soc|sdram|m_data[9]~_Duplicate_1 , soc|sdram|m_data[9]~_Duplicate_1, WS2, 1
instance = comp, \soc|sdram|Selector109~0 , soc|sdram|Selector109~0, WS2, 1
instance = comp, \soc|sdram|Selector109~1 , soc|sdram|Selector109~1, WS2, 1
instance = comp, \soc|sdram|m_data[9] , soc|sdram|m_data[9], WS2, 1
instance = comp, \soc|sdram|oe~_Duplicate_9 , soc|sdram|oe~_Duplicate_9, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~17 , soc|mm_interconnect_0|cmd_mux|src_payload~17, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~33 , soc|mm_interconnect_0|cmd_mux|src_payload~33, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[10]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[10]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[10] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[10], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[10]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[10]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[10] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[10], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[10]~38 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[10]~38, WS2, 1
instance = comp, \soc|sdram|active_data[10] , soc|sdram|active_data[10], WS2, 1
instance = comp, \soc|sdram|m_data[10]~_Duplicate_1 , soc|sdram|m_data[10]~_Duplicate_1, WS2, 1
instance = comp, \soc|sdram|Selector108~0 , soc|sdram|Selector108~0, WS2, 1
instance = comp, \soc|sdram|Selector108~1 , soc|sdram|Selector108~1, WS2, 1
instance = comp, \soc|sdram|m_data[10] , soc|sdram|m_data[10], WS2, 1
instance = comp, \soc|sdram|oe~_Duplicate_10 , soc|sdram|oe~_Duplicate_10, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~18 , soc|mm_interconnect_0|cmd_mux|src_payload~18, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~34 , soc|mm_interconnect_0|cmd_mux|src_payload~34, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[11]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[11]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[11] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[11], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[11]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[11]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[11] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[11], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[11]~39 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[11]~39, WS2, 1
instance = comp, \soc|sdram|active_data[11] , soc|sdram|active_data[11], WS2, 1
instance = comp, \soc|sdram|m_data[11]~_Duplicate_1 , soc|sdram|m_data[11]~_Duplicate_1, WS2, 1
instance = comp, \soc|sdram|Selector107~0 , soc|sdram|Selector107~0, WS2, 1
instance = comp, \soc|sdram|Selector107~1 , soc|sdram|Selector107~1, WS2, 1
instance = comp, \soc|sdram|m_data[11] , soc|sdram|m_data[11], WS2, 1
instance = comp, \soc|sdram|oe~_Duplicate_11 , soc|sdram|oe~_Duplicate_11, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~19 , soc|mm_interconnect_0|cmd_mux|src_payload~19, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~35 , soc|mm_interconnect_0|cmd_mux|src_payload~35, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[12] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[12], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[12] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[12], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[12]~40 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[12]~40, WS2, 1
instance = comp, \soc|sdram|active_data[12] , soc|sdram|active_data[12], WS2, 1
instance = comp, \soc|sdram|m_data[12]~_Duplicate_1 , soc|sdram|m_data[12]~_Duplicate_1, WS2, 1
instance = comp, \soc|sdram|Selector106~0 , soc|sdram|Selector106~0, WS2, 1
instance = comp, \soc|sdram|Selector106~1 , soc|sdram|Selector106~1, WS2, 1
instance = comp, \soc|sdram|m_data[12] , soc|sdram|m_data[12], WS2, 1
instance = comp, \soc|sdram|oe~_Duplicate_12 , soc|sdram|oe~_Duplicate_12, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~20 , soc|mm_interconnect_0|cmd_mux|src_payload~20, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[29] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[29], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~36 , soc|mm_interconnect_0|cmd_mux|src_payload~36, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[13]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[13]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[13] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[13], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[13]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[13]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[13] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[13], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[13]~41 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[13]~41, WS2, 1
instance = comp, \soc|sdram|active_data[13] , soc|sdram|active_data[13], WS2, 1
instance = comp, \soc|sdram|m_data[13]~_Duplicate_1 , soc|sdram|m_data[13]~_Duplicate_1, WS2, 1
instance = comp, \soc|sdram|Selector105~0 , soc|sdram|Selector105~0, WS2, 1
instance = comp, \soc|sdram|Selector105~1 , soc|sdram|Selector105~1, WS2, 1
instance = comp, \soc|sdram|m_data[13] , soc|sdram|m_data[13], WS2, 1
instance = comp, \soc|sdram|oe~_Duplicate_13 , soc|sdram|oe~_Duplicate_13, WS2, 1
instance = comp, \soc|sdram|m_data[14]~_Duplicate_1 , soc|sdram|m_data[14]~_Duplicate_1, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~21 , soc|mm_interconnect_0|cmd_mux|src_payload~21, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~37 , soc|mm_interconnect_0|cmd_mux|src_payload~37, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[14]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[14]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[14] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[14], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[14]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[14]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[14] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[14], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[14]~42 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[14]~42, WS2, 1
instance = comp, \soc|sdram|active_data[14] , soc|sdram|active_data[14], WS2, 1
instance = comp, \soc|sdram|Selector104~0 , soc|sdram|Selector104~0, WS2, 1
instance = comp, \soc|sdram|Selector104~1 , soc|sdram|Selector104~1, WS2, 1
instance = comp, \soc|sdram|m_data[14] , soc|sdram|m_data[14], WS2, 1
instance = comp, \soc|sdram|oe~_Duplicate_14 , soc|sdram|oe~_Duplicate_14, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~22 , soc|mm_interconnect_0|cmd_mux|src_payload~22, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31] , soc|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[31]~feeder , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[31]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[31] , soc|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[31], WS2, 1
instance = comp, \soc|mm_interconnect_0|cmd_mux|src_payload~38 , soc|mm_interconnect_0|cmd_mux|src_payload~38, WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15] , soc|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15], WS2, 1
instance = comp, \soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , soc|mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[15]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[15]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[15] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[15], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[15]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[15]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[15] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[15], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[15]~43 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[15]~43, WS2, 1
instance = comp, \soc|sdram|active_data[15] , soc|sdram|active_data[15], WS2, 1
instance = comp, \soc|sdram|m_data[15]~_Duplicate_1 , soc|sdram|m_data[15]~_Duplicate_1, WS2, 1
instance = comp, \soc|sdram|Selector103~0 , soc|sdram|Selector103~0, WS2, 1
instance = comp, \soc|sdram|Selector103~1 , soc|sdram|Selector103~1, WS2, 1
instance = comp, \soc|sdram|m_data[15] , soc|sdram|m_data[15], WS2, 1
instance = comp, \soc|sdram|oe~_Duplicate_15 , soc|sdram|oe~_Duplicate_15, WS2, 1
instance = comp, \soc|spi_0|stateZero , soc|spi_0|stateZero, WS2, 1
instance = comp, \soc|spi_0|SS_n~0 , soc|spi_0|SS_n~0, WS2, 1
instance = comp, \soc|sdram_pll|sd1|wire_pll7_clk[1]~clkctrl , soc|sdram_pll|sd1|wire_pll7_clk[1]~clkctrl, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[18]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[18]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[18] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[18], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[18]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[18]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[18] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[18], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[18]~16 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[18]~16, WS2, 1
instance = comp, \soc|sdram|m_addr[2]~0 , soc|sdram|m_addr[2]~0, WS2, 1
instance = comp, \soc|sdram|active_addr[0] , soc|sdram|active_addr[0], WS2, 1
instance = comp, \soc|sdram|i_addr[12]~feeder , soc|sdram|i_addr[12]~feeder, WS2, 1
instance = comp, \soc|sdram|i_addr[12] , soc|sdram|i_addr[12], WS2, 1
instance = comp, \soc|sdram|Selector100~0 , soc|sdram|Selector100~0, WS2, 1
instance = comp, \soc|sdram|Selector100~1 , soc|sdram|Selector100~1, WS2, 1
instance = comp, \soc|sdram|m_addr[2]~2 , soc|sdram|m_addr[2]~2, WS2, 1
instance = comp, \soc|sdram|m_addr[0] , soc|sdram|m_addr[0], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[19] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[19], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[19]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[19]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[19] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[19], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[19]~17 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[19]~17, WS2, 1
instance = comp, \soc|sdram|active_addr[1] , soc|sdram|active_addr[1], WS2, 1
instance = comp, \soc|sdram|Selector99~0 , soc|sdram|Selector99~0, WS2, 1
instance = comp, \soc|sdram|Selector99~1 , soc|sdram|Selector99~1, WS2, 1
instance = comp, \soc|sdram|m_addr[1] , soc|sdram|m_addr[1], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[20] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[20], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[20] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[20], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[20]~18 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[20]~18, WS2, 1
instance = comp, \soc|sdram|active_addr[2] , soc|sdram|active_addr[2], WS2, 1
instance = comp, \soc|sdram|Selector98~0 , soc|sdram|Selector98~0, WS2, 1
instance = comp, \soc|sdram|Selector98~1 , soc|sdram|Selector98~1, WS2, 1
instance = comp, \soc|sdram|m_addr[2] , soc|sdram|m_addr[2], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[21] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[21], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[21]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[21]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[21] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[21], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[21]~19 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[21]~19, WS2, 1
instance = comp, \soc|sdram|active_addr[3]~feeder , soc|sdram|active_addr[3]~feeder, WS2, 1
instance = comp, \soc|sdram|active_addr[3] , soc|sdram|active_addr[3], WS2, 1
instance = comp, \soc|sdram|Selector97~0 , soc|sdram|Selector97~0, WS2, 1
instance = comp, \soc|sdram|Selector97~1 , soc|sdram|Selector97~1, WS2, 1
instance = comp, \soc|sdram|m_addr[3] , soc|sdram|m_addr[3], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[22]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[22]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[22] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[22], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[22]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[22]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[22] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[22], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[22]~20 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[22]~20, WS2, 1
instance = comp, \soc|sdram|active_addr[4] , soc|sdram|active_addr[4], WS2, 1
instance = comp, \soc|sdram|Selector96~0 , soc|sdram|Selector96~0, WS2, 1
instance = comp, \soc|sdram|Selector96~1 , soc|sdram|Selector96~1, WS2, 1
instance = comp, \soc|sdram|m_addr[4] , soc|sdram|m_addr[4], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[23]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[23]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[23] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[23], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[23]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[23]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[23] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[23], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[23]~21 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[23]~21, WS2, 1
instance = comp, \soc|sdram|active_addr[5] , soc|sdram|active_addr[5], WS2, 1
instance = comp, \soc|sdram|Selector95~0 , soc|sdram|Selector95~0, WS2, 1
instance = comp, \soc|sdram|Selector95~1 , soc|sdram|Selector95~1, WS2, 1
instance = comp, \soc|sdram|m_addr[5] , soc|sdram|m_addr[5], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[24]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[24]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[24] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[24], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[24]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[24]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[24] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[24], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[24]~22 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[24]~22, WS2, 1
instance = comp, \soc|sdram|active_addr[6] , soc|sdram|active_addr[6], WS2, 1
instance = comp, \soc|sdram|Selector94~0 , soc|sdram|Selector94~0, WS2, 1
instance = comp, \soc|sdram|Selector94~1 , soc|sdram|Selector94~1, WS2, 1
instance = comp, \soc|sdram|m_addr[6] , soc|sdram|m_addr[6], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[25]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[25]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[25] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[25], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[25]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[25]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[25] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[25], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[25]~23 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[25]~23, WS2, 1
instance = comp, \soc|sdram|active_addr[7] , soc|sdram|active_addr[7], WS2, 1
instance = comp, \soc|sdram|Selector93~0 , soc|sdram|Selector93~0, WS2, 1
instance = comp, \soc|sdram|Selector93~1 , soc|sdram|Selector93~1, WS2, 1
instance = comp, \soc|sdram|m_addr[7] , soc|sdram|m_addr[7], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[26]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[26]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[26] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[26], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[26]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[26]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[26] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[26], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[26]~24 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[26]~24, WS2, 1
instance = comp, \soc|sdram|active_addr[8] , soc|sdram|active_addr[8], WS2, 1
instance = comp, \soc|sdram|Selector92~0 , soc|sdram|Selector92~0, WS2, 1
instance = comp, \soc|sdram|Selector92~1 , soc|sdram|Selector92~1, WS2, 1
instance = comp, \soc|sdram|m_addr[8] , soc|sdram|m_addr[8], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[27] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[27], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[27]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[27]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[27] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[27], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[27]~25 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[27]~25, WS2, 1
instance = comp, \soc|sdram|active_addr[9]~feeder , soc|sdram|active_addr[9]~feeder, WS2, 1
instance = comp, \soc|sdram|active_addr[9] , soc|sdram|active_addr[9], WS2, 1
instance = comp, \soc|sdram|Selector91~0 , soc|sdram|Selector91~0, WS2, 1
instance = comp, \soc|sdram|Selector91~1 , soc|sdram|Selector91~1, WS2, 1
instance = comp, \soc|sdram|m_addr[9] , soc|sdram|m_addr[9], WS2, 1
instance = comp, \soc|sdram|Selector90~2 , soc|sdram|Selector90~2, WS2, 1
instance = comp, \soc|sdram|Selector90~3 , soc|sdram|Selector90~3, WS2, 1
instance = comp, \soc|sdram|m_addr[10] , soc|sdram|m_addr[10], WS2, 1
instance = comp, \soc|sdram|Selector89~2 , soc|sdram|Selector89~2, WS2, 1
instance = comp, \soc|sdram|Selector89~3 , soc|sdram|Selector89~3, WS2, 1
instance = comp, \soc|sdram|m_addr[11] , soc|sdram|m_addr[11], WS2, 1
instance = comp, \soc|sdram|Selector88~2 , soc|sdram|Selector88~2, WS2, 1
instance = comp, \soc|sdram|Selector88~3 , soc|sdram|Selector88~3, WS2, 1
instance = comp, \soc|sdram|m_addr[12] , soc|sdram|m_addr[12], WS2, 1
instance = comp, \soc|sdram|Selector102~0 , soc|sdram|Selector102~0, WS2, 1
instance = comp, \soc|sdram|WideOr16~0 , soc|sdram|WideOr16~0, WS2, 1
instance = comp, \soc|sdram|m_bank[0] , soc|sdram|m_bank[0], WS2, 1
instance = comp, \soc|sdram|Selector101~0 , soc|sdram|Selector101~0, WS2, 1
instance = comp, \soc|sdram|m_bank[1] , soc|sdram|m_bank[1], WS2, 1
instance = comp, \soc|sdram|comb~3 , soc|sdram|comb~3, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[16] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[16], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[16]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[16]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[16] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[16], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[16]~26 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[16]~26, WS2, 1
instance = comp, \soc|sdram|active_dqm[0] , soc|sdram|active_dqm[0], WS2, 1
instance = comp, \soc|sdram|Selector120~0 , soc|sdram|Selector120~0, WS2, 1
instance = comp, \soc|sdram|m_dqm[0] , soc|sdram|m_dqm[0], WS2, 1
instance = comp, \soc|sdram|comb~4 , soc|sdram|comb~4, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[17]~feeder , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[17]~feeder, WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_1[17] , soc|sdram|the_soc_sdram_input_efifo_module|entry_1[17], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|entry_0[17] , soc|sdram|the_soc_sdram_input_efifo_module|entry_0[17], WS2, 1
instance = comp, \soc|sdram|the_soc_sdram_input_efifo_module|rd_data[17]~27 , soc|sdram|the_soc_sdram_input_efifo_module|rd_data[17]~27, WS2, 1
instance = comp, \soc|sdram|active_dqm[1] , soc|sdram|active_dqm[1], WS2, 1
instance = comp, \soc|sdram|Selector119~0 , soc|sdram|Selector119~0, WS2, 1
instance = comp, \soc|sdram|m_dqm[1] , soc|sdram|m_dqm[1], WS2, 1
instance = comp, \soc|sdram|Selector0~0 , soc|sdram|Selector0~0, WS2, 1
instance = comp, \soc|sdram|i_cmd[3] , soc|sdram|i_cmd[3], WS2, 1
instance = comp, \soc|sdram|Selector20~0 , soc|sdram|Selector20~0, WS2, 1
instance = comp, \soc|sdram|Selector20~2 , soc|sdram|Selector20~2, WS2, 1
instance = comp, \soc|sdram|Selector20~1 , soc|sdram|Selector20~1, WS2, 1
instance = comp, \soc|sdram|Selector20~3 , soc|sdram|Selector20~3, WS2, 1
instance = comp, \soc|sdram|m_cmd[3] , soc|sdram|m_cmd[3], WS2, 1
instance = comp, \soc|sdram|m_cmd[0] , soc|sdram|m_cmd[0], WS2, 1
instance = comp, \soc|sdram|m_cmd[1] , soc|sdram|m_cmd[1], WS2, 1
instance = comp, \soc|sdram|m_cmd[2] , soc|sdram|m_cmd[2], WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add0~20 , soc|vga_display_0|vgac|Add0~20, WS2, 1
instance = comp, \soc|vga_display_0|vgac|always2~0 , soc|vga_display_0|vgac|always2~0, WS2, 1
instance = comp, \soc|vga_display_0|vgac|always2~1 , soc|vga_display_0|vgac|always2~1, WS2, 1
instance = comp, \soc|vga_display_0|vgac|hs , soc|vga_display_0|vgac|hs, WS2, 1
instance = comp, \soc|vga_display_0|vgac|Equal2~1 , soc|vga_display_0|vgac|Equal2~1, WS2, 1
instance = comp, \soc|vga_display_0|vgac|Equal2~0 , soc|vga_display_0|vgac|Equal2~0, WS2, 1
instance = comp, \soc|vga_display_0|vgac|Add1~20 , soc|vga_display_0|vgac|Add1~20, WS2, 1
instance = comp, \soc|vga_display_0|vgac|Equal2~2 , soc|vga_display_0|vgac|Equal2~2, WS2, 1
instance = comp, \soc|vga_display_0|vgac|vs , soc|vga_display_0|vgac|vs, WS2, 1
instance = comp, \soc|vga_display_0|lb_wren , soc|vga_display_0|lb_wren, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|take_in_data , soc|mm_interconnect_0|crosser_003|clock_xer|take_in_data, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[8]~1 , soc|vga_display_0|lb_write[8]~1, WS2, 1
instance = comp, \soc|vga_display_0|lb_write[0] , soc|vga_display_0|lb_write[0], WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_a[0] , soc|vga_display_0|lb_addr_a[0], WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_a[1] , soc|vga_display_0|lb_addr_a[1], WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_a[2]~feeder , soc|vga_display_0|lb_addr_a[2]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_a[2] , soc|vga_display_0|lb_addr_a[2], WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_a[3]~feeder , soc|vga_display_0|lb_addr_a[3]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_a[3] , soc|vga_display_0|lb_addr_a[3], WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_a[4]~feeder , soc|vga_display_0|lb_addr_a[4]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_a[4] , soc|vga_display_0|lb_addr_a[4], WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_a[5] , soc|vga_display_0|lb_addr_a[5], WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_a[6] , soc|vga_display_0|lb_addr_a[6], WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_a[7] , soc|vga_display_0|lb_addr_a[7], WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_a[8]~feeder , soc|vga_display_0|lb_addr_a[8]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_a[8] , soc|vga_display_0|lb_addr_a[8], WS2, 1
instance = comp, \~GND , ~GND, WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_b[0]~0 , soc|vga_display_0|lb_addr_b[0]~0, WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_b[1]~1 , soc|vga_display_0|lb_addr_b[1]~1, WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_b[2]~2 , soc|vga_display_0|lb_addr_b[2]~2, WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_b[3]~3 , soc|vga_display_0|lb_addr_b[3]~3, WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_b[4]~4 , soc|vga_display_0|lb_addr_b[4]~4, WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_b[5]~5 , soc|vga_display_0|lb_addr_b[5]~5, WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_b[6]~6 , soc|vga_display_0|lb_addr_b[6]~6, WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_b[7]~7 , soc|vga_display_0|lb_addr_b[7]~7, WS2, 1
instance = comp, \soc|vga_display_0|lb_addr_b[8]~8 , soc|vga_display_0|lb_addr_b[8]~8, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[4]~feeder , soc|vga_display_0|lb_write[4]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_write[4] , soc|vga_display_0|lb_write[4], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[5] , soc|vga_display_0|lb_write[5], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[6]~feeder , soc|vga_display_0|lb_write[6]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_write[6] , soc|vga_display_0|lb_write[6], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[7]~feeder , soc|vga_display_0|lb_write[7]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_write[7] , soc|vga_display_0|lb_write[7], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[8] , soc|vga_display_0|lb_write[8], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[9] , soc|vga_display_0|lb_write[9], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[10]~feeder , soc|vga_display_0|lb_write[10]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_write[10] , soc|vga_display_0|lb_write[10], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[11]~feeder , soc|vga_display_0|lb_write[11]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_write[11] , soc|vga_display_0|lb_write[11], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[16]~feeder , soc|vga_display_0|lb_write[16]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_write[16] , soc|vga_display_0|lb_write[16], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[20] , soc|vga_display_0|lb_write[20], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[21]~feeder , soc|vga_display_0|lb_write[21]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_write[21] , soc|vga_display_0|lb_write[21], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[22] , soc|vga_display_0|lb_write[22], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[23] , soc|vga_display_0|lb_write[23], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[24]~feeder , soc|vga_display_0|lb_write[24]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_write[24] , soc|vga_display_0|lb_write[24], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[25]~feeder , soc|vga_display_0|lb_write[25]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_write[25] , soc|vga_display_0|lb_write[25], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[26]~feeder , soc|vga_display_0|lb_write[26]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_write[26] , soc|vga_display_0|lb_write[26], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[27]~feeder , soc|vga_display_0|lb_write[27]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_write[27] , soc|vga_display_0|lb_write[27], WS2, 1
instance = comp, \soc|vga_display_0|lb|altsyncram_component|auto_generated|ram_block1a0 , soc|vga_display_0|lb|altsyncram_component|auto_generated|ram_block1a0, WS2, 1
instance = comp, \soc|vga_display_0|red~0 , soc|vga_display_0|red~0, WS2, 1
instance = comp, \soc|vga_display_0|red[0] , soc|vga_display_0|red[0], WS2, 1
instance = comp, \soc|vga_display_0|red~1 , soc|vga_display_0|red~1, WS2, 1
instance = comp, \soc|vga_display_0|red[1] , soc|vga_display_0|red[1], WS2, 1
instance = comp, \soc|vga_display_0|red~2 , soc|vga_display_0|red~2, WS2, 1
instance = comp, \soc|vga_display_0|red[2] , soc|vga_display_0|red[2], WS2, 1
instance = comp, \soc|vga_display_0|red~3 , soc|vga_display_0|red~3, WS2, 1
instance = comp, \soc|vga_display_0|red[3] , soc|vga_display_0|red[3], WS2, 1
instance = comp, \soc|vga_display_0|green~0 , soc|vga_display_0|green~0, WS2, 1
instance = comp, \soc|vga_display_0|green[0] , soc|vga_display_0|green[0], WS2, 1
instance = comp, \soc|vga_display_0|green~1 , soc|vga_display_0|green~1, WS2, 1
instance = comp, \soc|vga_display_0|green[1] , soc|vga_display_0|green[1], WS2, 1
instance = comp, \soc|vga_display_0|green~2 , soc|vga_display_0|green~2, WS2, 1
instance = comp, \soc|vga_display_0|green[2] , soc|vga_display_0|green[2], WS2, 1
instance = comp, \soc|vga_display_0|green~3 , soc|vga_display_0|green~3, WS2, 1
instance = comp, \soc|vga_display_0|green[3] , soc|vga_display_0|green[3], WS2, 1
instance = comp, \soc|vga_display_0|blue~0 , soc|vga_display_0|blue~0, WS2, 1
instance = comp, \soc|vga_display_0|blue[0] , soc|vga_display_0|blue[0], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[1]~feeder , soc|vga_display_0|lb_write[1]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_write[1] , soc|vga_display_0|lb_write[1], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[2]~feeder , soc|vga_display_0|lb_write[2]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_write[2] , soc|vga_display_0|lb_write[2], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[3]~feeder , soc|vga_display_0|lb_write[3]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_write[3] , soc|vga_display_0|lb_write[3], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[17] , soc|vga_display_0|lb_write[17], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[18]~feeder , soc|vga_display_0|lb_write[18]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_write[18] , soc|vga_display_0|lb_write[18], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19] , soc|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19], WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19]~feeder , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19]~feeder, WS2, 1
instance = comp, \soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19] , soc|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19], WS2, 1
instance = comp, \soc|vga_display_0|lb_write[19]~feeder , soc|vga_display_0|lb_write[19]~feeder, WS2, 1
instance = comp, \soc|vga_display_0|lb_write[19] , soc|vga_display_0|lb_write[19], WS2, 1
instance = comp, \soc|vga_display_0|lb|altsyncram_component|auto_generated|ram_block1a1 , soc|vga_display_0|lb|altsyncram_component|auto_generated|ram_block1a1, WS2, 1
instance = comp, \soc|vga_display_0|blue~1 , soc|vga_display_0|blue~1, WS2, 1
instance = comp, \soc|vga_display_0|blue[1] , soc|vga_display_0|blue[1], WS2, 1
instance = comp, \soc|vga_display_0|blue~2 , soc|vga_display_0|blue~2, WS2, 1
instance = comp, \soc|vga_display_0|blue[2] , soc|vga_display_0|blue[2], WS2, 1
instance = comp, \soc|vga_display_0|blue~3 , soc|vga_display_0|blue~3, WS2, 1
instance = comp, \soc|vga_display_0|blue[3] , soc|vga_display_0|blue[3], WS2, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, WS2, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, WS2, 1
instance = comp, \KEY[1]~input , KEY[1]~input, WS2, 1
instance = comp, \SW[0]~input , SW[0]~input, WS2, 1
instance = comp, \SW[1]~input , SW[1]~input, WS2, 1
instance = comp, \SW[2]~input , SW[2]~input, WS2, 1
instance = comp, \SW[3]~input , SW[3]~input, WS2, 1
instance = comp, \SW[4]~input , SW[4]~input, WS2, 1
instance = comp, \SW[5]~input , SW[5]~input, WS2, 1
instance = comp, \SW[6]~input , SW[6]~input, WS2, 1
instance = comp, \SW[7]~input , SW[7]~input, WS2, 1
instance = comp, \SW[8]~input , SW[8]~input, WS2, 1
instance = comp, \SW[9]~input , SW[9]~input, WS2, 1
instance = comp, \ARDUINO_IO[0]~input , ARDUINO_IO[0]~input, WS2, 1
instance = comp, \ARDUINO_IO[1]~input , ARDUINO_IO[1]~input, WS2, 1
instance = comp, \ARDUINO_IO[2]~input , ARDUINO_IO[2]~input, WS2, 1
instance = comp, \ARDUINO_IO[3]~input , ARDUINO_IO[3]~input, WS2, 1
instance = comp, \ARDUINO_IO[4]~input , ARDUINO_IO[4]~input, WS2, 1
instance = comp, \ARDUINO_IO[5]~input , ARDUINO_IO[5]~input, WS2, 1
instance = comp, \ARDUINO_IO[6]~input , ARDUINO_IO[6]~input, WS2, 1
instance = comp, \ARDUINO_IO[14]~input , ARDUINO_IO[14]~input, WS2, 1
instance = comp, \ARDUINO_IO[15]~input , ARDUINO_IO[15]~input, WS2, 1
instance = comp, \ARDUINO_RESET_N~input , ARDUINO_RESET_N~input, WS2, 1
instance = comp, \ARDUINO_IO[7]~input , ARDUINO_IO[7]~input, WS2, 1
instance = comp, \ARDUINO_IO[8]~input , ARDUINO_IO[8]~input, WS2, 1
instance = comp, \ARDUINO_IO[10]~input , ARDUINO_IO[10]~input, WS2, 1
instance = comp, \ARDUINO_IO[11]~input , ARDUINO_IO[11]~input, WS2, 1
instance = comp, \ARDUINO_IO[13]~input , ARDUINO_IO[13]~input, WS2, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, WS2, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, WS2, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, WS2, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, WS2, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, WS2, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, WS2, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, WS2, 1
