

================================================================
== Synthesis Summary Report of 'run_single_head'
================================================================
+ General Information: 
    * Date:           Wed Nov 26 16:40:47 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        run_single_head
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+-------+----------+---------+------+----------+------+----+---------+-----------+-----+
    |      Modules      | Issue|      |     Latency     | Iteration|         | Trip |          |      |    |         |           |     |
    |      & Loops      | Type | Slack| (cycles)|  (ns) |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT    | URAM|
    +-------------------+------+------+---------+-------+----------+---------+------+----------+------+----+---------+-----------+-----+
    |+ run_single_head  |     -|  3.57|        0|  0.000|         -|        1|     -|        no|     -|   -|  8 (~0%)|  529 (~0%)|    -|
    +-------------------+------+------+---------+-------+----------+---------+------+----------+------+----+---------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 1        |
| ctx_i     | ap_ovld | in        | 51       |
| ctx_o     | ap_ovld | out       | 51       |
| layer_idx | ap_none | in        | 32       |
| start_r   | ap_none | in        | 1        |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+----------+
| Argument  | Direction | Datatype |
+-----------+-----------+----------+
| ctx       | inout     | HeadCtx& |
| layer_idx | in        | int      |
| start     | in        | bool     |
| return    | out       | bool     |
+-----------+-----------+----------+

* SW-to-HW Mapping
+-----------+--------------+---------+
| Argument  | HW Interface | HW Type |
+-----------+--------------+---------+
| ctx       | ctx_i        | port    |
| ctx       | ctx_o        | port    |
| ctx       | ctx_o_ap_vld | port    |
| layer_idx | layer_idx    | port    |
| start     | start_r      | port    |
| return    | ap_return    | port    |
+-----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+-------------+--------+----------+---------+
| Name                     | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+--------------------------+-----+--------+-------------+--------+----------+---------+
| + run_single_head        | 0   |        |             |        |          |         |
|   icmp_ln46_fu_1741_p2   |     |        | icmp_ln46   | seteq  | auto     | 0       |
|   select_ln46_fu_1779_p3 |     |        | select_ln46 | select | auto_sel | 0       |
|   xor_ln46_fu_1809_p2    |     |        | xor_ln46    | xor    | auto     | 0       |
|   and_ln46_fu_2053_p2    |     |        | and_ln46    | and    | auto     | 0       |
|   and_ln46_1_fu_2059_p2  |     |        | and_ln46_1  | and    | auto     | 0       |
|   and_ln46_2_fu_2065_p2  |     |        | and_ln46_2  | and    | auto     | 0       |
|   and_ln46_3_fu_2071_p2  |     |        | and_ln46_3  | and    | auto     | 0       |
|   and_ln46_4_fu_2077_p2  |     |        | and_ln46_4  | and    | auto     | 0       |
|   and_ln46_5_fu_2083_p2  |     |        | and_ln46_5  | and    | auto     | 0       |
|   and_ln46_6_fu_2089_p2  |     |        | and_ln46_6  | and    | auto     | 0       |
|   xor_ln158_fu_2181_p2   |     |        | xor_ln158   | xor    | auto     | 0       |
|   or_ln158_fu_2187_p2    |     |        | or_ln158    | or     | auto     | 0       |
|   xor_ln148_fu_2233_p2   |     |        | xor_ln148   | xor    | auto     | 0       |
|   or_ln148_fu_2239_p2    |     |        | or_ln148    | or     | auto     | 0       |
|   xor_ln138_fu_2285_p2   |     |        | xor_ln138   | xor    | auto     | 0       |
|   or_ln138_fu_2291_p2    |     |        | or_ln138    | or     | auto     | 0       |
|   xor_ln128_fu_2333_p2   |     |        | xor_ln128   | xor    | auto     | 0       |
|   or_ln128_fu_2339_p2    |     |        | or_ln128    | or     | auto     | 0       |
|   xor_ln108_fu_2438_p2   |     |        | xor_ln108   | xor    | auto     | 0       |
|   or_ln108_fu_2444_p2    |     |        | or_ln108    | or     | auto     | 0       |
|   xor_ln91_fu_2532_p2    |     |        | xor_ln91    | xor    | auto     | 0       |
|   or_ln91_fu_2538_p2     |     |        | or_ln91     | or     | auto     | 0       |
|   xor_ln80_fu_2584_p2    |     |        | xor_ln80    | xor    | auto     | 0       |
|   or_ln80_fu_2590_p2     |     |        | or_ln80     | or     | auto     | 0       |
|   ap_return              |     |        | finished    | seteq  | auto     | 0       |
+--------------------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
| Type   | Options                     | Location                                                                                                                                |
+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
| INLINE | off                         | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:22 in run_single_head                     |
| RESET  | variable=Q_started          | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:24 in run_single_head, Q_started          |
| RESET  | variable=K_started          | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:26 in run_single_head, K_started          |
| RESET  | variable=V_started          | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:28 in run_single_head, V_started          |
| RESET  | variable=att_scores_started | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:30 in run_single_head, att_scores_started |
| RESET  | variable=val_scale_started  | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:32 in run_single_head, val_scale_started  |
| RESET  | variable=softmax_started    | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:34 in run_single_head, softmax_started    |
| RESET  | variable=att_value_started  | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:36 in run_single_head, att_value_started  |
+--------+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


