$date
	Sun Oct 23 08:20:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#290642
b1101 &
b1101 %
1$
b1101 !
1"
#290643
0"
#290646
b101000 &
b101000 %
#290650
b10100 &
b10100 %
#290654
b1010 &
b1010 %
#290658
b101 &
b101 %
#290662
b10000 &
b10000 %
#290666
b1000 &
b1000 %
#290670
b100 &
b100 %
#290674
b10 &
b10 %
#290678
b1 &
1#
b1 %
#290682
b0 &
b0 %
0#
0$
#1286858
b10 &
b10 %
1$
b10 !
1"
#1286859
0"
#1286862
b1 &
1#
b1 %
#1286866
b0 &
b0 %
0#
0$
#2307061
b110 !
1"
#2307062
b110 &
b110 %
1$
#2307063
0"
#2307066
b11 &
b11 %
#2307070
b1010 &
b1010 %
#2307074
b101 &
b101 %
#2307078
b10000 &
b10000 %
#2307082
b1000 &
b1000 %
#2307086
b100 &
b100 %
#2307090
b10 &
b10 %
#2307094
b1 &
1#
b1 %
#2307098
b0 &
b0 %
0#
0$
#4500012
