#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Constrain timing of Switch Block sb_2__1_ for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Sun Jun 23 19:00:27 2024
#############################################

#############################################
#	Define time unit 
#############################################
set_units -time s

set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_error_0_[0] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_15_[0] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_47_[0] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_79_[0] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_111_[0] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_143_[0] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_175_[0] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_191_[0] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_223_[0] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_255_[0] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_287_[0] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_319_[0] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[3] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[1] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[58] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[60] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[117] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[0] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[118] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[7] -to fpga_top/sb_2__1_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_3_[0] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_19_[0] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_51_[0] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_83_[0] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_115_[0] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_147_[0] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_179_[0] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_195_[0] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_227_[0] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_259_[0] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_291_[0] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_323_[0] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[57] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[61] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[120] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[173] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[2] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[116] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[11] -to fpga_top/sb_2__1_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_7_[0] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_23_[0] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_55_[0] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_87_[0] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_119_[0] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_151_[0] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_183_[0] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_199_[0] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_231_[0] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_263_[0] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_295_[0] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_327_[0] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[4] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[114] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[121] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[171] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[56] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[62] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[15] -to fpga_top/sb_2__1_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_11_[0] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_27_[0] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_59_[0] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_91_[0] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_123_[0] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_155_[0] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_187_[0] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_203_[0] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_235_[0] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_267_[0] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_299_[0] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_331_[0] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[5] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[54] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[64] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[113] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[167] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[122] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[172] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[19] -to fpga_top/sb_2__1_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_15_[0] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_31_[0] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_63_[0] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_95_[0] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_127_[0] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_159_[0] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_191_[0] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_207_[0] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_239_[0] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_271_[0] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_303_[0] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_335_[0] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[53] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[65] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[124] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[163] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[170] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[6] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[112] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[23] -to fpga_top/sb_2__1_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_19_[0] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_35_[0] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_67_[0] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_99_[0] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_131_[0] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_163_[0] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_195_[0] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_211_[0] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_243_[0] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_275_[0] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_307_[0] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_339_[0] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[8] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[110] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[125] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[159] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[169] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[52] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[66] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[27] -to fpga_top/sb_2__1_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_23_[0] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_39_[0] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_71_[0] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_103_[0] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_135_[0] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_167_[0] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_199_[0] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_215_[0] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_247_[0] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_279_[0] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_311_[0] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_3_[0] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[9] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[50] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[68] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[109] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[155] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[126] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[168] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[31] -to fpga_top/sb_2__1_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_27_[0] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_43_[0] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_75_[0] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_107_[0] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_139_[0] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_171_[0] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_203_[0] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_219_[0] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_251_[0] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_283_[0] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_315_[0] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_7_[0] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[49] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[69] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[128] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[151] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[166] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[10] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[108] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[35] -to fpga_top/sb_2__1_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_error_0_[0] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_31_[0] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_47_[0] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_79_[0] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_111_[0] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_143_[0] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_175_[0] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_207_[0] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_223_[0] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_255_[0] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_287_[0] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_319_[0] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[12] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[106] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[129] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[147] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[165] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[48] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[70] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[39] -to fpga_top/sb_2__1_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_3_[0] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_35_[0] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_51_[0] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_83_[0] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_115_[0] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_147_[0] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_179_[0] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_211_[0] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_227_[0] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_259_[0] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_291_[0] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_323_[0] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[13] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[46] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[72] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[105] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[143] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[130] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[164] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[43] -to fpga_top/sb_2__1_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_7_[0] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_39_[0] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_55_[0] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_87_[0] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_119_[0] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_151_[0] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_183_[0] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_215_[0] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_231_[0] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_263_[0] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_295_[0] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_327_[0] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[45] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[73] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[132] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[139] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[162] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[14] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[104] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[47] -to fpga_top/sb_2__1_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_11_[0] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_43_[0] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_59_[0] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_91_[0] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_123_[0] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_155_[0] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_187_[0] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_219_[0] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_235_[0] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_267_[0] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_299_[0] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_331_[0] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[16] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[102] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[135] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[133] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[161] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[44] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[74] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[51] -to fpga_top/sb_2__1_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_15_[0] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_47_[0] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_63_[0] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_95_[0] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_127_[0] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_159_[0] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_191_[0] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_223_[0] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_239_[0] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_271_[0] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_303_[0] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_335_[0] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[17] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[42] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[76] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[101] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[131] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[134] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[160] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[55] -to fpga_top/sb_2__1_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_19_[0] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_51_[0] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_67_[0] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_99_[0] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_131_[0] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_163_[0] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_195_[0] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_227_[0] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_243_[0] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_275_[0] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_307_[0] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_339_[0] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[41] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[77] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[127] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[136] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[158] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[18] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[100] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[59] -to fpga_top/sb_2__1_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_23_[0] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_55_[0] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_71_[0] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_103_[0] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_135_[0] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_167_[0] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_199_[0] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_231_[0] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_247_[0] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_279_[0] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_311_[0] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_3_[0] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[20] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[98] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[123] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[137] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[157] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[40] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[78] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[63] -to fpga_top/sb_2__1_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_27_[0] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_59_[0] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_75_[0] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_107_[0] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_139_[0] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_171_[0] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_203_[0] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_235_[0] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_251_[0] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_283_[0] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_315_[0] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_7_[0] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[21] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[38] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[80] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[97] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[119] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[138] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[156] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[67] -to fpga_top/sb_2__1_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_error_0_[0] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_31_[0] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_63_[0] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_79_[0] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_111_[0] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_143_[0] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_175_[0] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_207_[0] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_239_[0] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_255_[0] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_287_[0] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_319_[0] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[37] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[81] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[115] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[140] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[154] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[22] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[96] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[71] -to fpga_top/sb_2__1_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_3_[0] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_35_[0] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_67_[0] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_83_[0] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_115_[0] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_147_[0] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_179_[0] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_211_[0] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_243_[0] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_259_[0] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_291_[0] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_323_[0] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[24] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[94] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[111] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[141] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[153] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[36] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[82] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[75] -to fpga_top/sb_2__1_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_7_[0] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_39_[0] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_71_[0] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_87_[0] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_119_[0] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_151_[0] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_183_[0] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_215_[0] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_247_[0] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_263_[0] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_295_[0] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_327_[0] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[25] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[34] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[84] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[93] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[107] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[142] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[152] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[79] -to fpga_top/sb_2__1_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_11_[0] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_43_[0] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_75_[0] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_91_[0] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_123_[0] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_155_[0] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_187_[0] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_219_[0] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_251_[0] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_267_[0] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_299_[0] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_331_[0] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[33] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[85] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[103] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[144] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[150] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[26] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[92] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[83] -to fpga_top/sb_2__1_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_15_[0] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_47_[0] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_79_[0] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_95_[0] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_127_[0] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_159_[0] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_191_[0] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_223_[0] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_255_[0] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_271_[0] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_303_[0] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_335_[0] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[28] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[90] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[99] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[145] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[149] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[32] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[86] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[87] -to fpga_top/sb_2__1_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_19_[0] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_51_[0] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_83_[0] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_99_[0] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_131_[0] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_163_[0] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_195_[0] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_227_[0] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_259_[0] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_275_[0] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_307_[0] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_339_[0] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[30] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[29] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[89] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[88] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[95] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[146] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[148] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[91] -to fpga_top/sb_2__1_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_23_[0] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_55_[0] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_87_[0] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_103_[0] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_135_[0] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_167_[0] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_199_[0] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_231_[0] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_263_[0] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_279_[0] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_311_[0] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_3_[0] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[29] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[91] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[89] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[146] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[148] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[30] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[88] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[95] -to fpga_top/sb_2__1_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_27_[0] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_59_[0] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_91_[0] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_107_[0] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_139_[0] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_171_[0] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_203_[0] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_235_[0] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_267_[0] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_283_[0] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_315_[0] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_7_[0] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[32] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[86] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[87] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[145] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[149] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[28] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[90] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[99] -to fpga_top/sb_2__1_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_error_0_[0] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_31_[0] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_63_[0] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_95_[0] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_111_[0] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_143_[0] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_175_[0] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_207_[0] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_239_[0] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_271_[0] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_287_[0] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_319_[0] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[26] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[33] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[83] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[85] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[92] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[144] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[150] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[103] -to fpga_top/sb_2__1_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_3_[0] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_35_[0] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_67_[0] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_99_[0] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_115_[0] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_147_[0] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_179_[0] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_211_[0] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_243_[0] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_275_[0] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_291_[0] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_323_[0] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[25] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[79] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[93] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[142] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[152] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[34] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[84] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[107] -to fpga_top/sb_2__1_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_7_[0] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_39_[0] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_71_[0] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_103_[0] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_119_[0] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_151_[0] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_183_[0] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_215_[0] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_247_[0] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_279_[0] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_295_[0] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_327_[0] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[36] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[75] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[82] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[141] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[153] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[24] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[94] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[111] -to fpga_top/sb_2__1_/chany_top_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_11_[0] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_43_[0] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_75_[0] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_107_[0] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_123_[0] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_155_[0] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_187_[0] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_219_[0] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_251_[0] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_283_[0] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_299_[0] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_331_[0] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[22] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[37] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[71] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[81] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[96] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[140] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[154] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[115] -to fpga_top/sb_2__1_/chany_top_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_15_[0] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_47_[0] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_79_[0] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_111_[0] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_127_[0] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_159_[0] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_191_[0] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_223_[0] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_255_[0] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_287_[0] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_303_[0] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_335_[0] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[21] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[67] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[97] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[138] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[156] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[38] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[80] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[119] -to fpga_top/sb_2__1_/chany_top_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_19_[0] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_51_[0] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_83_[0] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_115_[0] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_131_[0] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_163_[0] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_195_[0] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_227_[0] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_259_[0] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_291_[0] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_307_[0] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_339_[0] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[40] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[63] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[78] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[137] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[157] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[20] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[98] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[123] -to fpga_top/sb_2__1_/chany_top_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_23_[0] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_55_[0] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_87_[0] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_119_[0] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_135_[0] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_167_[0] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_199_[0] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_231_[0] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_263_[0] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_295_[0] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_311_[0] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_3_[0] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[18] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[41] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[59] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[77] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[100] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[136] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[158] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[127] -to fpga_top/sb_2__1_/chany_top_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_27_[0] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_59_[0] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_91_[0] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_123_[0] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_139_[0] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_171_[0] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_203_[0] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_235_[0] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_267_[0] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_299_[0] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_315_[0] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_7_[0] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[17] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[55] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[101] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[134] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[160] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[42] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[76] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[131] -to fpga_top/sb_2__1_/chany_top_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_error_0_[0] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_31_[0] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_63_[0] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_95_[0] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_127_[0] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_143_[0] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_175_[0] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_207_[0] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_239_[0] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_271_[0] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_303_[0] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_319_[0] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[44] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[51] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[74] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[133] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[161] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[16] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[102] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[135] -to fpga_top/sb_2__1_/chany_top_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_3_[0] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_35_[0] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_67_[0] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_99_[0] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_131_[0] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_147_[0] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_179_[0] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_211_[0] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_243_[0] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_275_[0] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_307_[0] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_323_[0] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[14] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[47] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[45] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[73] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[104] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[132] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[162] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[139] -to fpga_top/sb_2__1_/chany_top_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_7_[0] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_39_[0] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_71_[0] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_103_[0] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_135_[0] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_151_[0] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_183_[0] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_215_[0] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_247_[0] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_279_[0] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_311_[0] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_327_[0] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[13] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[43] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[105] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[130] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[164] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[46] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[72] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[143] -to fpga_top/sb_2__1_/chany_top_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_11_[0] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_43_[0] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_75_[0] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_107_[0] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_139_[0] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_155_[0] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_187_[0] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_219_[0] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_251_[0] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_283_[0] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_315_[0] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_331_[0] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[39] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[48] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[70] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[129] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[165] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[12] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[106] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[147] -to fpga_top/sb_2__1_/chany_top_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_15_[0] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_47_[0] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_79_[0] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_111_[0] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_143_[0] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_159_[0] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_191_[0] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_223_[0] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_255_[0] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_287_[0] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_319_[0] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_335_[0] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[10] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[35] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[49] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[69] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[108] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[128] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[166] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[151] -to fpga_top/sb_2__1_/chany_top_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_19_[0] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_51_[0] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_83_[0] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_115_[0] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_147_[0] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_163_[0] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_195_[0] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_227_[0] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_259_[0] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_291_[0] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_323_[0] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_339_[0] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[9] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[31] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[109] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[126] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[168] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[50] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[68] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[155] -to fpga_top/sb_2__1_/chany_top_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_23_[0] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_55_[0] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_87_[0] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_119_[0] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_151_[0] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_167_[0] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_199_[0] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_231_[0] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_263_[0] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_295_[0] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_327_[0] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_3_[0] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[27] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[52] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[66] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[125] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[169] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[8] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[110] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[159] -to fpga_top/sb_2__1_/chany_top_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_27_[0] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_59_[0] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_91_[0] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_123_[0] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_155_[0] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_171_[0] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_203_[0] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_235_[0] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_267_[0] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_299_[0] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_331_[0] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_7_[0] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[6] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[23] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[53] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[65] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[112] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[124] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[170] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[163] -to fpga_top/sb_2__1_/chany_top_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_error_0_[0] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_31_[0] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_63_[0] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_95_[0] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_127_[0] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_159_[0] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_175_[0] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_207_[0] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_239_[0] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_271_[0] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_303_[0] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_335_[0] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[5] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[19] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[113] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[122] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[54] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[64] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[172] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[167] -to fpga_top/sb_2__1_/chany_top_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_3_[0] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_35_[0] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_67_[0] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_99_[0] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_131_[0] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_163_[0] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_179_[0] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_211_[0] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_243_[0] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_275_[0] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_307_[0] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_339_[0] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[15] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[56] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[62] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[121] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[4] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[114] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[171] -to fpga_top/sb_2__1_/chany_top_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_7_[0] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_39_[0] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_71_[0] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_103_[0] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_135_[0] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_167_[0] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_183_[0] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_215_[0] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_247_[0] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_279_[0] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_311_[0] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_3_[0] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[2] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[11] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[57] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[61] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[116] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[120] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[173] -to fpga_top/sb_2__1_/chany_top_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_11_[0] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_43_[0] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_75_[0] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_107_[0] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_139_[0] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_171_[0] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_187_[0] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_219_[0] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_251_[0] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_283_[0] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_315_[0] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_7_[0] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[1] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[0] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[7] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[118] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[117] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[58] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[60] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[3] -to fpga_top/sb_2__1_/chany_top_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__1_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[56] -to fpga_top/sb_2__1_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[57] -to fpga_top/sb_2__1_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[114] -to fpga_top/sb_2__1_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[116] -to fpga_top/sb_2__1_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[171] -to fpga_top/sb_2__1_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[173] -to fpga_top/sb_2__1_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[0] -to fpga_top/sb_2__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[54] -to fpga_top/sb_2__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[58] -to fpga_top/sb_2__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[113] -to fpga_top/sb_2__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[117] -to fpga_top/sb_2__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[167] -to fpga_top/sb_2__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[172] -to fpga_top/sb_2__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[3] -to fpga_top/sb_2__1_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[1] -to fpga_top/sb_2__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[53] -to fpga_top/sb_2__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[60] -to fpga_top/sb_2__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[112] -to fpga_top/sb_2__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[118] -to fpga_top/sb_2__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[163] -to fpga_top/sb_2__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[170] -to fpga_top/sb_2__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[7] -to fpga_top/sb_2__1_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[2] -to fpga_top/sb_2__1_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[52] -to fpga_top/sb_2__1_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[61] -to fpga_top/sb_2__1_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[110] -to fpga_top/sb_2__1_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[120] -to fpga_top/sb_2__1_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[159] -to fpga_top/sb_2__1_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[169] -to fpga_top/sb_2__1_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[11] -to fpga_top/sb_2__1_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[4] -to fpga_top/sb_2__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[50] -to fpga_top/sb_2__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[62] -to fpga_top/sb_2__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[109] -to fpga_top/sb_2__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[121] -to fpga_top/sb_2__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[155] -to fpga_top/sb_2__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[168] -to fpga_top/sb_2__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[15] -to fpga_top/sb_2__1_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[5] -to fpga_top/sb_2__1_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[49] -to fpga_top/sb_2__1_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[64] -to fpga_top/sb_2__1_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[108] -to fpga_top/sb_2__1_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[122] -to fpga_top/sb_2__1_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[151] -to fpga_top/sb_2__1_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[166] -to fpga_top/sb_2__1_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[19] -to fpga_top/sb_2__1_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[6] -to fpga_top/sb_2__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[48] -to fpga_top/sb_2__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[65] -to fpga_top/sb_2__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[106] -to fpga_top/sb_2__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[124] -to fpga_top/sb_2__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[147] -to fpga_top/sb_2__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[165] -to fpga_top/sb_2__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[23] -to fpga_top/sb_2__1_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[8] -to fpga_top/sb_2__1_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[46] -to fpga_top/sb_2__1_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[66] -to fpga_top/sb_2__1_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[105] -to fpga_top/sb_2__1_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[125] -to fpga_top/sb_2__1_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[143] -to fpga_top/sb_2__1_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[164] -to fpga_top/sb_2__1_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[27] -to fpga_top/sb_2__1_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[9] -to fpga_top/sb_2__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[45] -to fpga_top/sb_2__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[68] -to fpga_top/sb_2__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[104] -to fpga_top/sb_2__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[126] -to fpga_top/sb_2__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[139] -to fpga_top/sb_2__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[162] -to fpga_top/sb_2__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[31] -to fpga_top/sb_2__1_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__1_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[10] -to fpga_top/sb_2__1_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[44] -to fpga_top/sb_2__1_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[69] -to fpga_top/sb_2__1_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[102] -to fpga_top/sb_2__1_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[128] -to fpga_top/sb_2__1_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[135] -to fpga_top/sb_2__1_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[161] -to fpga_top/sb_2__1_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[35] -to fpga_top/sb_2__1_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[12] -to fpga_top/sb_2__1_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[42] -to fpga_top/sb_2__1_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[70] -to fpga_top/sb_2__1_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[101] -to fpga_top/sb_2__1_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[129] -to fpga_top/sb_2__1_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[131] -to fpga_top/sb_2__1_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[160] -to fpga_top/sb_2__1_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[39] -to fpga_top/sb_2__1_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[13] -to fpga_top/sb_2__1_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[41] -to fpga_top/sb_2__1_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[72] -to fpga_top/sb_2__1_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[100] -to fpga_top/sb_2__1_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[127] -to fpga_top/sb_2__1_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[130] -to fpga_top/sb_2__1_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[158] -to fpga_top/sb_2__1_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[43] -to fpga_top/sb_2__1_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[14] -to fpga_top/sb_2__1_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[40] -to fpga_top/sb_2__1_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[73] -to fpga_top/sb_2__1_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[98] -to fpga_top/sb_2__1_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[123] -to fpga_top/sb_2__1_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[132] -to fpga_top/sb_2__1_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[157] -to fpga_top/sb_2__1_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[47] -to fpga_top/sb_2__1_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[16] -to fpga_top/sb_2__1_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[38] -to fpga_top/sb_2__1_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[74] -to fpga_top/sb_2__1_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[97] -to fpga_top/sb_2__1_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[119] -to fpga_top/sb_2__1_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[133] -to fpga_top/sb_2__1_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[156] -to fpga_top/sb_2__1_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[51] -to fpga_top/sb_2__1_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[17] -to fpga_top/sb_2__1_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[37] -to fpga_top/sb_2__1_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[76] -to fpga_top/sb_2__1_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[96] -to fpga_top/sb_2__1_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[115] -to fpga_top/sb_2__1_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[134] -to fpga_top/sb_2__1_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[154] -to fpga_top/sb_2__1_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[55] -to fpga_top/sb_2__1_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[18] -to fpga_top/sb_2__1_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[36] -to fpga_top/sb_2__1_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[77] -to fpga_top/sb_2__1_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[94] -to fpga_top/sb_2__1_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[111] -to fpga_top/sb_2__1_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[136] -to fpga_top/sb_2__1_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[153] -to fpga_top/sb_2__1_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[59] -to fpga_top/sb_2__1_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__1_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[20] -to fpga_top/sb_2__1_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[34] -to fpga_top/sb_2__1_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[78] -to fpga_top/sb_2__1_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[93] -to fpga_top/sb_2__1_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[107] -to fpga_top/sb_2__1_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[137] -to fpga_top/sb_2__1_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[152] -to fpga_top/sb_2__1_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[63] -to fpga_top/sb_2__1_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__1_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[21] -to fpga_top/sb_2__1_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[33] -to fpga_top/sb_2__1_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[80] -to fpga_top/sb_2__1_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[92] -to fpga_top/sb_2__1_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[103] -to fpga_top/sb_2__1_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[138] -to fpga_top/sb_2__1_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[150] -to fpga_top/sb_2__1_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[67] -to fpga_top/sb_2__1_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[22] -to fpga_top/sb_2__1_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[32] -to fpga_top/sb_2__1_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[81] -to fpga_top/sb_2__1_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[90] -to fpga_top/sb_2__1_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[99] -to fpga_top/sb_2__1_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[140] -to fpga_top/sb_2__1_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[149] -to fpga_top/sb_2__1_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[71] -to fpga_top/sb_2__1_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[24] -to fpga_top/sb_2__1_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[30] -to fpga_top/sb_2__1_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[82] -to fpga_top/sb_2__1_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[89] -to fpga_top/sb_2__1_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[95] -to fpga_top/sb_2__1_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[141] -to fpga_top/sb_2__1_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[148] -to fpga_top/sb_2__1_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[75] -to fpga_top/sb_2__1_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[25] -to fpga_top/sb_2__1_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[29] -to fpga_top/sb_2__1_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[84] -to fpga_top/sb_2__1_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[88] -to fpga_top/sb_2__1_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[91] -to fpga_top/sb_2__1_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[142] -to fpga_top/sb_2__1_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[146] -to fpga_top/sb_2__1_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[79] -to fpga_top/sb_2__1_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[26] -to fpga_top/sb_2__1_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[28] -to fpga_top/sb_2__1_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[86] -to fpga_top/sb_2__1_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[85] -to fpga_top/sb_2__1_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[87] -to fpga_top/sb_2__1_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[145] -to fpga_top/sb_2__1_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[144] -to fpga_top/sb_2__1_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[83] -to fpga_top/sb_2__1_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[26] -to fpga_top/sb_2__1_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[28] -to fpga_top/sb_2__1_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[83] -to fpga_top/sb_2__1_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[85] -to fpga_top/sb_2__1_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[86] -to fpga_top/sb_2__1_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[144] -to fpga_top/sb_2__1_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[145] -to fpga_top/sb_2__1_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[87] -to fpga_top/sb_2__1_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[25] -to fpga_top/sb_2__1_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[29] -to fpga_top/sb_2__1_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[79] -to fpga_top/sb_2__1_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[84] -to fpga_top/sb_2__1_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[88] -to fpga_top/sb_2__1_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[142] -to fpga_top/sb_2__1_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[146] -to fpga_top/sb_2__1_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[91] -to fpga_top/sb_2__1_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__1_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[24] -to fpga_top/sb_2__1_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[30] -to fpga_top/sb_2__1_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[75] -to fpga_top/sb_2__1_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[82] -to fpga_top/sb_2__1_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[89] -to fpga_top/sb_2__1_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[141] -to fpga_top/sb_2__1_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[148] -to fpga_top/sb_2__1_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[95] -to fpga_top/sb_2__1_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__1_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[22] -to fpga_top/sb_2__1_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[32] -to fpga_top/sb_2__1_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[71] -to fpga_top/sb_2__1_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[81] -to fpga_top/sb_2__1_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[90] -to fpga_top/sb_2__1_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[140] -to fpga_top/sb_2__1_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[149] -to fpga_top/sb_2__1_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[99] -to fpga_top/sb_2__1_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[21] -to fpga_top/sb_2__1_/chanx_right_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[33] -to fpga_top/sb_2__1_/chanx_right_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[67] -to fpga_top/sb_2__1_/chanx_right_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[80] -to fpga_top/sb_2__1_/chanx_right_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[92] -to fpga_top/sb_2__1_/chanx_right_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[138] -to fpga_top/sb_2__1_/chanx_right_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[150] -to fpga_top/sb_2__1_/chanx_right_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[103] -to fpga_top/sb_2__1_/chanx_right_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[20] -to fpga_top/sb_2__1_/chanx_right_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[34] -to fpga_top/sb_2__1_/chanx_right_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[63] -to fpga_top/sb_2__1_/chanx_right_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[78] -to fpga_top/sb_2__1_/chanx_right_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[93] -to fpga_top/sb_2__1_/chanx_right_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[137] -to fpga_top/sb_2__1_/chanx_right_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[152] -to fpga_top/sb_2__1_/chanx_right_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[107] -to fpga_top/sb_2__1_/chanx_right_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[18] -to fpga_top/sb_2__1_/chanx_right_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[36] -to fpga_top/sb_2__1_/chanx_right_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[59] -to fpga_top/sb_2__1_/chanx_right_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[77] -to fpga_top/sb_2__1_/chanx_right_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[94] -to fpga_top/sb_2__1_/chanx_right_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[136] -to fpga_top/sb_2__1_/chanx_right_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[153] -to fpga_top/sb_2__1_/chanx_right_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[111] -to fpga_top/sb_2__1_/chanx_right_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[17] -to fpga_top/sb_2__1_/chanx_right_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[37] -to fpga_top/sb_2__1_/chanx_right_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[55] -to fpga_top/sb_2__1_/chanx_right_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[76] -to fpga_top/sb_2__1_/chanx_right_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[96] -to fpga_top/sb_2__1_/chanx_right_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[134] -to fpga_top/sb_2__1_/chanx_right_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[154] -to fpga_top/sb_2__1_/chanx_right_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[115] -to fpga_top/sb_2__1_/chanx_right_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[16] -to fpga_top/sb_2__1_/chanx_right_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[38] -to fpga_top/sb_2__1_/chanx_right_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[51] -to fpga_top/sb_2__1_/chanx_right_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[74] -to fpga_top/sb_2__1_/chanx_right_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[97] -to fpga_top/sb_2__1_/chanx_right_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[133] -to fpga_top/sb_2__1_/chanx_right_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[156] -to fpga_top/sb_2__1_/chanx_right_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[119] -to fpga_top/sb_2__1_/chanx_right_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[14] -to fpga_top/sb_2__1_/chanx_right_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[40] -to fpga_top/sb_2__1_/chanx_right_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[47] -to fpga_top/sb_2__1_/chanx_right_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[73] -to fpga_top/sb_2__1_/chanx_right_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[98] -to fpga_top/sb_2__1_/chanx_right_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[132] -to fpga_top/sb_2__1_/chanx_right_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[157] -to fpga_top/sb_2__1_/chanx_right_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[123] -to fpga_top/sb_2__1_/chanx_right_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__1_/chanx_right_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[13] -to fpga_top/sb_2__1_/chanx_right_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[41] -to fpga_top/sb_2__1_/chanx_right_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[43] -to fpga_top/sb_2__1_/chanx_right_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[72] -to fpga_top/sb_2__1_/chanx_right_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[100] -to fpga_top/sb_2__1_/chanx_right_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[130] -to fpga_top/sb_2__1_/chanx_right_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[158] -to fpga_top/sb_2__1_/chanx_right_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[127] -to fpga_top/sb_2__1_/chanx_right_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__1_/chanx_right_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[12] -to fpga_top/sb_2__1_/chanx_right_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[39] -to fpga_top/sb_2__1_/chanx_right_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[42] -to fpga_top/sb_2__1_/chanx_right_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[70] -to fpga_top/sb_2__1_/chanx_right_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[101] -to fpga_top/sb_2__1_/chanx_right_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[129] -to fpga_top/sb_2__1_/chanx_right_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[160] -to fpga_top/sb_2__1_/chanx_right_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[131] -to fpga_top/sb_2__1_/chanx_right_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[10] -to fpga_top/sb_2__1_/chanx_right_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[35] -to fpga_top/sb_2__1_/chanx_right_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[44] -to fpga_top/sb_2__1_/chanx_right_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[69] -to fpga_top/sb_2__1_/chanx_right_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[102] -to fpga_top/sb_2__1_/chanx_right_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[128] -to fpga_top/sb_2__1_/chanx_right_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[161] -to fpga_top/sb_2__1_/chanx_right_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[135] -to fpga_top/sb_2__1_/chanx_right_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[9] -to fpga_top/sb_2__1_/chanx_right_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[31] -to fpga_top/sb_2__1_/chanx_right_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[45] -to fpga_top/sb_2__1_/chanx_right_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[68] -to fpga_top/sb_2__1_/chanx_right_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[104] -to fpga_top/sb_2__1_/chanx_right_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[126] -to fpga_top/sb_2__1_/chanx_right_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[162] -to fpga_top/sb_2__1_/chanx_right_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[139] -to fpga_top/sb_2__1_/chanx_right_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[8] -to fpga_top/sb_2__1_/chanx_right_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[27] -to fpga_top/sb_2__1_/chanx_right_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[46] -to fpga_top/sb_2__1_/chanx_right_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[66] -to fpga_top/sb_2__1_/chanx_right_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[105] -to fpga_top/sb_2__1_/chanx_right_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[125] -to fpga_top/sb_2__1_/chanx_right_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[164] -to fpga_top/sb_2__1_/chanx_right_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[143] -to fpga_top/sb_2__1_/chanx_right_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[6] -to fpga_top/sb_2__1_/chanx_right_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[23] -to fpga_top/sb_2__1_/chanx_right_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[48] -to fpga_top/sb_2__1_/chanx_right_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[65] -to fpga_top/sb_2__1_/chanx_right_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[106] -to fpga_top/sb_2__1_/chanx_right_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[124] -to fpga_top/sb_2__1_/chanx_right_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[165] -to fpga_top/sb_2__1_/chanx_right_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[147] -to fpga_top/sb_2__1_/chanx_right_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[5] -to fpga_top/sb_2__1_/chanx_right_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[19] -to fpga_top/sb_2__1_/chanx_right_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[49] -to fpga_top/sb_2__1_/chanx_right_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[64] -to fpga_top/sb_2__1_/chanx_right_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[108] -to fpga_top/sb_2__1_/chanx_right_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[122] -to fpga_top/sb_2__1_/chanx_right_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[166] -to fpga_top/sb_2__1_/chanx_right_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[151] -to fpga_top/sb_2__1_/chanx_right_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[4] -to fpga_top/sb_2__1_/chanx_right_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[15] -to fpga_top/sb_2__1_/chanx_right_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[50] -to fpga_top/sb_2__1_/chanx_right_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[62] -to fpga_top/sb_2__1_/chanx_right_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[109] -to fpga_top/sb_2__1_/chanx_right_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[121] -to fpga_top/sb_2__1_/chanx_right_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[168] -to fpga_top/sb_2__1_/chanx_right_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[155] -to fpga_top/sb_2__1_/chanx_right_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__1_/chanx_right_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[2] -to fpga_top/sb_2__1_/chanx_right_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[11] -to fpga_top/sb_2__1_/chanx_right_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[52] -to fpga_top/sb_2__1_/chanx_right_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[61] -to fpga_top/sb_2__1_/chanx_right_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[110] -to fpga_top/sb_2__1_/chanx_right_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[120] -to fpga_top/sb_2__1_/chanx_right_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[169] -to fpga_top/sb_2__1_/chanx_right_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[159] -to fpga_top/sb_2__1_/chanx_right_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__1_/chanx_right_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[1] -to fpga_top/sb_2__1_/chanx_right_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[7] -to fpga_top/sb_2__1_/chanx_right_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[53] -to fpga_top/sb_2__1_/chanx_right_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[60] -to fpga_top/sb_2__1_/chanx_right_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[112] -to fpga_top/sb_2__1_/chanx_right_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[118] -to fpga_top/sb_2__1_/chanx_right_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[170] -to fpga_top/sb_2__1_/chanx_right_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[163] -to fpga_top/sb_2__1_/chanx_right_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[0] -to fpga_top/sb_2__1_/chanx_right_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[3] -to fpga_top/sb_2__1_/chanx_right_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[54] -to fpga_top/sb_2__1_/chanx_right_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[58] -to fpga_top/sb_2__1_/chanx_right_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[113] -to fpga_top/sb_2__1_/chanx_right_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[117] -to fpga_top/sb_2__1_/chanx_right_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[172] -to fpga_top/sb_2__1_/chanx_right_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[167] -to fpga_top/sb_2__1_/chanx_right_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[57] -to fpga_top/sb_2__1_/chanx_right_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[56] -to fpga_top/sb_2__1_/chanx_right_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[114] -to fpga_top/sb_2__1_/chanx_right_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[116] -to fpga_top/sb_2__1_/chanx_right_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[173] -to fpga_top/sb_2__1_/chanx_right_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[171] -to fpga_top/sb_2__1_/chanx_right_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_11_[0] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_43_[0] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_75_[0] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_107_[0] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_139_[0] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_171_[0] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_187_[0] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_219_[0] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_251_[0] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_283_[0] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_315_[0] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_7_[0] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[1] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[7] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[56] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[118] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[60] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[114] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[171] -to fpga_top/sb_2__1_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_error_0_[0] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_15_[0] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_47_[0] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_79_[0] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_111_[0] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_143_[0] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_175_[0] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_191_[0] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_223_[0] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_255_[0] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_287_[0] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_319_[0] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[2] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[11] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[61] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[113] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[54] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[120] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[172] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[167] -to fpga_top/sb_2__1_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_3_[0] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_19_[0] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_51_[0] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_83_[0] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_115_[0] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_147_[0] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_179_[0] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_195_[0] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_227_[0] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_259_[0] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_291_[0] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_323_[0] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[15] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[53] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[62] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[112] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[121] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[4] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[170] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[163] -to fpga_top/sb_2__1_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_7_[0] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_23_[0] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_55_[0] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_87_[0] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_119_[0] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_151_[0] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_183_[0] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_199_[0] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_231_[0] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_263_[0] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_295_[0] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_327_[0] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[5] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[19] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[52] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[122] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[169] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[64] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[110] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[159] -to fpga_top/sb_2__1_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_11_[0] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_27_[0] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_59_[0] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_91_[0] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_123_[0] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_155_[0] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_187_[0] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_203_[0] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_235_[0] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_267_[0] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_299_[0] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_331_[0] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[6] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[23] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[65] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[109] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[168] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[50] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[124] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[155] -to fpga_top/sb_2__1_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_15_[0] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_31_[0] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_63_[0] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_95_[0] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_127_[0] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_159_[0] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_191_[0] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_207_[0] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_239_[0] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_271_[0] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_303_[0] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_335_[0] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[27] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[49] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[66] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[108] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[125] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[8] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[166] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[151] -to fpga_top/sb_2__1_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_19_[0] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_35_[0] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_67_[0] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_99_[0] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_131_[0] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_163_[0] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_195_[0] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_211_[0] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_243_[0] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_275_[0] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_307_[0] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_339_[0] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[9] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[31] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[48] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[126] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[165] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[68] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[106] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[147] -to fpga_top/sb_2__1_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_23_[0] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_39_[0] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_71_[0] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_103_[0] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_135_[0] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_167_[0] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_199_[0] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_215_[0] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_247_[0] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_279_[0] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_311_[0] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_3_[0] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[10] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[35] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[69] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[105] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[164] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[46] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[128] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[143] -to fpga_top/sb_2__1_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_27_[0] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_43_[0] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_75_[0] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_107_[0] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_139_[0] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_171_[0] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_203_[0] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_219_[0] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_251_[0] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_283_[0] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_315_[0] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_7_[0] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[39] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[45] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[70] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[104] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[129] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[12] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[162] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[139] -to fpga_top/sb_2__1_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_error_0_[0] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_31_[0] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_47_[0] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_79_[0] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_111_[0] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_143_[0] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_175_[0] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_207_[0] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_223_[0] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_255_[0] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_287_[0] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_319_[0] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[13] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[43] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[44] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[130] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[161] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[72] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[102] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[135] -to fpga_top/sb_2__1_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_3_[0] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_35_[0] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_51_[0] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_83_[0] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_115_[0] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_147_[0] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_179_[0] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_211_[0] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_227_[0] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_259_[0] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_291_[0] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_323_[0] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[14] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[47] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[73] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[101] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[160] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[42] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[132] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[131] -to fpga_top/sb_2__1_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_7_[0] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_39_[0] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_55_[0] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_87_[0] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_119_[0] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_151_[0] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_183_[0] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_215_[0] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_231_[0] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_263_[0] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_295_[0] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_327_[0] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[41] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[51] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[74] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[100] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[133] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[16] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[158] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[127] -to fpga_top/sb_2__1_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_11_[0] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_43_[0] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_59_[0] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_91_[0] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_123_[0] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_155_[0] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_187_[0] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_219_[0] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_235_[0] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_267_[0] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_299_[0] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_331_[0] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[17] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[40] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[55] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[134] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[157] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[76] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[98] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[123] -to fpga_top/sb_2__1_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_15_[0] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_47_[0] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_63_[0] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_95_[0] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_127_[0] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_159_[0] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_191_[0] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_223_[0] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_239_[0] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_271_[0] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_303_[0] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_335_[0] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[18] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[59] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[77] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[97] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[156] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[38] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[136] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[119] -to fpga_top/sb_2__1_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_19_[0] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_51_[0] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_67_[0] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_99_[0] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_131_[0] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_163_[0] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_195_[0] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_227_[0] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_243_[0] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_275_[0] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_307_[0] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_339_[0] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[37] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[63] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[78] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[96] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[137] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[20] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[154] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[115] -to fpga_top/sb_2__1_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_23_[0] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_55_[0] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_71_[0] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_103_[0] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_135_[0] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_167_[0] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_199_[0] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_231_[0] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_247_[0] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_279_[0] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_311_[0] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_3_[0] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[21] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[36] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[67] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[138] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[153] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[80] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[94] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[111] -to fpga_top/sb_2__1_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_27_[0] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_59_[0] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_75_[0] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_107_[0] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_139_[0] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_171_[0] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_203_[0] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_235_[0] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_251_[0] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_283_[0] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_315_[0] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_7_[0] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[22] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[71] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[81] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[93] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[152] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[34] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[140] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[107] -to fpga_top/sb_2__1_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_error_0_[0] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_31_[0] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_63_[0] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_79_[0] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_111_[0] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_143_[0] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_175_[0] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_207_[0] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_239_[0] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_255_[0] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_287_[0] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_319_[0] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[33] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[75] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[82] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[92] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[141] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[24] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[150] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[103] -to fpga_top/sb_2__1_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_3_[0] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_35_[0] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_67_[0] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_83_[0] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_115_[0] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_147_[0] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_179_[0] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_211_[0] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_243_[0] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_259_[0] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_291_[0] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_323_[0] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[25] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[32] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[79] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[142] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[149] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[84] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[90] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[99] -to fpga_top/sb_2__1_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_7_[0] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_39_[0] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_71_[0] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_87_[0] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_119_[0] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_151_[0] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_183_[0] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_215_[0] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_247_[0] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_263_[0] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_295_[0] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_327_[0] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[26] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[83] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[85] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[89] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[148] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[30] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[144] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[95] -to fpga_top/sb_2__1_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_11_[0] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_43_[0] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_75_[0] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_91_[0] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_123_[0] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_155_[0] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_187_[0] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_219_[0] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_251_[0] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_267_[0] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_299_[0] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_331_[0] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[29] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[86] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[87] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[88] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[145] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[28] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[146] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[91] -to fpga_top/sb_2__1_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_15_[0] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_47_[0] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_79_[0] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_95_[0] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_127_[0] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_159_[0] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_191_[0] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_223_[0] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_255_[0] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_271_[0] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_303_[0] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_335_[0] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[29] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[28] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[91] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[146] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[145] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[86] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[88] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[87] -to fpga_top/sb_2__1_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_19_[0] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_51_[0] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_83_[0] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_99_[0] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_131_[0] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_163_[0] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_195_[0] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_227_[0] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_259_[0] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_275_[0] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_307_[0] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_339_[0] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[30] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[85] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[89] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[95] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[144] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[26] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[148] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[83] -to fpga_top/sb_2__1_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_23_[0] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_55_[0] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_87_[0] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_103_[0] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_135_[0] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_167_[0] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_199_[0] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_231_[0] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_263_[0] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_279_[0] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_311_[0] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_3_[0] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[25] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[84] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[90] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[99] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[149] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[32] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[142] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[79] -to fpga_top/sb_2__1_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_27_[0] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_59_[0] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_91_[0] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_107_[0] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_139_[0] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_171_[0] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_203_[0] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_235_[0] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_267_[0] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_283_[0] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_315_[0] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_7_[0] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[24] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[33] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[103] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[141] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[150] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[82] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[92] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[75] -to fpga_top/sb_2__1_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_error_0_[0] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_31_[0] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_63_[0] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_95_[0] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_111_[0] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_143_[0] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_175_[0] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_207_[0] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_239_[0] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_271_[0] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_287_[0] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_319_[0] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[34] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[81] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[93] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[107] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[140] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[22] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[152] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[71] -to fpga_top/sb_2__1_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_3_[0] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_35_[0] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_67_[0] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_99_[0] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_115_[0] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_147_[0] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_179_[0] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_211_[0] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_243_[0] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_275_[0] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_291_[0] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_323_[0] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[21] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[80] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[94] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[111] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[153] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[36] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[138] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[67] -to fpga_top/sb_2__1_/chany_bottom_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_7_[0] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_39_[0] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_71_[0] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_103_[0] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_119_[0] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_151_[0] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_183_[0] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_215_[0] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_247_[0] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_279_[0] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_295_[0] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_327_[0] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[20] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[37] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[115] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[137] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[154] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[78] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[96] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[63] -to fpga_top/sb_2__1_/chany_bottom_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_11_[0] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_43_[0] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_75_[0] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_107_[0] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_123_[0] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_155_[0] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_187_[0] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_219_[0] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_251_[0] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_283_[0] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_299_[0] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_331_[0] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[38] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[77] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[97] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[119] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[136] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[18] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[156] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[59] -to fpga_top/sb_2__1_/chany_bottom_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_15_[0] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_47_[0] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_79_[0] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_111_[0] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_127_[0] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_159_[0] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_191_[0] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_223_[0] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_255_[0] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_287_[0] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_303_[0] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_335_[0] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[17] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[76] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[98] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[123] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[157] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[40] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[134] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[55] -to fpga_top/sb_2__1_/chany_bottom_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_19_[0] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_51_[0] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_83_[0] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_115_[0] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_131_[0] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_163_[0] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_195_[0] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_227_[0] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_259_[0] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_291_[0] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_307_[0] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_339_[0] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[16] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[41] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[127] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[133] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[158] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[74] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[100] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[51] -to fpga_top/sb_2__1_/chany_bottom_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_23_[0] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_55_[0] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_87_[0] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_119_[0] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_135_[0] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_167_[0] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_199_[0] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_231_[0] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_263_[0] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_295_[0] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_311_[0] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_3_[0] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[42] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[73] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[101] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[131] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[132] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[14] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[160] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[47] -to fpga_top/sb_2__1_/chany_bottom_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_27_[0] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_59_[0] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_91_[0] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_123_[0] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_139_[0] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_171_[0] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_203_[0] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_235_[0] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_267_[0] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_299_[0] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_315_[0] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_7_[0] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[13] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[72] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[102] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[135] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[161] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[44] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[130] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[43] -to fpga_top/sb_2__1_/chany_bottom_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_error_0_[0] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_31_[0] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_63_[0] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_95_[0] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_127_[0] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_143_[0] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_175_[0] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_207_[0] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_239_[0] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_271_[0] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_303_[0] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_319_[0] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[12] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[45] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[129] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[139] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[162] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[70] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[104] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[39] -to fpga_top/sb_2__1_/chany_bottom_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_3_[0] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_35_[0] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_67_[0] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_99_[0] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_131_[0] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_147_[0] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_179_[0] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_211_[0] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_243_[0] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_275_[0] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_307_[0] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_323_[0] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[46] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[69] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[105] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[128] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[143] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[10] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[164] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[35] -to fpga_top/sb_2__1_/chany_bottom_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_7_[0] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_39_[0] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_71_[0] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_103_[0] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_135_[0] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_151_[0] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_183_[0] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_215_[0] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_247_[0] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_279_[0] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_311_[0] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_327_[0] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[9] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[68] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[106] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[147] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[165] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[48] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[126] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[31] -to fpga_top/sb_2__1_/chany_bottom_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_11_[0] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_43_[0] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_75_[0] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_107_[0] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_139_[0] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_155_[0] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_187_[0] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_219_[0] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_251_[0] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_283_[0] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_315_[0] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_331_[0] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[8] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[49] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[125] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[151] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[166] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[66] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[108] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[27] -to fpga_top/sb_2__1_/chany_bottom_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_15_[0] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_47_[0] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_79_[0] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_111_[0] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_143_[0] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_159_[0] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_191_[0] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_223_[0] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_255_[0] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_287_[0] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_319_[0] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_335_[0] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[50] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[65] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[109] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[124] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[155] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[6] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[168] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[23] -to fpga_top/sb_2__1_/chany_bottom_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_19_[0] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_51_[0] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_83_[0] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_115_[0] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_147_[0] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_163_[0] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_195_[0] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_227_[0] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_259_[0] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_291_[0] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_323_[0] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_339_[0] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[5] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[64] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[110] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[159] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[169] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[52] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[122] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[19] -to fpga_top/sb_2__1_/chany_bottom_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_23_[0] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_55_[0] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_87_[0] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_119_[0] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_151_[0] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_167_[0] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_199_[0] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_231_[0] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_263_[0] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_295_[0] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_327_[0] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_3_[0] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[4] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[53] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[121] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[163] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[170] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[62] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[112] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[15] -to fpga_top/sb_2__1_/chany_bottom_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_27_[0] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_59_[0] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_91_[0] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_123_[0] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_155_[0] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_171_[0] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_203_[0] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_235_[0] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_267_[0] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_299_[0] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_331_[0] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_7_[0] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[54] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[61] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[113] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[120] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[167] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[2] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[172] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[11] -to fpga_top/sb_2__1_/chany_bottom_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_error_0_[0] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_31_[0] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_63_[0] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_95_[0] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_127_[0] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_159_[0] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_175_[0] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_207_[0] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_239_[0] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_271_[0] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_303_[0] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_335_[0] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[1] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[60] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[114] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[171] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[56] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[118] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[7] -to fpga_top/sb_2__1_/chany_bottom_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_3_[0] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_35_[0] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_67_[0] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_99_[0] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_131_[0] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_163_[0] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_179_[0] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_211_[0] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_243_[0] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_275_[0] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_307_[0] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_339_[0] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[0] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[57] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[117] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[173] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[58] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[116] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[3] -to fpga_top/sb_2__1_/chany_bottom_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_7_[0] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_39_[0] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_71_[0] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_103_[0] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_135_[0] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_167_[0] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_183_[0] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_215_[0] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_247_[0] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_279_[0] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_channel_out_op_311_[0] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_3_[0] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[3] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[58] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[57] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[117] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[116] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_left_in[0] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chanx_right_in[173] -to fpga_top/sb_2__1_/chany_bottom_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_2_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_18_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_50_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_82_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_114_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_146_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_178_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_194_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_226_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_258_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_290_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_322_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_0_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_16_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_48_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_80_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_112_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_144_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_176_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_192_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_224_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_256_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_288_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_320_[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[0] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[57] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[58] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[116] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[117] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[173] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[3] -to fpga_top/sb_2__1_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_6_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_22_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_54_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_86_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_118_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_150_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_182_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_198_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_230_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_262_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_294_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_326_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_4_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_20_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_52_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_84_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_116_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_148_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_180_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_196_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_228_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_260_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_292_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_324_[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[0] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[3] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[58] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[57] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[117] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[116] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[173] -to fpga_top/sb_2__1_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_10_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_26_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_58_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_90_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_122_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_154_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_186_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_202_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_234_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_266_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_298_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_330_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_8_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_24_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_56_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_88_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_120_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_152_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_184_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_200_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_232_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_264_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_296_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_328_[0] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[1] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[7] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[56] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[60] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[114] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[118] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[171] -to fpga_top/sb_2__1_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_14_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_30_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_62_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_94_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_126_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_158_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_190_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_206_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_238_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_270_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_302_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_334_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_12_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_28_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_60_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_92_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_124_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_156_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_188_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_204_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_236_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_268_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_300_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_332_[0] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[2] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[11] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[54] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[61] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[113] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[120] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[172] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[167] -to fpga_top/sb_2__1_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_18_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_34_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_66_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_98_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_130_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_162_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_194_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_210_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_242_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_274_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_306_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_338_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_16_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_32_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_64_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_96_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_128_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_160_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_192_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_208_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_240_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_272_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_304_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_336_[0] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[4] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[15] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[53] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[62] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[112] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[121] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[170] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[163] -to fpga_top/sb_2__1_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_22_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_38_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_70_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_102_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_134_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_166_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_198_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_214_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_246_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_278_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_310_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_2_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_20_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_36_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_68_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_100_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_132_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_164_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_196_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_212_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_244_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_276_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_308_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_0_[0] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[5] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[19] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[52] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[64] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[110] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[122] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[169] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[159] -to fpga_top/sb_2__1_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_26_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_42_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_74_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_106_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_138_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_170_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_202_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_218_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_250_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_282_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_314_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_6_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_24_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_40_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_72_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_104_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_136_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_168_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_200_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_216_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_248_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_280_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_312_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_4_[0] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[6] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[23] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[50] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[65] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[109] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[124] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[168] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[155] -to fpga_top/sb_2__1_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_30_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_46_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_78_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_110_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_142_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_174_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_206_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_222_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_254_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_286_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_318_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_28_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_44_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_76_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_108_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_140_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_172_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_204_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_220_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_252_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_284_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_316_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_8_[0] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[8] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[27] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[49] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[66] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[108] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[125] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[166] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[151] -to fpga_top/sb_2__1_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_2_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_34_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_50_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_82_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_114_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_146_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_178_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_210_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_226_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_258_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_290_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_322_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_0_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_32_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_48_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_80_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_112_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_144_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_176_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_208_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_224_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_256_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_288_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_320_[0] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[9] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[31] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[48] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[68] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[106] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[126] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[165] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[147] -to fpga_top/sb_2__1_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_6_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_38_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_54_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_86_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_118_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_150_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_182_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_214_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_230_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_262_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_294_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_326_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_4_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_36_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_52_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_84_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_116_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_148_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_180_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_212_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_228_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_260_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_292_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_324_[0] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[10] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[35] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[46] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[69] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[105] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[128] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[164] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[143] -to fpga_top/sb_2__1_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_10_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_42_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_58_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_90_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_122_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_154_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_186_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_218_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_234_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_266_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_298_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_330_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_8_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_40_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_56_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_88_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_120_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_152_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_184_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_216_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_232_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_264_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_296_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_328_[0] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[12] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[39] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[45] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[70] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[104] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[129] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[162] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[139] -to fpga_top/sb_2__1_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_14_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_46_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_62_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_94_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_126_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_158_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_190_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_222_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_238_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_270_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_302_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_334_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_12_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_44_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_60_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_92_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_124_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_156_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_188_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_220_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_236_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_268_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_300_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_332_[0] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[13] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[43] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[44] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[72] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[102] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[130] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[161] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[135] -to fpga_top/sb_2__1_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_18_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_50_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_66_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_98_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_130_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_162_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_194_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_226_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_242_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_274_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_306_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_338_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_16_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_48_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_64_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_96_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_128_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_160_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_192_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_224_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_240_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_272_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_304_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_336_[0] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[14] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[42] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[47] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[73] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[101] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[132] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[160] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[131] -to fpga_top/sb_2__1_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_22_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_54_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_70_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_102_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_134_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_166_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_198_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_230_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_246_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_278_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_310_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_2_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_20_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_52_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_68_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_100_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_132_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_164_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_196_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_228_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_244_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_276_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_308_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_0_[0] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[16] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[41] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[51] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[74] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[100] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[133] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[158] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[127] -to fpga_top/sb_2__1_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_26_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_58_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_74_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_106_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_138_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_170_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_202_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_234_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_250_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_282_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_314_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_6_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_24_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_56_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_72_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_104_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_136_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_168_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_200_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_232_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_248_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_280_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_312_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_4_[0] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[17] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[40] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[55] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[76] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[98] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[134] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[157] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[123] -to fpga_top/sb_2__1_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_30_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_62_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_78_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_110_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_142_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_174_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_206_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_238_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_254_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_286_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_318_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_28_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_60_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_76_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_108_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_140_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_172_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_204_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_236_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_252_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_284_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_316_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_8_[0] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[18] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[38] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[59] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[77] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[97] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[136] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[156] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[119] -to fpga_top/sb_2__1_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_2_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_34_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_66_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_82_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_114_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_146_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_178_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_210_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_242_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_258_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_290_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_322_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_0_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_32_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_64_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_80_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_112_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_144_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_176_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_208_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_240_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_256_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_288_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_320_[0] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[20] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[37] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[63] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[78] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[96] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[137] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[154] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[115] -to fpga_top/sb_2__1_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_6_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_38_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_70_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_86_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_118_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_150_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_182_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_214_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_246_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_262_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_294_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_326_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_4_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_36_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_68_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_84_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_116_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_148_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_180_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_212_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_244_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_260_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_292_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_324_[0] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[21] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[36] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[67] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[80] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[94] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[138] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[153] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[111] -to fpga_top/sb_2__1_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_10_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_42_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_74_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_90_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_122_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_154_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_186_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_218_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_250_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_266_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_298_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_330_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_8_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_40_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_72_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_88_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_120_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_152_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_184_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_216_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_248_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_264_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_296_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_328_[0] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[22] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[34] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[71] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[81] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[93] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[140] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[152] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[107] -to fpga_top/sb_2__1_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_14_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_46_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_78_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_94_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_126_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_158_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_190_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_222_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_254_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_270_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_302_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_334_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_12_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_44_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_76_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_92_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_124_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_156_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_188_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_220_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_252_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_268_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_300_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_332_[0] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[24] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[33] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[75] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[82] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[92] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[141] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[150] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[103] -to fpga_top/sb_2__1_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_18_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_50_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_82_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_98_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_130_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_162_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_194_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_226_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_258_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_274_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_306_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_338_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_16_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_48_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_80_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_96_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_128_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_160_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_192_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_224_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_256_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_272_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_304_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_336_[0] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[25] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[32] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[79] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[84] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[90] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[142] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[149] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[99] -to fpga_top/sb_2__1_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_22_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_54_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_86_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_102_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_134_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_166_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_198_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_230_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_262_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_278_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_310_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_2_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_20_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_52_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_84_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_100_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_132_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_164_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_196_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_228_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_260_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_276_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_308_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_0_[0] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[26] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[30] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[83] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[85] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[89] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[144] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[148] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[95] -to fpga_top/sb_2__1_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_26_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_58_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_90_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_106_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_138_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_170_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_202_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_234_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_266_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_282_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_314_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_6_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_24_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_56_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_88_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_104_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_136_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_168_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_200_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_232_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_264_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_280_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_312_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_4_[0] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[28] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[29] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[86] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[87] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[88] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[145] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[146] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[91] -to fpga_top/sb_2__1_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_30_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_62_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_94_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_110_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_142_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_174_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_206_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_238_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_270_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_286_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_318_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_28_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_60_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_92_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_108_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_140_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_172_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_204_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_236_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_268_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_284_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_316_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_8_[0] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[29] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[28] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[86] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[88] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[91] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[146] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[145] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[87] -to fpga_top/sb_2__1_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_2_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_34_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_66_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_98_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_114_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_146_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_178_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_210_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_242_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_274_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_290_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_322_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_0_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_32_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_64_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_96_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_112_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_144_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_176_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_208_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_240_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_272_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_288_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_320_[0] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[26] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[30] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[85] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[89] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[95] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[144] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[148] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[83] -to fpga_top/sb_2__1_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_6_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_38_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_70_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_102_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_118_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_150_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_182_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_214_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_246_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_278_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_294_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_326_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_4_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_36_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_68_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_100_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_116_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_148_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_180_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_212_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_244_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_276_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_292_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_324_[0] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[25] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[32] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[84] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[90] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[99] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[142] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[149] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[79] -to fpga_top/sb_2__1_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_10_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_42_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_74_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_106_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_122_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_154_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_186_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_218_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_250_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_282_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_298_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_330_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_8_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_40_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_72_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_104_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_120_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_152_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_184_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_216_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_248_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_280_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_296_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_328_[0] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[24] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[33] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[82] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[92] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[103] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[141] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[150] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[75] -to fpga_top/sb_2__1_/chanx_left_out[104] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_14_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_46_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_78_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_110_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_126_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_158_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_190_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_222_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_254_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_286_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_302_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_334_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_12_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_44_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_76_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_108_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_124_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_156_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_188_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_220_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_252_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_284_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_300_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_332_[0] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[22] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[34] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[81] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[93] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[107] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[140] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[152] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[71] -to fpga_top/sb_2__1_/chanx_left_out[108] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_18_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_50_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_82_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_114_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_130_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_162_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_194_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_226_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_258_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_290_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_306_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_338_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_16_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_48_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_80_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_112_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_128_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_160_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_192_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_224_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_256_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_288_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_304_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_336_[0] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[21] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[36] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[80] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[94] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[111] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[138] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[153] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[67] -to fpga_top/sb_2__1_/chanx_left_out[112] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_22_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_54_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_86_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_118_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_134_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_166_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_198_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_230_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_262_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_294_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_310_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_2_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_20_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_52_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_84_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_116_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_132_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_164_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_196_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_228_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_260_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_292_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_308_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_0_[0] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[20] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[37] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[78] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[96] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[115] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[137] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[154] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[63] -to fpga_top/sb_2__1_/chanx_left_out[116] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_26_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_58_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_90_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_122_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_138_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_170_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_202_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_234_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_266_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_298_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_314_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_6_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_24_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_56_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_88_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_120_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_136_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_168_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_200_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_232_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_264_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_296_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_312_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_4_[0] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[18] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[38] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[77] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[97] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[119] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[136] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[156] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[59] -to fpga_top/sb_2__1_/chanx_left_out[120] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_30_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_62_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_94_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_126_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_142_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_174_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_206_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_238_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_270_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_302_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_318_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_28_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_60_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_92_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_124_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_140_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_172_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_204_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_236_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_268_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_300_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_316_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_8_[0] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[17] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[40] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[76] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[98] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[123] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[134] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[157] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[55] -to fpga_top/sb_2__1_/chanx_left_out[124] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_2_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_34_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_66_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_98_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_130_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_146_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_178_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_210_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_242_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_274_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_306_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_322_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_0_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_32_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_64_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_96_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_128_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_144_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_176_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_208_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_240_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_272_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_304_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_320_[0] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[16] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[41] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[74] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[100] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[127] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[133] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[158] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[51] -to fpga_top/sb_2__1_/chanx_left_out[128] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_6_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_38_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_70_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_102_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_134_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_150_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_182_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_214_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_246_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_278_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_310_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_326_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_4_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_36_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_68_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_100_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_132_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_148_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_180_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_212_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_244_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_276_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_308_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_324_[0] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[14] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[42] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[73] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[101] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[131] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[132] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[160] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[47] -to fpga_top/sb_2__1_/chanx_left_out[132] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_10_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_42_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_74_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_106_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_138_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_154_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_186_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_218_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_250_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_282_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_314_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_330_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_8_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_40_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_72_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_104_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_136_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_152_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_184_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_216_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_248_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_280_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_312_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_328_[0] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[13] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[44] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[72] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[102] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[130] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[135] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[161] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[43] -to fpga_top/sb_2__1_/chanx_left_out[136] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_14_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_46_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_78_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_110_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_142_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_158_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_190_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_222_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_254_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_286_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_318_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_334_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_12_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_44_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_76_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_108_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_140_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_156_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_188_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_220_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_252_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_284_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_316_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_332_[0] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[12] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[45] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[70] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[104] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[129] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[139] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[162] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[39] -to fpga_top/sb_2__1_/chanx_left_out[140] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_18_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_50_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_82_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_114_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_146_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_162_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_194_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_226_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_258_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_290_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_322_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_338_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_16_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_48_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_80_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_112_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_144_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_160_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_192_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_224_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_256_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_288_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_320_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_336_[0] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[10] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[46] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[69] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[105] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[128] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[143] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[164] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[35] -to fpga_top/sb_2__1_/chanx_left_out[144] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_22_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_54_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_86_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_118_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_150_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_166_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_198_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_230_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_262_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_294_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_326_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_2_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_20_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_52_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_84_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_116_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_148_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_164_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_196_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_228_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_260_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_292_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_324_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_0_[0] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[9] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[48] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[68] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[106] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[126] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[147] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[165] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[31] -to fpga_top/sb_2__1_/chanx_left_out[148] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_26_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_58_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_90_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_122_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_154_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_170_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_202_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_234_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_266_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_298_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_330_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_6_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_24_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_56_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_88_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_120_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_152_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_168_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_200_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_232_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_264_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_296_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_328_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_4_[0] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[8] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[49] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[66] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[108] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[125] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[151] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[166] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[27] -to fpga_top/sb_2__1_/chanx_left_out[152] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_30_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_62_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_94_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_126_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_158_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_174_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_206_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_238_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_270_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_302_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_334_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_28_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_60_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_92_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_124_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_156_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_172_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_204_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_236_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_268_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_300_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_332_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_8_[0] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[6] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[50] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[65] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[109] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[124] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[155] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[168] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[23] -to fpga_top/sb_2__1_/chanx_left_out[156] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_2_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_34_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_66_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_98_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_130_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_162_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_178_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_210_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_242_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_274_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_306_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_338_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_0_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_32_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_64_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_96_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_128_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_160_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_176_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_208_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_240_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_272_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_304_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_336_[0] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[5] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[52] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[64] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[110] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[122] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[159] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[169] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[19] -to fpga_top/sb_2__1_/chanx_left_out[160] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_6_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_38_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_70_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_102_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_134_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_166_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_182_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_214_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_246_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_278_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_310_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_2_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_4_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_36_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_68_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_100_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_132_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_164_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_180_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_212_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_244_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_276_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_308_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_0_[0] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[4] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[53] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[62] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[112] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[121] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[163] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[170] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[15] -to fpga_top/sb_2__1_/chanx_left_out[164] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_10_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_42_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_74_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_106_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_138_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_170_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_186_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_218_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_250_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_282_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_314_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_6_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_8_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_40_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_72_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_104_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_136_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_168_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_184_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_216_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_248_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_280_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_312_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_4_[0] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[2] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[54] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[61] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[113] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[120] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[167] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[172] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[11] -to fpga_top/sb_2__1_/chanx_left_out[168] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_14_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_46_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_78_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_110_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_142_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_174_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_190_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_222_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_254_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_286_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_channel_out_op_318_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_12_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_44_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_76_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_108_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_140_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_172_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_188_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_220_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_252_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_284_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_channel_out_op_316_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_flow_ctrl_out_ip_8_[0] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[1] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[56] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[60] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[114] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[118] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_bottom_in[171] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__1_/chany_top_in[7] -to fpga_top/sb_2__1_/chanx_left_out[172] 6.020400151e-11
