0.4
2016.2
F:/FPGA/turorial_ms/test_function/test_function.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
F:/FPGA/turorial_ms/test_function/test_function.srcs/sources_1/new/count_zero.v,1596475205,verilog,,,,,,,,,,,
F:/FPGA/turorial_ms/test_function/test_function.srcs/sources_1/new/function_top.v,1596475798,verilog,,,F:/FPGA/turorial_ms/test_function/test_function.srcs/sources_1/new/count_zero.v,,,,,,,,
