TimeQuest Timing Analyzer report for ADC
Fri May 27 12:04:57 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'clk'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clk'
 26. Slow 1200mV 0C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 0C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 0C Model Hold: 'clk'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clk'
 38. Fast 1200mV 0C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[1]'
 39. Fast 1200mV 0C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[1]'
 42. Fast 1200mV 0C Model Hold: 'clk'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; ADC                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period     ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk }                                                  ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100000.000 ; 0.01 MHz  ; 0.000 ; 50000.000 ; 50.00      ; 5000      ; 1           ;       ;        ;           ;            ; false    ; clk    ; display0|altpll_component|auto_generated|pll1|inclk[0] ; { display0|altpll_component|auto_generated|pll1|clk[0] } ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 500.000    ; 2.0 MHz   ; 0.000 ; 250.000   ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk    ; display0|altpll_component|auto_generated|pll1|inclk[0] ; { display0|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 246.49 MHz ; 246.49 MHz      ; display0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 362.84 MHz ; 250.0 MHz       ; clk                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
; 413.56 MHz ; 413.56 MHz      ; display0|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; clk                                                  ; 16.233  ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; 497.582 ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; 498.879 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.259 ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.357 ; 0.000         ;
; clk                                                  ; 1.402 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+------------------------------------------------------+-----------+---------------+
; Clock                                                ; Slack     ; End Point TNS ;
+------------------------------------------------------+-----------+---------------+
; clk                                                  ; 9.576     ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; 249.747   ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; 49999.746 ; 0.000         ;
+------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 16.233 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.087      ; 5.802      ;
; 16.272 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.091      ; 5.767      ;
; 16.654 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.091      ; 5.385      ;
; 16.706 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.091      ; 5.333      ;
; 16.760 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.086      ; 5.274      ;
; 16.781 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.083      ; 5.250      ;
; 16.794 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.088      ; 5.242      ;
; 16.799 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.087      ; 5.236      ;
; 16.906 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.086      ; 5.128      ;
; 16.912 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.087      ; 5.123      ;
; 16.922 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.088      ; 5.114      ;
; 16.931 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.084      ; 5.101      ;
; 16.936 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.080      ; 5.092      ;
; 16.936 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.084      ; 5.096      ;
; 16.941 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.084      ; 5.091      ;
; 16.945 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.083      ; 5.086      ;
; 16.972 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.083      ; 5.059      ;
; 16.990 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.091      ; 5.049      ;
; 17.002 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.091      ; 5.037      ;
; 17.003 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.084      ; 5.029      ;
; 17.004 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.088      ; 5.032      ;
; 17.015 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.086      ; 5.019      ;
; 17.032 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.088      ; 5.004      ;
; 17.044 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.083      ; 4.987      ;
; 17.077 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.080      ; 4.951      ;
; 17.088 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.083      ; 4.943      ;
; 17.092 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.083      ; 4.939      ;
; 17.107 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.091      ; 4.932      ;
; 17.146 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.086      ; 4.888      ;
; 17.152 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.083      ; 4.879      ;
; 17.158 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.080      ; 4.870      ;
; 17.176 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.076      ; 4.848      ;
; 17.181 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.083      ; 4.850      ;
; 17.181 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.080      ; 4.847      ;
; 17.192 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.083      ; 4.839      ;
; 17.197 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.094      ; 4.845      ;
; 17.229 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.084      ; 4.803      ;
; 17.234 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.086      ; 4.800      ;
; 17.238 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.087      ; 4.797      ;
; 17.241 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.083      ; 4.790      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[11]                          ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[10]                          ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[9]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[8]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[7]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[6]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[5]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[4]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[3]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[2]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[1]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[0]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.264 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.084      ; 4.768      ;
; 17.271 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.091      ; 4.768      ;
; 17.274 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.079      ; 4.753      ;
; 17.291 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.079      ; 4.736      ;
; 17.294 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.091      ; 4.745      ;
; 17.329 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.094      ; 4.713      ;
; 17.343 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.076      ; 4.681      ;
; 17.346 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.083      ; 4.685      ;
; 17.362 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.088      ; 4.674      ;
; 17.365 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.088      ; 4.671      ;
; 17.368 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.094      ; 4.674      ;
; 17.373 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.080      ; 4.655      ;
; 17.374 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.076      ; 4.650      ;
; 17.380 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.076      ; 4.644      ;
; 17.383 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.091      ; 4.656      ;
; 17.384 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.080      ; 4.644      ;
; 17.384 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.094      ; 4.658      ;
; 17.403 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.091      ; 4.636      ;
; 17.409 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.079      ; 4.618      ;
; 17.413 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.091      ; 4.626      ;
; 17.416 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.087      ; 4.619      ;
; 17.428 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.076      ; 4.596      ;
; 17.429 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.076      ; 4.595      ;
; 17.439 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.079      ; 4.588      ;
; 17.455 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.087      ; 4.580      ;
; 17.469 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.079      ; 4.558      ;
; 17.489 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.094      ; 4.553      ;
; 17.494 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.091      ; 4.545      ;
; 17.510 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.094      ; 4.532      ;
; 17.517 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.079      ; 4.510      ;
; 17.522 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.083      ; 4.509      ;
; 17.564 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.086      ; 4.470      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                  ;
+---------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node        ; To Node          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 497.582 ; count_posedge[1] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 2.350      ;
; 497.682 ; count_posedge[0] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 2.250      ;
; 497.833 ; count_posedge[1] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 2.097      ;
; 497.847 ; count_posedge[1] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 2.083      ;
; 497.885 ; count_posedge[1] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 2.047      ;
; 497.895 ; count_posedge[1] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 2.037      ;
; 497.897 ; count_posedge[2] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.060     ; 2.038      ;
; 497.899 ; count_posedge[1] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 2.033      ;
; 497.912 ; count_posedge[1] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 2.020      ;
; 497.915 ; count_posedge[1] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 2.015      ;
; 497.917 ; count_posedge[3] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.060     ; 2.018      ;
; 497.927 ; count_posedge[0] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 2.003      ;
; 497.929 ; count_posedge[0] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 2.001      ;
; 497.932 ; count_posedge[0] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.998      ;
; 497.955 ; count_posedge[0] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 1.977      ;
; 497.968 ; count_posedge[0] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 1.964      ;
; 497.971 ; count_posedge[0] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 1.961      ;
; 497.977 ; count_posedge[0] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 1.955      ;
; 498.076 ; count_posedge[2] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.060     ; 1.859      ;
; 498.077 ; count_posedge[2] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.856      ;
; 498.087 ; count_posedge[3] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.060     ; 1.848      ;
; 498.090 ; count_posedge[3] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.843      ;
; 498.092 ; count_posedge[2] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.060     ; 1.843      ;
; 498.102 ; count_posedge[2] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.060     ; 1.833      ;
; 498.106 ; count_posedge[1] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.824      ;
; 498.108 ; count_posedge[1] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.822      ;
; 498.116 ; count_posedge[2] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.817      ;
; 498.127 ; count_posedge[2] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.806      ;
; 498.137 ; count_posedge[1] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.793      ;
; 498.137 ; count_posedge[3] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.796      ;
; 498.143 ; count_posedge[1] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 1.789      ;
; 498.145 ; count_posedge[2] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.060     ; 1.790      ;
; 498.148 ; count_posedge[3] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.060     ; 1.787      ;
; 498.151 ; count_posedge[3] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.060     ; 1.784      ;
; 498.152 ; count_posedge[3] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.060     ; 1.783      ;
; 498.170 ; count_posedge[3] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.763      ;
; 498.191 ; count_posedge[2] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 1.741      ;
; 498.197 ; count_posedge[0] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.733      ;
; 498.198 ; count_posedge[0] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.732      ;
; 498.200 ; count_posedge[0] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.730      ;
; 498.242 ; count_posedge[0] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 1.690      ;
; 498.333 ; count_posedge[2] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.600      ;
; 498.333 ; count_posedge[2] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.600      ;
; 498.348 ; count_posedge[3] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.585      ;
; 498.362 ; count_posedge[2] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.571      ;
; 498.372 ; count_posedge[3] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.561      ;
; 498.375 ; count_posedge[0] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.066     ; 1.554      ;
; 498.377 ; count_posedge[3] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.556      ;
; 498.406 ; count_posedge[2] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.060     ; 1.529      ;
; 498.414 ; count_posedge[1] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.066     ; 1.515      ;
; 498.423 ; count_posedge[3] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.060     ; 1.512      ;
; 498.457 ; count_posedge[1] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.066     ; 1.472      ;
; 498.458 ; count_posedge[1] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.066     ; 1.471      ;
; 498.538 ; count_posedge[3] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 1.394      ;
; 498.672 ; count_posedge[0] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.066     ; 1.257      ;
; 498.675 ; count_posedge[0] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.066     ; 1.254      ;
; 498.842 ; count_posedge[2] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 1.090      ;
; 499.221 ; count_posedge[0] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 0.711      ;
; 499.273 ; count_posedge[0] ; count_posedge[0] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 0.659      ;
; 499.273 ; count_posedge[2] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 0.659      ;
; 499.273 ; count_posedge[3] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 0.659      ;
; 499.273 ; count_posedge[1] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 0.659      ;
; 499.295 ; d_out_buffer[4]  ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 0.637      ;
; 499.295 ; d_out_buffer[5]  ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 0.637      ;
; 499.295 ; d_out_buffer[3]  ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 0.637      ;
; 499.295 ; d_out_buffer[2]  ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 0.637      ;
; 499.295 ; d_out_buffer[7]  ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 0.637      ;
; 499.295 ; d_out_buffer[0]  ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 0.637      ;
; 499.295 ; d_in~reg0        ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.063     ; 0.637      ;
; 499.296 ; d_out_buffer[6]  ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[8]  ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[10] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[9]  ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[1]  ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[11] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
+---------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+-----------+--------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node          ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 498.879   ; d_out_buffer[0]    ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.155     ; 0.961      ;
; 499.006   ; d_out_buffer[4]    ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.155     ; 0.834      ;
; 499.008   ; d_out_buffer[11]   ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.154     ; 0.833      ;
; 499.009   ; d_out_buffer[2]    ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.155     ; 0.831      ;
; 499.010   ; d_out_buffer[10]   ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.154     ; 0.831      ;
; 499.011   ; d_out_buffer[6]    ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.154     ; 0.830      ;
; 499.152   ; d_out_buffer[8]    ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.154     ; 0.689      ;
; 499.153   ; d_out_buffer[1]    ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.154     ; 0.688      ;
; 499.153   ; d_out_buffer[3]    ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.155     ; 0.687      ;
; 499.154   ; d_out_buffer[5]    ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.155     ; 0.686      ;
; 499.154   ; d_out_buffer[7]    ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.155     ; 0.686      ;
; 499.155   ; d_out_buffer[9]    ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.154     ; 0.686      ;
; 99995.943 ; update_counter[7]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.987      ;
; 99995.943 ; update_counter[7]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.987      ;
; 99995.943 ; update_counter[7]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.987      ;
; 99995.943 ; update_counter[7]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.987      ;
; 99995.943 ; update_counter[7]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.987      ;
; 99995.943 ; update_counter[7]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.987      ;
; 99996.057 ; update_counter[8]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.873      ;
; 99996.057 ; update_counter[8]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.873      ;
; 99996.057 ; update_counter[8]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.873      ;
; 99996.057 ; update_counter[8]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.873      ;
; 99996.057 ; update_counter[8]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.873      ;
; 99996.057 ; update_counter[8]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.873      ;
; 99996.070 ; update_counter[3]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.860      ;
; 99996.070 ; update_counter[3]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.860      ;
; 99996.070 ; update_counter[3]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.860      ;
; 99996.070 ; update_counter[3]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.860      ;
; 99996.070 ; update_counter[3]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.860      ;
; 99996.070 ; update_counter[3]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.860      ;
; 99996.075 ; update_counter[6]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.854      ;
; 99996.075 ; update_counter[6]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.854      ;
; 99996.075 ; update_counter[6]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.854      ;
; 99996.075 ; update_counter[6]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.854      ;
; 99996.075 ; update_counter[6]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.854      ;
; 99996.075 ; update_counter[6]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.854      ;
; 99996.123 ; update_counter[9]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.807      ;
; 99996.123 ; update_counter[9]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.807      ;
; 99996.123 ; update_counter[9]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.807      ;
; 99996.123 ; update_counter[9]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.807      ;
; 99996.123 ; update_counter[9]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.807      ;
; 99996.123 ; update_counter[9]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.807      ;
; 99996.135 ; update_counter[2]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.794      ;
; 99996.135 ; update_counter[2]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.794      ;
; 99996.135 ; update_counter[2]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.794      ;
; 99996.135 ; update_counter[2]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.794      ;
; 99996.135 ; update_counter[2]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.794      ;
; 99996.135 ; update_counter[2]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.794      ;
; 99996.142 ; update_counter[1]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.787      ;
; 99996.142 ; update_counter[1]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.787      ;
; 99996.142 ; update_counter[1]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.787      ;
; 99996.142 ; update_counter[1]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.787      ;
; 99996.142 ; update_counter[1]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.787      ;
; 99996.142 ; update_counter[1]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.787      ;
; 99996.227 ; update_counter[11] ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.702      ;
; 99996.227 ; update_counter[11] ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.702      ;
; 99996.227 ; update_counter[11] ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.702      ;
; 99996.227 ; update_counter[11] ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.702      ;
; 99996.227 ; update_counter[11] ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.702      ;
; 99996.227 ; update_counter[11] ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.702      ;
; 99996.250 ; update_counter[7]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.067     ; 3.678      ;
; 99996.250 ; update_counter[7]  ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.067     ; 3.678      ;
; 99996.250 ; update_counter[7]  ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.067     ; 3.678      ;
; 99996.250 ; update_counter[7]  ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.067     ; 3.678      ;
; 99996.250 ; update_counter[7]  ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.067     ; 3.678      ;
; 99996.250 ; update_counter[7]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.067     ; 3.678      ;
; 99996.254 ; update_counter[4]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.675      ;
; 99996.254 ; update_counter[4]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.675      ;
; 99996.254 ; update_counter[4]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.675      ;
; 99996.254 ; update_counter[4]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.675      ;
; 99996.254 ; update_counter[4]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.675      ;
; 99996.254 ; update_counter[4]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.675      ;
; 99996.322 ; update_counter[12] ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.608      ;
; 99996.322 ; update_counter[12] ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.608      ;
; 99996.322 ; update_counter[12] ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.608      ;
; 99996.322 ; update_counter[12] ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.608      ;
; 99996.322 ; update_counter[12] ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.608      ;
; 99996.322 ; update_counter[12] ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.065     ; 3.608      ;
; 99996.350 ; update_counter[5]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.579      ;
; 99996.350 ; update_counter[5]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.579      ;
; 99996.350 ; update_counter[5]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.579      ;
; 99996.350 ; update_counter[5]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.579      ;
; 99996.350 ; update_counter[5]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.579      ;
; 99996.350 ; update_counter[5]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.579      ;
; 99996.364 ; update_counter[8]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.067     ; 3.564      ;
; 99996.364 ; update_counter[8]  ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.067     ; 3.564      ;
; 99996.364 ; update_counter[8]  ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.067     ; 3.564      ;
; 99996.364 ; update_counter[8]  ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.067     ; 3.564      ;
; 99996.364 ; update_counter[8]  ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.067     ; 3.564      ;
; 99996.364 ; update_counter[8]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.067     ; 3.564      ;
; 99996.374 ; update_counter[10] ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.555      ;
; 99996.374 ; update_counter[10] ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.555      ;
; 99996.374 ; update_counter[10] ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.555      ;
; 99996.374 ; update_counter[10] ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.555      ;
; 99996.374 ; update_counter[10] ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.555      ;
; 99996.374 ; update_counter[10] ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.066     ; 3.555      ;
; 99996.377 ; update_counter[3]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.067     ; 3.551      ;
; 99996.377 ; update_counter[3]  ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.067     ; 3.551      ;
; 99996.377 ; update_counter[3]  ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.067     ; 3.551      ;
; 99996.377 ; update_counter[3]  ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.067     ; 3.551      ;
+-----------+--------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                     ;
+-------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.259 ; d_out_buffer[5]    ; adc_data[5]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 0.591      ;
; 0.260 ; d_out_buffer[7]    ; adc_data[7]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 0.592      ;
; 0.261 ; d_out_buffer[3]    ; adc_data[3]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 0.593      ;
; 0.261 ; d_out_buffer[9]    ; adc_data[9]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.592      ;
; 0.262 ; d_out_buffer[1]    ; adc_data[1]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.593      ;
; 0.263 ; d_out_buffer[8]    ; adc_data[8]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.594      ;
; 0.403 ; d_out_buffer[2]    ; adc_data[2]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 0.735      ;
; 0.403 ; d_out_buffer[6]    ; adc_data[6]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.734      ;
; 0.404 ; d_out_buffer[10]   ; adc_data[10]       ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.735      ;
; 0.404 ; d_out_buffer[11]   ; adc_data[11]       ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.735      ;
; 0.405 ; d_out_buffer[4]    ; adc_data[4]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 0.737      ;
; 0.422 ; select_state.111   ; select_state.001   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.640      ;
; 0.427 ; select_state.100   ; select_state.111   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.645      ;
; 0.532 ; select_state.001   ; select_state.010   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.750      ;
; 0.541 ; d_out_buffer[0]    ; adc_data[0]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 0.873      ;
; 0.556 ; update_counter[10] ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.776      ;
; 0.557 ; update_counter[2]  ; update_counter[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.777      ;
; 0.558 ; update_counter[11] ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.778      ;
; 0.558 ; update_counter[5]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.778      ;
; 0.558 ; update_counter[1]  ; update_counter[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.778      ;
; 0.561 ; update_counter[6]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.781      ;
; 0.573 ; update_counter[4]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.793      ;
; 0.656 ; select_state.010   ; select_state.100   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.874      ;
; 0.762 ; update_counter[0]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.981      ;
; 0.765 ; update_counter[0]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.984      ;
; 0.768 ; update_counter[0]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.987      ;
; 0.768 ; update_counter[0]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.987      ;
; 0.770 ; update_counter[0]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.989      ;
; 0.770 ; update_counter[0]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.989      ;
; 0.832 ; update_counter[1]  ; update_counter[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.052      ;
; 0.832 ; update_counter[5]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.052      ;
; 0.844 ; update_counter[10] ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.064      ;
; 0.847 ; update_counter[2]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.067      ;
; 0.860 ; update_counter[4]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.862 ; update_counter[4]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.082      ;
; 0.944 ; update_counter[1]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.164      ;
; 0.957 ; update_counter[2]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.177      ;
; 0.959 ; update_counter[2]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.179      ;
; 0.962 ; update_counter[6]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.182      ;
; 0.975 ; update_counter[9]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.195      ;
; 0.985 ; update_counter[8]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.205      ;
; 0.997 ; update_counter[0]  ; update_counter[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.217      ;
; 0.999 ; update_counter[0]  ; update_counter[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.219      ;
; 1.006 ; update_counter[3]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.226      ;
; 1.054 ; update_counter[1]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.274      ;
; 1.056 ; update_counter[1]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.276      ;
; 1.056 ; update_counter[5]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.276      ;
; 1.072 ; update_counter[6]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.292      ;
; 1.085 ; update_counter[7]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.305      ;
; 1.085 ; update_counter[9]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.305      ;
; 1.086 ; update_counter[4]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.306      ;
; 1.095 ; update_counter[8]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.315      ;
; 1.111 ; update_counter[0]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.331      ;
; 1.116 ; update_counter[3]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.336      ;
; 1.118 ; update_counter[3]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.338      ;
; 1.166 ; update_counter[5]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.386      ;
; 1.171 ; update_counter[12] ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.390      ;
; 1.183 ; update_counter[2]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.403      ;
; 1.195 ; update_counter[7]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.415      ;
; 1.196 ; update_counter[4]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.416      ;
; 1.221 ; update_counter[0]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.441      ;
; 1.223 ; update_counter[0]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.443      ;
; 1.280 ; update_counter[1]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.500      ;
; 1.293 ; update_counter[2]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.513      ;
; 1.334 ; update_counter[8]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.553      ;
; 1.342 ; update_counter[3]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.562      ;
; 1.373 ; update_counter[7]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.592      ;
; 1.376 ; update_counter[9]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.595      ;
; 1.390 ; update_counter[1]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.610      ;
; 1.426 ; update_counter[10] ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.645      ;
; 1.429 ; update_counter[10] ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.648      ;
; 1.432 ; update_counter[10] ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.651      ;
; 1.432 ; update_counter[10] ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.651      ;
; 1.434 ; update_counter[10] ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.653      ;
; 1.434 ; update_counter[10] ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.653      ;
; 1.436 ; update_counter[12] ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.655      ;
; 1.439 ; update_counter[12] ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.658      ;
; 1.440 ; update_counter[12] ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.659      ;
; 1.442 ; update_counter[12] ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.661      ;
; 1.442 ; update_counter[12] ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.661      ;
; 1.447 ; update_counter[0]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.667      ;
; 1.452 ; update_counter[3]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.672      ;
; 1.463 ; update_counter[5]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.682      ;
; 1.465 ; update_counter[5]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.684      ;
; 1.468 ; update_counter[5]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.687      ;
; 1.468 ; update_counter[11] ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.687      ;
; 1.469 ; update_counter[5]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.688      ;
; 1.471 ; update_counter[5]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.690      ;
; 1.471 ; update_counter[5]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.690      ;
; 1.489 ; update_counter[6]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.708      ;
; 1.524 ; update_counter[6]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.743      ;
; 1.546 ; update_counter[11] ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.765      ;
; 1.549 ; update_counter[11] ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.768      ;
; 1.549 ; update_counter[11] ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.768      ;
; 1.551 ; update_counter[11] ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.770      ;
; 1.551 ; update_counter[11] ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.770      ;
; 1.557 ; update_counter[4]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.776      ;
; 1.557 ; update_counter[0]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.777      ;
; 1.558 ; update_counter[4]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.777      ;
; 1.561 ; update_counter[4]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.780      ;
+-------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+-------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.357 ; d_in~reg0        ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; d_out_buffer[0]  ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; d_out_buffer[2]  ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; d_out_buffer[3]  ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; d_out_buffer[4]  ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; d_out_buffer[5]  ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; d_out_buffer[7]  ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; count_posedge[3] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; count_posedge[2] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; count_posedge[1] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; d_out_buffer[1]  ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[6]  ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[8]  ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[9]  ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[10] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[11] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; count_posedge[0] ; count_posedge[0] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.580      ;
; 0.390 ; count_posedge[0] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.610      ;
; 0.649 ; count_posedge[2] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.869      ;
; 0.899 ; count_posedge[0] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.116      ;
; 0.900 ; count_posedge[0] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.117      ;
; 0.932 ; count_posedge[3] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.152      ;
; 1.059 ; count_posedge[1] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.276      ;
; 1.063 ; count_posedge[2] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.286      ;
; 1.070 ; count_posedge[1] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.287      ;
; 1.077 ; count_posedge[3] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.300      ;
; 1.078 ; count_posedge[1] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.295      ;
; 1.089 ; count_posedge[0] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.306      ;
; 1.125 ; count_posedge[3] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.345      ;
; 1.133 ; count_posedge[2] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.353      ;
; 1.147 ; count_posedge[2] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.367      ;
; 1.163 ; count_posedge[2] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.383      ;
; 1.169 ; count_posedge[3] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.389      ;
; 1.171 ; count_posedge[2] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.391      ;
; 1.185 ; count_posedge[3] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.405      ;
; 1.272 ; count_posedge[2] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.492      ;
; 1.307 ; count_posedge[3] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.527      ;
; 1.307 ; count_posedge[2] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.527      ;
; 1.313 ; count_posedge[0] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.533      ;
; 1.329 ; count_posedge[3] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.549      ;
; 1.330 ; count_posedge[2] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.553      ;
; 1.338 ; count_posedge[3] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.561      ;
; 1.347 ; count_posedge[0] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.564      ;
; 1.347 ; count_posedge[0] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.564      ;
; 1.349 ; count_posedge[2] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.569      ;
; 1.351 ; count_posedge[0] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.568      ;
; 1.362 ; count_posedge[3] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.582      ;
; 1.376 ; count_posedge[3] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.599      ;
; 1.381 ; count_posedge[3] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.604      ;
; 1.382 ; count_posedge[2] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.605      ;
; 1.391 ; count_posedge[3] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.614      ;
; 1.394 ; count_posedge[2] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.617      ;
; 1.395 ; count_posedge[1] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.615      ;
; 1.399 ; count_posedge[2] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.622      ;
; 1.425 ; count_posedge[1] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.642      ;
; 1.429 ; count_posedge[1] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.646      ;
; 1.434 ; count_posedge[1] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.651      ;
; 1.501 ; count_posedge[3] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.724      ;
; 1.509 ; count_posedge[0] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.726      ;
; 1.536 ; count_posedge[0] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.753      ;
; 1.542 ; count_posedge[0] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.759      ;
; 1.549 ; count_posedge[0] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.769      ;
; 1.562 ; count_posedge[0] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.782      ;
; 1.574 ; count_posedge[0] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.794      ;
; 1.576 ; count_posedge[0] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.796      ;
; 1.578 ; count_posedge[2] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.801      ;
; 1.617 ; count_posedge[1] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.834      ;
; 1.627 ; count_posedge[1] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.844      ;
; 1.627 ; count_posedge[1] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.847      ;
; 1.641 ; count_posedge[1] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.858      ;
; 1.647 ; count_posedge[1] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.867      ;
; 1.652 ; count_posedge[1] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.872      ;
; 1.655 ; count_posedge[1] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.875      ;
; 1.747 ; count_posedge[0] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.967      ;
; 1.828 ; count_posedge[1] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.048      ;
+-------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.402 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.566      ; 4.225      ;
; 1.408 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.561      ; 4.226      ;
; 1.409 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.237      ;
; 1.415 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.569      ; 4.241      ;
; 1.441 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.266      ;
; 1.447 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.563      ; 4.267      ;
; 1.456 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.561      ; 4.274      ;
; 1.462 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.579      ; 4.298      ;
; 1.470 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.579      ; 4.306      ;
; 1.473 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.566      ; 4.296      ;
; 1.476 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.576      ; 4.309      ;
; 1.522 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.563      ; 4.342      ;
; 1.528 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.561      ; 4.346      ;
; 1.530 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.563      ; 4.350      ;
; 1.548 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.572      ; 4.377      ;
; 1.552 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.563      ; 4.372      ;
; 1.556 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.576      ; 4.389      ;
; 1.559 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.572      ; 4.388      ;
; 1.569 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.561      ; 4.387      ;
; 1.580 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.579      ; 4.416      ;
; 1.591 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.577      ; 4.425      ;
; 1.592 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.423      ;
; 1.595 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.576      ; 4.428      ;
; 1.596 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.561      ; 4.414      ;
; 1.607 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.438      ;
; 1.639 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.563      ; 4.459      ;
; 1.640 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.579      ; 4.476      ;
; 1.644 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.579      ; 4.480      ;
; 1.654 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.576      ; 4.487      ;
; 1.669 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.563      ; 4.489      ;
; 1.683 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.514      ;
; 1.701 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.576      ; 4.534      ;
; 1.704 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.577      ; 4.538      ;
; 1.706 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.569      ; 4.532      ;
; 1.707 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.570      ; 4.534      ;
; 1.714 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.566      ; 4.537      ;
; 1.719 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.561      ; 4.537      ;
; 1.732 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.572      ; 4.561      ;
; 1.738 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.569      ; 4.564      ;
; 1.738 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.570      ; 4.565      ;
; 1.744 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.579      ; 4.580      ;
; 1.747 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.570      ; 4.574      ;
; 1.755 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.580      ;
; 1.759 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.587      ;
; 1.768 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.569      ; 4.594      ;
; 1.787 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.566      ; 4.610      ;
; 1.802 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.627      ;
; 1.806 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.634      ;
; 1.841 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.569      ; 4.667      ;
; 1.846 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.577      ; 4.680      ;
; 1.854 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.566      ; 4.677      ;
; 1.883 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.708      ;
; 1.893 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.570      ; 4.720      ;
; 1.907 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.735      ;
; 1.946 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.570      ; 4.773      ;
; 1.962 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.793      ;
; 1.979 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.570      ; 4.806      ;
; 1.993 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.824      ;
; 1.998 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.577      ; 4.832      ;
; 2.005 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.830      ;
; 2.006 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.569      ; 4.832      ;
; 2.020 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.566      ; 4.843      ;
; 2.030 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.858      ;
; 2.040 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.871      ;
; 2.060 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.572      ; 4.889      ;
; 2.097 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.572      ; 4.926      ;
; 2.106 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.931      ;
; 2.127 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.571      ; 4.955      ;
; 2.163 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.577      ; 4.997      ;
; 2.174 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.577      ; 5.008      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[11]                          ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[10]                          ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[9]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[8]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[7]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[6]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[5]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[4]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[3]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[2]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[1]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[0]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.600 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.576      ; 5.433      ;
; 2.636 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.572      ; 5.465      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                   ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 274.2 MHz  ; 274.2 MHz       ; display0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 402.58 MHz ; 250.0 MHz       ; clk                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
; 466.85 MHz ; 466.85 MHz      ; display0|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; clk                                                  ; 16.491  ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; 497.858 ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; 499.000 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.235 ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.311 ; 0.000         ;
; clk                                                  ; 1.353 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+------------------------------------------------------+-----------+---------------+
; Clock                                                ; Slack     ; End Point TNS ;
+------------------------------------------------------+-----------+---------------+
; clk                                                  ; 9.595     ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; 249.743   ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; 49999.743 ; 0.000         ;
+------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 16.491 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.817      ; 5.266      ;
; 16.521 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.821      ; 5.240      ;
; 16.952 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.821      ; 4.809      ;
; 16.955 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.821      ; 4.806      ;
; 16.977 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.816      ; 4.779      ;
; 17.002 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.813      ; 4.751      ;
; 17.013 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.817      ; 4.744      ;
; 17.029 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.817      ; 4.728      ;
; 17.066 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.816      ; 4.690      ;
; 17.071 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.810      ; 4.679      ;
; 17.071 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.818      ; 4.687      ;
; 17.085 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.813      ; 4.668      ;
; 17.091 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.813      ; 4.662      ;
; 17.099 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.821      ; 4.662      ;
; 17.106 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.818      ; 4.652      ;
; 17.121 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.814      ; 4.633      ;
; 17.155 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.818      ; 4.603      ;
; 17.165 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.814      ; 4.589      ;
; 17.189 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.816      ; 4.567      ;
; 17.208 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.814      ; 4.546      ;
; 17.214 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.813      ; 4.539      ;
; 17.238 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.810      ; 4.512      ;
; 17.246 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.814      ; 4.508      ;
; 17.247 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.821      ; 4.514      ;
; 17.250 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.813      ; 4.503      ;
; 17.264 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.821      ; 4.497      ;
; 17.267 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.816      ; 4.489      ;
; 17.271 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.818      ; 4.487      ;
; 17.275 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.813      ; 4.478      ;
; 17.303 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.810      ; 4.447      ;
; 17.321 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.813      ; 4.432      ;
; 17.324 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.816      ; 4.432      ;
; 17.332 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.813      ; 4.421      ;
; 17.341 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.813      ; 4.412      ;
; 17.344 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.814      ; 4.410      ;
; 17.345 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.814      ; 4.409      ;
; 17.356 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.817      ; 4.401      ;
; 17.363 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.824      ; 4.401      ;
; 17.383 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 4.363      ;
; 17.386 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.821      ; 4.375      ;
; 17.388 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.810      ; 4.362      ;
; 17.397 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.813      ; 4.356      ;
; 17.416 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.809      ; 4.333      ;
; 17.439 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.824      ; 4.325      ;
; 17.447 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.809      ; 4.302      ;
; 17.449 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.821      ; 4.312      ;
; 17.453 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.824      ; 4.311      ;
; 17.484 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.818      ; 4.274      ;
; 17.488 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 4.258      ;
; 17.497 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.821      ; 4.264      ;
; 17.498 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.821      ; 4.263      ;
; 17.506 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.824      ; 4.258      ;
; 17.507 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 4.239      ;
; 17.509 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.818      ; 4.249      ;
; 17.512 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.809      ; 4.237      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[11]                          ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[10]                          ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[9]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[8]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[7]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[6]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[5]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[4]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[3]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[2]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[1]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[0]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.526 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.817      ; 4.231      ;
; 17.530 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.817      ; 4.227      ;
; 17.537 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.821      ; 4.224      ;
; 17.542 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.813      ; 4.211      ;
; 17.543 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.809      ; 4.206      ;
; 17.550 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.809      ; 4.199      ;
; 17.552 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 4.194      ;
; 17.555 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 4.191      ;
; 17.560 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.810      ; 4.190      ;
; 17.591 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.810      ; 4.159      ;
; 17.592 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.806      ; 4.154      ;
; 17.603 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.821      ; 4.158      ;
; 17.609 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.824      ; 4.155      ;
; 17.621 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.809      ; 4.128      ;
; 17.625 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.813      ; 4.128      ;
; 17.630 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.824      ; 4.134      ;
; 17.658 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.816      ; 4.098      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                   ;
+---------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node        ; To Node          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 497.858 ; count_posedge[1] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 2.081      ;
; 497.931 ; count_posedge[0] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 2.008      ;
; 498.070 ; count_posedge[1] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.059     ; 1.866      ;
; 498.078 ; count_posedge[1] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.059     ; 1.858      ;
; 498.085 ; count_posedge[2] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.052     ; 1.858      ;
; 498.106 ; count_posedge[1] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 1.833      ;
; 498.115 ; count_posedge[1] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 1.824      ;
; 498.122 ; count_posedge[1] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 1.817      ;
; 498.127 ; count_posedge[1] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 1.812      ;
; 498.131 ; count_posedge[1] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.059     ; 1.805      ;
; 498.142 ; count_posedge[0] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.059     ; 1.794      ;
; 498.146 ; count_posedge[0] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 1.793      ;
; 498.151 ; count_posedge[3] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.052     ; 1.792      ;
; 498.152 ; count_posedge[0] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.059     ; 1.784      ;
; 498.157 ; count_posedge[0] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.059     ; 1.779      ;
; 498.158 ; count_posedge[0] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 1.781      ;
; 498.165 ; count_posedge[0] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 1.774      ;
; 498.187 ; count_posedge[0] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 1.752      ;
; 498.258 ; count_posedge[2] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.682      ;
; 498.268 ; count_posedge[2] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.052     ; 1.675      ;
; 498.270 ; count_posedge[2] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.052     ; 1.673      ;
; 498.273 ; count_posedge[2] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.052     ; 1.670      ;
; 498.278 ; count_posedge[3] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.662      ;
; 498.292 ; count_posedge[3] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.052     ; 1.651      ;
; 498.320 ; count_posedge[1] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.059     ; 1.616      ;
; 498.320 ; count_posedge[2] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.620      ;
; 498.322 ; count_posedge[2] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.618      ;
; 498.323 ; count_posedge[1] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.059     ; 1.613      ;
; 498.330 ; count_posedge[1] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.059     ; 1.606      ;
; 498.332 ; count_posedge[2] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.052     ; 1.611      ;
; 498.342 ; count_posedge[3] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.598      ;
; 498.347 ; count_posedge[3] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.052     ; 1.596      ;
; 498.348 ; count_posedge[3] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.052     ; 1.595      ;
; 498.349 ; count_posedge[3] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.052     ; 1.594      ;
; 498.353 ; count_posedge[1] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 1.586      ;
; 498.356 ; count_posedge[3] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.584      ;
; 498.368 ; count_posedge[0] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.059     ; 1.568      ;
; 498.370 ; count_posedge[0] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.059     ; 1.566      ;
; 498.372 ; count_posedge[0] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.059     ; 1.564      ;
; 498.379 ; count_posedge[2] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.561      ;
; 498.428 ; count_posedge[0] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 1.511      ;
; 498.502 ; count_posedge[2] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.438      ;
; 498.503 ; count_posedge[2] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.437      ;
; 498.516 ; count_posedge[3] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.424      ;
; 498.528 ; count_posedge[2] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.412      ;
; 498.535 ; count_posedge[3] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.405      ;
; 498.548 ; count_posedge[0] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.059     ; 1.388      ;
; 498.558 ; count_posedge[3] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.382      ;
; 498.568 ; count_posedge[2] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.052     ; 1.375      ;
; 498.593 ; count_posedge[3] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.052     ; 1.350      ;
; 498.607 ; count_posedge[1] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.059     ; 1.329      ;
; 498.634 ; count_posedge[1] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.059     ; 1.302      ;
; 498.637 ; count_posedge[1] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.059     ; 1.299      ;
; 498.702 ; count_posedge[3] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.238      ;
; 498.804 ; count_posedge[0] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.059     ; 1.132      ;
; 498.807 ; count_posedge[0] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.059     ; 1.129      ;
; 498.954 ; count_posedge[2] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 0.986      ;
; 499.300 ; count_posedge[0] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.639      ;
; 499.356 ; count_posedge[0] ; count_posedge[0] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.583      ;
; 499.356 ; count_posedge[1] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.583      ;
; 499.357 ; count_posedge[2] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 0.583      ;
; 499.357 ; count_posedge[3] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 0.583      ;
; 499.377 ; d_out_buffer[4]  ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.562      ;
; 499.377 ; d_out_buffer[6]  ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.562      ;
; 499.377 ; d_out_buffer[3]  ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.562      ;
; 499.377 ; d_out_buffer[2]  ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.562      ;
; 499.377 ; d_out_buffer[8]  ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.562      ;
; 499.377 ; d_out_buffer[7]  ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.562      ;
; 499.377 ; d_out_buffer[10] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.562      ;
; 499.377 ; d_out_buffer[5]  ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.562      ;
; 499.377 ; d_out_buffer[9]  ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.562      ;
; 499.377 ; d_out_buffer[11] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.562      ;
; 499.377 ; d_out_buffer[1]  ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.562      ;
; 499.377 ; d_out_buffer[0]  ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.562      ;
; 499.378 ; d_in~reg0        ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 0.562      ;
+---------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                   ;
+-----------+--------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node          ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 499.000   ; d_out_buffer[0]    ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.138     ; 0.857      ;
; 499.107   ; d_out_buffer[4]    ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.138     ; 0.750      ;
; 499.109   ; d_out_buffer[11]   ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.138     ; 0.748      ;
; 499.110   ; d_out_buffer[10]   ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.138     ; 0.747      ;
; 499.111   ; d_out_buffer[2]    ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.138     ; 0.746      ;
; 499.111   ; d_out_buffer[6]    ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.138     ; 0.746      ;
; 499.246   ; d_out_buffer[8]    ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.138     ; 0.611      ;
; 499.247   ; d_out_buffer[1]    ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.138     ; 0.610      ;
; 499.248   ; d_out_buffer[3]    ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.138     ; 0.609      ;
; 499.249   ; d_out_buffer[5]    ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.138     ; 0.608      ;
; 499.249   ; d_out_buffer[7]    ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.138     ; 0.608      ;
; 499.249   ; d_out_buffer[9]    ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.138     ; 0.608      ;
; 99996.353 ; update_counter[7]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.584      ;
; 99996.353 ; update_counter[7]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.584      ;
; 99996.353 ; update_counter[7]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.584      ;
; 99996.353 ; update_counter[7]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.584      ;
; 99996.353 ; update_counter[7]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.584      ;
; 99996.353 ; update_counter[7]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.584      ;
; 99996.403 ; update_counter[6]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.533      ;
; 99996.403 ; update_counter[6]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.533      ;
; 99996.403 ; update_counter[6]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.533      ;
; 99996.403 ; update_counter[6]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.533      ;
; 99996.403 ; update_counter[6]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.533      ;
; 99996.403 ; update_counter[6]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.533      ;
; 99996.459 ; update_counter[2]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.477      ;
; 99996.459 ; update_counter[2]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.477      ;
; 99996.459 ; update_counter[2]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.477      ;
; 99996.459 ; update_counter[2]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.477      ;
; 99996.459 ; update_counter[2]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.477      ;
; 99996.459 ; update_counter[2]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.477      ;
; 99996.465 ; update_counter[1]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.471      ;
; 99996.465 ; update_counter[1]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.471      ;
; 99996.465 ; update_counter[1]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.471      ;
; 99996.465 ; update_counter[1]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.471      ;
; 99996.465 ; update_counter[1]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.471      ;
; 99996.465 ; update_counter[1]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.471      ;
; 99996.467 ; update_counter[8]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.470      ;
; 99996.467 ; update_counter[8]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.470      ;
; 99996.467 ; update_counter[8]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.470      ;
; 99996.467 ; update_counter[8]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.470      ;
; 99996.467 ; update_counter[8]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.470      ;
; 99996.467 ; update_counter[8]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.470      ;
; 99996.473 ; update_counter[3]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.464      ;
; 99996.473 ; update_counter[3]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.464      ;
; 99996.473 ; update_counter[3]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.464      ;
; 99996.473 ; update_counter[3]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.464      ;
; 99996.473 ; update_counter[3]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.464      ;
; 99996.473 ; update_counter[3]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.464      ;
; 99996.496 ; update_counter[9]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.441      ;
; 99996.496 ; update_counter[9]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.441      ;
; 99996.496 ; update_counter[9]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.441      ;
; 99996.496 ; update_counter[9]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.441      ;
; 99996.496 ; update_counter[9]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.441      ;
; 99996.496 ; update_counter[9]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.441      ;
; 99996.540 ; update_counter[11] ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.396      ;
; 99996.540 ; update_counter[11] ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.396      ;
; 99996.540 ; update_counter[11] ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.396      ;
; 99996.540 ; update_counter[11] ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.396      ;
; 99996.540 ; update_counter[11] ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.396      ;
; 99996.540 ; update_counter[11] ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.396      ;
; 99996.568 ; update_counter[4]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.368      ;
; 99996.568 ; update_counter[4]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.368      ;
; 99996.568 ; update_counter[4]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.368      ;
; 99996.568 ; update_counter[4]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.368      ;
; 99996.568 ; update_counter[4]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.368      ;
; 99996.568 ; update_counter[4]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.368      ;
; 99996.645 ; update_counter[7]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.289      ;
; 99996.645 ; update_counter[7]  ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.289      ;
; 99996.645 ; update_counter[7]  ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.289      ;
; 99996.645 ; update_counter[7]  ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.289      ;
; 99996.645 ; update_counter[7]  ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.289      ;
; 99996.645 ; update_counter[7]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.289      ;
; 99996.647 ; update_counter[5]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.289      ;
; 99996.647 ; update_counter[5]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.289      ;
; 99996.647 ; update_counter[5]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.289      ;
; 99996.647 ; update_counter[5]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.289      ;
; 99996.647 ; update_counter[5]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.289      ;
; 99996.647 ; update_counter[5]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.289      ;
; 99996.655 ; update_counter[12] ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.282      ;
; 99996.655 ; update_counter[12] ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.282      ;
; 99996.655 ; update_counter[12] ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.282      ;
; 99996.655 ; update_counter[12] ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.282      ;
; 99996.655 ; update_counter[12] ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.282      ;
; 99996.655 ; update_counter[12] ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.058     ; 3.282      ;
; 99996.662 ; update_counter[10] ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.274      ;
; 99996.662 ; update_counter[10] ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.274      ;
; 99996.662 ; update_counter[10] ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.274      ;
; 99996.662 ; update_counter[10] ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.274      ;
; 99996.662 ; update_counter[10] ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.274      ;
; 99996.662 ; update_counter[10] ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.059     ; 3.274      ;
; 99996.695 ; update_counter[6]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 3.238      ;
; 99996.695 ; update_counter[6]  ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 3.238      ;
; 99996.695 ; update_counter[6]  ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 3.238      ;
; 99996.695 ; update_counter[6]  ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 3.238      ;
; 99996.695 ; update_counter[6]  ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 3.238      ;
; 99996.695 ; update_counter[6]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.062     ; 3.238      ;
; 99996.743 ; update_counter[8]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.191      ;
; 99996.743 ; update_counter[8]  ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.191      ;
; 99996.743 ; update_counter[8]  ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.191      ;
; 99996.743 ; update_counter[8]  ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.191      ;
+-----------+--------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                      ;
+-------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.235 ; d_out_buffer[5]    ; adc_data[5]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 0.537      ;
; 0.236 ; d_out_buffer[7]    ; adc_data[7]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 0.538      ;
; 0.236 ; d_out_buffer[9]    ; adc_data[9]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 0.538      ;
; 0.237 ; d_out_buffer[1]    ; adc_data[1]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 0.539      ;
; 0.237 ; d_out_buffer[3]    ; adc_data[3]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 0.539      ;
; 0.237 ; d_out_buffer[8]    ; adc_data[8]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 0.539      ;
; 0.361 ; d_out_buffer[6]    ; adc_data[6]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 0.663      ;
; 0.362 ; d_out_buffer[2]    ; adc_data[2]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 0.664      ;
; 0.363 ; d_out_buffer[10]   ; adc_data[10]       ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 0.665      ;
; 0.363 ; d_out_buffer[11]   ; adc_data[11]       ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 0.665      ;
; 0.364 ; d_out_buffer[4]    ; adc_data[4]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 0.666      ;
; 0.376 ; select_state.111   ; select_state.001   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.575      ;
; 0.380 ; select_state.100   ; select_state.111   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.579      ;
; 0.480 ; select_state.001   ; select_state.010   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.679      ;
; 0.495 ; d_out_buffer[0]    ; adc_data[0]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 0.797      ;
; 0.499 ; update_counter[10] ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.699      ;
; 0.500 ; update_counter[11] ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.700      ;
; 0.501 ; update_counter[2]  ; update_counter[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.701      ;
; 0.501 ; update_counter[1]  ; update_counter[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.701      ;
; 0.502 ; update_counter[5]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.702      ;
; 0.503 ; update_counter[6]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.703      ;
; 0.515 ; update_counter[4]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.715      ;
; 0.599 ; select_state.010   ; select_state.100   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.798      ;
; 0.685 ; update_counter[0]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.884      ;
; 0.688 ; update_counter[0]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.887      ;
; 0.691 ; update_counter[0]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.890      ;
; 0.692 ; update_counter[0]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.891      ;
; 0.692 ; update_counter[0]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.891      ;
; 0.693 ; update_counter[0]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.892      ;
; 0.746 ; update_counter[1]  ; update_counter[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.946      ;
; 0.747 ; update_counter[5]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.947      ;
; 0.748 ; update_counter[10] ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.948      ;
; 0.757 ; update_counter[2]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.957      ;
; 0.764 ; update_counter[4]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.964      ;
; 0.771 ; update_counter[4]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.971      ;
; 0.842 ; update_counter[1]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.042      ;
; 0.846 ; update_counter[2]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.046      ;
; 0.853 ; update_counter[2]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.053      ;
; 0.855 ; update_counter[6]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.055      ;
; 0.883 ; update_counter[9]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.083      ;
; 0.888 ; update_counter[8]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.088      ;
; 0.899 ; update_counter[0]  ; update_counter[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.099      ;
; 0.906 ; update_counter[0]  ; update_counter[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.106      ;
; 0.913 ; update_counter[3]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.113      ;
; 0.931 ; update_counter[1]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.131      ;
; 0.938 ; update_counter[1]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.138      ;
; 0.939 ; update_counter[5]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.139      ;
; 0.944 ; update_counter[6]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.144      ;
; 0.963 ; update_counter[4]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.163      ;
; 0.972 ; update_counter[9]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.172      ;
; 0.977 ; update_counter[7]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.177      ;
; 0.977 ; update_counter[8]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.177      ;
; 0.995 ; update_counter[3]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.195      ;
; 1.002 ; update_counter[0]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.202      ;
; 1.009 ; update_counter[3]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.209      ;
; 1.028 ; update_counter[5]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.228      ;
; 1.045 ; update_counter[2]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.245      ;
; 1.052 ; update_counter[4]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.252      ;
; 1.066 ; update_counter[7]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.266      ;
; 1.068 ; update_counter[12] ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.267      ;
; 1.091 ; update_counter[0]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.291      ;
; 1.098 ; update_counter[0]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.298      ;
; 1.130 ; update_counter[1]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.330      ;
; 1.134 ; update_counter[2]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.334      ;
; 1.201 ; update_counter[3]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.401      ;
; 1.215 ; update_counter[8]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.414      ;
; 1.219 ; update_counter[1]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.419      ;
; 1.254 ; update_counter[7]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.453      ;
; 1.257 ; update_counter[9]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.456      ;
; 1.279 ; update_counter[10] ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.478      ;
; 1.282 ; update_counter[10] ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.481      ;
; 1.283 ; update_counter[3]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.483      ;
; 1.285 ; update_counter[10] ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.484      ;
; 1.286 ; update_counter[10] ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.485      ;
; 1.286 ; update_counter[10] ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.485      ;
; 1.287 ; update_counter[10] ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.486      ;
; 1.290 ; update_counter[0]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.490      ;
; 1.307 ; update_counter[5]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.506      ;
; 1.310 ; update_counter[5]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.509      ;
; 1.313 ; update_counter[5]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.512      ;
; 1.314 ; update_counter[5]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.513      ;
; 1.314 ; update_counter[5]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.513      ;
; 1.315 ; update_counter[5]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.514      ;
; 1.315 ; update_counter[12] ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.514      ;
; 1.318 ; update_counter[12] ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.517      ;
; 1.320 ; update_counter[12] ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.519      ;
; 1.321 ; update_counter[12] ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.520      ;
; 1.321 ; update_counter[12] ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.520      ;
; 1.325 ; update_counter[11] ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.524      ;
; 1.342 ; update_counter[6]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.541      ;
; 1.360 ; update_counter[6]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.559      ;
; 1.379 ; update_counter[0]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.579      ;
; 1.384 ; update_counter[11] ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.583      ;
; 1.387 ; update_counter[11] ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.586      ;
; 1.388 ; update_counter[11] ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.587      ;
; 1.388 ; update_counter[11] ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.587      ;
; 1.389 ; update_counter[11] ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.588      ;
; 1.398 ; update_counter[4]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.597      ;
; 1.399 ; update_counter[4]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.598      ;
; 1.402 ; update_counter[4]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.601      ;
+-------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                  ;
+-------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.311 ; d_out_buffer[0]  ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; d_out_buffer[1]  ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; d_out_buffer[2]  ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; d_out_buffer[3]  ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; d_out_buffer[4]  ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; d_out_buffer[5]  ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; d_out_buffer[6]  ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; d_out_buffer[7]  ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; d_out_buffer[8]  ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; d_out_buffer[9]  ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; d_out_buffer[10] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; d_out_buffer[11] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; count_posedge[1] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; d_in~reg0        ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; count_posedge[3] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; count_posedge[2] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; count_posedge[0] ; count_posedge[0] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.519      ;
; 0.347 ; count_posedge[0] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.547      ;
; 0.587 ; count_posedge[2] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.786      ;
; 0.828 ; count_posedge[3] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.027      ;
; 0.832 ; count_posedge[0] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.028      ;
; 0.833 ; count_posedge[0] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.029      ;
; 0.948 ; count_posedge[1] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.144      ;
; 0.954 ; count_posedge[3] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.157      ;
; 0.957 ; count_posedge[1] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.153      ;
; 0.961 ; count_posedge[2] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.164      ;
; 0.965 ; count_posedge[1] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.161      ;
; 0.999 ; count_posedge[3] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.199      ;
; 1.010 ; count_posedge[0] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.206      ;
; 1.020 ; count_posedge[3] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.220      ;
; 1.026 ; count_posedge[2] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.226      ;
; 1.033 ; count_posedge[3] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.233      ;
; 1.043 ; count_posedge[2] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.243      ;
; 1.055 ; count_posedge[2] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.255      ;
; 1.059 ; count_posedge[2] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.258      ;
; 1.158 ; count_posedge[2] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.358      ;
; 1.162 ; count_posedge[3] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.362      ;
; 1.173 ; count_posedge[3] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.373      ;
; 1.189 ; count_posedge[3] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.389      ;
; 1.191 ; count_posedge[2] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.391      ;
; 1.196 ; count_posedge[3] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.399      ;
; 1.196 ; count_posedge[2] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.396      ;
; 1.209 ; count_posedge[2] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.412      ;
; 1.210 ; count_posedge[0] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.410      ;
; 1.224 ; count_posedge[0] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.421      ;
; 1.225 ; count_posedge[0] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.422      ;
; 1.229 ; count_posedge[3] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.432      ;
; 1.229 ; count_posedge[0] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.426      ;
; 1.241 ; count_posedge[3] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.444      ;
; 1.243 ; count_posedge[2] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.446      ;
; 1.245 ; count_posedge[3] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.448      ;
; 1.250 ; count_posedge[2] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.453      ;
; 1.254 ; count_posedge[1] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.454      ;
; 1.258 ; count_posedge[2] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.461      ;
; 1.263 ; count_posedge[1] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.460      ;
; 1.288 ; count_posedge[1] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.485      ;
; 1.293 ; count_posedge[1] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.490      ;
; 1.351 ; count_posedge[3] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.554      ;
; 1.394 ; count_posedge[0] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.591      ;
; 1.407 ; count_posedge[0] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.607      ;
; 1.409 ; count_posedge[2] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.612      ;
; 1.419 ; count_posedge[0] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.619      ;
; 1.421 ; count_posedge[0] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.618      ;
; 1.427 ; count_posedge[0] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.624      ;
; 1.428 ; count_posedge[0] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.628      ;
; 1.445 ; count_posedge[1] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.642      ;
; 1.448 ; count_posedge[1] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.648      ;
; 1.454 ; count_posedge[1] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.651      ;
; 1.455 ; count_posedge[0] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.655      ;
; 1.463 ; count_posedge[1] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.660      ;
; 1.469 ; count_posedge[1] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.669      ;
; 1.469 ; count_posedge[1] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.669      ;
; 1.500 ; count_posedge[1] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.700      ;
; 1.617 ; count_posedge[0] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.817      ;
; 1.658 ; count_posedge[1] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.858      ;
+-------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.353 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 3.845      ;
; 1.389 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.250      ; 3.878      ;
; 1.393 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.246      ; 3.878      ;
; 1.394 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.261      ; 3.894      ;
; 1.409 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 3.906      ;
; 1.418 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.247      ; 3.904      ;
; 1.423 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.243      ; 3.905      ;
; 1.430 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.250      ; 3.919      ;
; 1.452 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.261      ; 3.952      ;
; 1.459 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.246      ; 3.944      ;
; 1.468 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.254      ; 3.961      ;
; 1.469 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.246      ; 3.954      ;
; 1.474 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.243      ; 3.956      ;
; 1.477 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.243      ; 3.959      ;
; 1.486 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.254      ; 3.979      ;
; 1.488 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.243      ; 3.970      ;
; 1.488 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.247      ; 3.974      ;
; 1.499 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 3.996      ;
; 1.504 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.001      ;
; 1.530 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.024      ;
; 1.536 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.261      ; 4.036      ;
; 1.541 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.038      ;
; 1.542 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.036      ;
; 1.545 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.246      ; 4.030      ;
; 1.560 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.243      ; 4.042      ;
; 1.560 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.261      ; 4.060      ;
; 1.577 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.074      ;
; 1.584 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.246      ; 4.069      ;
; 1.611 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.251      ; 4.101      ;
; 1.627 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.261      ; 4.127      ;
; 1.628 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.254      ; 4.121      ;
; 1.630 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.246      ; 4.115      ;
; 1.657 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.250      ; 4.146      ;
; 1.664 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.251      ; 4.154      ;
; 1.673 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.261      ; 4.173      ;
; 1.674 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 4.166      ;
; 1.675 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.169      ;
; 1.682 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.250      ; 4.171      ;
; 1.682 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.179      ;
; 1.690 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.247      ; 4.176      ;
; 1.694 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.243      ; 4.176      ;
; 1.695 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.192      ;
; 1.698 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.251      ; 4.188      ;
; 1.714 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.250      ; 4.203      ;
; 1.721 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.247      ; 4.207      ;
; 1.733 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.250      ; 4.222      ;
; 1.747 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.244      ;
; 1.767 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.250      ; 4.256      ;
; 1.783 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 4.275      ;
; 1.792 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.250      ; 4.281      ;
; 1.797 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.250      ; 4.286      ;
; 1.803 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.247      ; 4.289      ;
; 1.819 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 4.311      ;
; 1.842 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.336      ;
; 1.851 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.348      ;
; 1.874 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.250      ; 4.363      ;
; 1.874 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.250      ; 4.363      ;
; 1.876 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.251      ; 4.366      ;
; 1.880 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.251      ; 4.370      ;
; 1.890 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.247      ; 4.376      ;
; 1.903 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 4.395      ;
; 1.903 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.251      ; 4.393      ;
; 1.915 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.409      ;
; 1.977 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.254      ; 4.470      ;
; 1.992 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.254      ; 4.485      ;
; 2.001 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.255      ; 4.495      ;
; 2.065 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.250      ; 4.554      ;
; 2.072 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 4.564      ;
; 2.101 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.598      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[11]                          ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[10]                          ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[9]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[8]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[7]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[6]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[5]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[4]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[3]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[2]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[1]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[0]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.116 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.613      ;
; 2.495 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.258      ; 4.992      ;
; 2.539 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.254      ; 5.032      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; clk                                                  ; 17.447  ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; 498.581 ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; 499.380 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.116 ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
; clk                                                  ; 0.672 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+------------------------------------------------------+-----------+---------------+
; Clock                                                ; Slack     ; End Point TNS ;
+------------------------------------------------------+-----------+---------------+
; clk                                                  ; 9.380     ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; 249.782   ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; 49999.782 ; 0.000         ;
+------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 17.447 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 3.703      ;
; 17.477 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.226      ; 3.678      ;
; 17.794 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.223      ; 3.358      ;
; 17.805 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 3.345      ;
; 17.813 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.227      ; 3.343      ;
; 17.845 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.227      ; 3.311      ;
; 17.906 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.224      ; 3.247      ;
; 17.921 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 3.229      ;
; 17.944 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 3.206      ;
; 17.976 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.223      ; 3.176      ;
; 17.976 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.224      ; 3.177      ;
; 17.986 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.162      ;
; 17.988 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.160      ;
; 17.997 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.151      ;
; 17.998 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 3.152      ;
; 17.998 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.150      ;
; 17.999 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.227      ; 3.157      ;
; 18.006 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 3.144      ;
; 18.007 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.141      ;
; 18.013 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.227      ; 3.143      ;
; 18.015 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.224      ; 3.138      ;
; 18.021 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.224      ; 3.132      ;
; 18.033 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.223      ; 3.119      ;
; 18.053 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 3.097      ;
; 18.079 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 3.071      ;
; 18.079 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.069      ;
; 18.082 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 3.068      ;
; 18.085 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.227      ; 3.071      ;
; 18.087 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.223      ; 3.065      ;
; 18.097 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 3.053      ;
; 18.117 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.031      ;
; 18.122 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.214      ; 3.021      ;
; 18.126 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 3.024      ;
; 18.128 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.020      ;
; 18.134 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.216      ; 3.011      ;
; 18.137 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 3.013      ;
; 18.140 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.229      ; 3.018      ;
; 18.149 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.223      ; 3.003      ;
; 18.159 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 2.991      ;
; 18.167 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.226      ; 2.988      ;
; 18.183 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 2.965      ;
; 18.185 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 2.965      ;
; 18.187 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 2.961      ;
; 18.199 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.229      ; 2.959      ;
; 18.209 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.226      ; 2.946      ;
; 18.210 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.216      ; 2.935      ;
; 18.213 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 2.937      ;
; 18.217 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.214      ; 2.926      ;
; 18.223 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 2.925      ;
; 18.236 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.229      ; 2.922      ;
; 18.246 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.214      ; 2.897      ;
; 18.250 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.224      ; 2.903      ;
; 18.252 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.229      ; 2.906      ;
; 18.252 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.224      ; 2.901      ;
; 18.254 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 2.894      ;
; 18.258 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.227      ; 2.898      ;
; 18.262 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.216      ; 2.883      ;
; 18.263 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.214      ; 2.880      ;
; 18.268 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.226      ; 2.887      ;
; 18.275 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.229      ; 2.883      ;
; 18.276 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.226      ; 2.879      ;
; 18.287 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 2.863      ;
; 18.288 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.214      ; 2.855      ;
; 18.292 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.214      ; 2.851      ;
; 18.298 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.216      ; 2.847      ;
; 18.301 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 2.849      ;
; 18.308 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.216      ; 2.837      ;
; 18.354 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.226      ; 2.801      ;
; 18.361 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.216      ; 2.784      ;
; 18.365 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.229      ; 2.793      ;
; 18.367 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 2.783      ;
; 18.396 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.223      ; 2.756      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[11]                          ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[10]                          ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[9]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[8]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[7]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[6]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[5]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[4]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[3]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[2]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[1]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[0]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                   ;
+---------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node        ; To Node          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 498.581 ; count_posedge[1] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.369      ;
; 498.628 ; count_posedge[0] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.322      ;
; 498.741 ; count_posedge[1] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.039     ; 1.207      ;
; 498.749 ; count_posedge[1] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.201      ;
; 498.784 ; count_posedge[0] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.039     ; 1.164      ;
; 498.784 ; count_posedge[1] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.039     ; 1.164      ;
; 498.788 ; count_posedge[0] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.039     ; 1.160      ;
; 498.789 ; count_posedge[0] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.039     ; 1.159      ;
; 498.792 ; count_posedge[0] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.158      ;
; 498.802 ; count_posedge[3] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.035     ; 1.150      ;
; 498.803 ; count_posedge[1] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.147      ;
; 498.808 ; count_posedge[1] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.142      ;
; 498.812 ; count_posedge[1] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.138      ;
; 498.817 ; count_posedge[1] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.039     ; 1.131      ;
; 498.826 ; count_posedge[2] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.035     ; 1.126      ;
; 498.829 ; count_posedge[0] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.121      ;
; 498.835 ; count_posedge[0] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.115      ;
; 498.838 ; count_posedge[0] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.112      ;
; 498.888 ; count_posedge[2] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.035     ; 1.064      ;
; 498.893 ; count_posedge[3] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.035     ; 1.059      ;
; 498.894 ; count_posedge[1] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.039     ; 1.054      ;
; 498.898 ; count_posedge[1] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.039     ; 1.050      ;
; 498.919 ; count_posedge[2] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.035     ; 1.033      ;
; 498.922 ; count_posedge[1] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.028      ;
; 498.923 ; count_posedge[3] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.035     ; 1.029      ;
; 498.925 ; count_posedge[3] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.035     ; 1.027      ;
; 498.930 ; count_posedge[2] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.020      ;
; 498.931 ; count_posedge[3] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.035     ; 1.021      ;
; 498.933 ; count_posedge[2] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.017      ;
; 498.934 ; count_posedge[2] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.035     ; 1.018      ;
; 498.935 ; count_posedge[2] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.015      ;
; 498.938 ; count_posedge[3] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.012      ;
; 498.938 ; count_posedge[2] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.035     ; 1.014      ;
; 498.939 ; count_posedge[1] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.039     ; 1.009      ;
; 498.940 ; count_posedge[3] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.010      ;
; 498.961 ; count_posedge[0] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.039     ; 0.987      ;
; 498.964 ; count_posedge[0] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.039     ; 0.984      ;
; 498.964 ; count_posedge[0] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.039     ; 0.984      ;
; 498.970 ; count_posedge[0] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.980      ;
; 498.975 ; count_posedge[2] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.975      ;
; 498.983 ; count_posedge[3] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.967      ;
; 499.042 ; count_posedge[0] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.039     ; 0.906      ;
; 499.054 ; count_posedge[2] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.896      ;
; 499.054 ; count_posedge[2] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.896      ;
; 499.064 ; count_posedge[2] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.886      ;
; 499.069 ; count_posedge[1] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.039     ; 0.879      ;
; 499.076 ; count_posedge[3] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.874      ;
; 499.081 ; count_posedge[3] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.869      ;
; 499.090 ; count_posedge[1] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.039     ; 0.858      ;
; 499.091 ; count_posedge[3] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.859      ;
; 499.094 ; count_posedge[1] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.039     ; 0.854      ;
; 499.095 ; count_posedge[2] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.035     ; 0.857      ;
; 499.100 ; count_posedge[3] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.035     ; 0.852      ;
; 499.179 ; count_posedge[3] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.771      ;
; 499.208 ; count_posedge[0] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.039     ; 0.740      ;
; 499.213 ; count_posedge[0] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.039     ; 0.735      ;
; 499.338 ; count_posedge[2] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.612      ;
; 499.566 ; count_posedge[0] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.384      ;
; 499.591 ; count_posedge[0] ; count_posedge[0] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.359      ;
; 499.591 ; count_posedge[2] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.359      ;
; 499.591 ; count_posedge[3] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.359      ;
; 499.591 ; count_posedge[1] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.359      ;
; 499.600 ; d_out_buffer[4]  ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[5]  ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[8]  ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[6]  ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[10] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[2]  ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[3]  ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[7]  ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[9]  ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[1]  ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[0]  ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[11] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_in~reg0        ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
+---------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                   ;
+-----------+--------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node          ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 499.380   ; d_out_buffer[0]    ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.514      ;
; 499.454   ; d_out_buffer[4]    ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.440      ;
; 499.456   ; d_out_buffer[10]   ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.438      ;
; 499.457   ; d_out_buffer[2]    ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.437      ;
; 499.457   ; d_out_buffer[6]    ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.437      ;
; 499.457   ; d_out_buffer[11]   ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.437      ;
; 499.520   ; d_out_buffer[3]    ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.374      ;
; 499.520   ; d_out_buffer[8]    ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.374      ;
; 499.522   ; d_out_buffer[1]    ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.372      ;
; 499.522   ; d_out_buffer[5]    ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.372      ;
; 499.522   ; d_out_buffer[7]    ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.372      ;
; 499.522   ; d_out_buffer[9]    ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.372      ;
; 99997.615 ; update_counter[7]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.333      ;
; 99997.615 ; update_counter[7]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.333      ;
; 99997.615 ; update_counter[7]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.333      ;
; 99997.615 ; update_counter[7]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.333      ;
; 99997.615 ; update_counter[7]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.333      ;
; 99997.615 ; update_counter[7]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.333      ;
; 99997.683 ; update_counter[8]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.265      ;
; 99997.683 ; update_counter[8]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.265      ;
; 99997.683 ; update_counter[8]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.265      ;
; 99997.683 ; update_counter[8]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.265      ;
; 99997.683 ; update_counter[8]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.265      ;
; 99997.683 ; update_counter[8]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.265      ;
; 99997.687 ; update_counter[3]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.261      ;
; 99997.687 ; update_counter[3]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.261      ;
; 99997.687 ; update_counter[3]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.261      ;
; 99997.687 ; update_counter[3]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.261      ;
; 99997.687 ; update_counter[3]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.261      ;
; 99997.687 ; update_counter[3]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.261      ;
; 99997.719 ; update_counter[9]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.229      ;
; 99997.719 ; update_counter[9]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.229      ;
; 99997.719 ; update_counter[9]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.229      ;
; 99997.719 ; update_counter[9]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.229      ;
; 99997.719 ; update_counter[9]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.229      ;
; 99997.719 ; update_counter[9]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.229      ;
; 99997.722 ; update_counter[6]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.225      ;
; 99997.722 ; update_counter[6]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.225      ;
; 99997.722 ; update_counter[6]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.225      ;
; 99997.722 ; update_counter[6]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.225      ;
; 99997.722 ; update_counter[6]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.225      ;
; 99997.722 ; update_counter[6]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.225      ;
; 99997.758 ; update_counter[1]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.189      ;
; 99997.758 ; update_counter[1]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.189      ;
; 99997.758 ; update_counter[1]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.189      ;
; 99997.758 ; update_counter[1]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.189      ;
; 99997.758 ; update_counter[1]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.189      ;
; 99997.758 ; update_counter[1]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.189      ;
; 99997.761 ; update_counter[2]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.186      ;
; 99997.761 ; update_counter[2]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.186      ;
; 99997.761 ; update_counter[2]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.186      ;
; 99997.761 ; update_counter[2]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.186      ;
; 99997.761 ; update_counter[2]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.186      ;
; 99997.761 ; update_counter[2]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.186      ;
; 99997.813 ; update_counter[7]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.041     ; 2.133      ;
; 99997.813 ; update_counter[7]  ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.041     ; 2.133      ;
; 99997.813 ; update_counter[7]  ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.041     ; 2.133      ;
; 99997.813 ; update_counter[7]  ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.041     ; 2.133      ;
; 99997.813 ; update_counter[7]  ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.041     ; 2.133      ;
; 99997.813 ; update_counter[7]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.041     ; 2.133      ;
; 99997.815 ; update_counter[4]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.132      ;
; 99997.815 ; update_counter[4]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.132      ;
; 99997.815 ; update_counter[4]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.132      ;
; 99997.815 ; update_counter[4]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.132      ;
; 99997.815 ; update_counter[4]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.132      ;
; 99997.815 ; update_counter[4]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.132      ;
; 99997.827 ; update_counter[12] ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.121      ;
; 99997.827 ; update_counter[12] ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.121      ;
; 99997.827 ; update_counter[12] ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.121      ;
; 99997.827 ; update_counter[12] ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.121      ;
; 99997.827 ; update_counter[12] ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.121      ;
; 99997.827 ; update_counter[12] ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.121      ;
; 99997.832 ; update_counter[11] ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.115      ;
; 99997.832 ; update_counter[11] ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.115      ;
; 99997.832 ; update_counter[11] ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.115      ;
; 99997.832 ; update_counter[11] ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.115      ;
; 99997.832 ; update_counter[11] ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.115      ;
; 99997.832 ; update_counter[11] ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.115      ;
; 99997.874 ; update_counter[5]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.073      ;
; 99997.874 ; update_counter[5]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.073      ;
; 99997.874 ; update_counter[5]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.073      ;
; 99997.874 ; update_counter[5]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.073      ;
; 99997.874 ; update_counter[5]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.073      ;
; 99997.874 ; update_counter[5]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.073      ;
; 99997.881 ; update_counter[8]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.041     ; 2.065      ;
; 99997.881 ; update_counter[8]  ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.041     ; 2.065      ;
; 99997.881 ; update_counter[8]  ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.041     ; 2.065      ;
; 99997.881 ; update_counter[8]  ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.041     ; 2.065      ;
; 99997.881 ; update_counter[8]  ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.041     ; 2.065      ;
; 99997.881 ; update_counter[8]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.041     ; 2.065      ;
; 99997.885 ; update_counter[3]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.041     ; 2.061      ;
; 99997.885 ; update_counter[3]  ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.041     ; 2.061      ;
; 99997.885 ; update_counter[3]  ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.041     ; 2.061      ;
; 99997.885 ; update_counter[3]  ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.041     ; 2.061      ;
; 99997.885 ; update_counter[3]  ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.041     ; 2.061      ;
; 99997.885 ; update_counter[3]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.041     ; 2.061      ;
; 99997.898 ; update_counter[10] ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.049      ;
; 99997.898 ; update_counter[10] ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.049      ;
; 99997.898 ; update_counter[10] ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.049      ;
; 99997.898 ; update_counter[10] ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.040     ; 2.049      ;
+-----------+--------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                      ;
+-------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.116 ; d_out_buffer[5]    ; adc_data[5]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.313      ;
; 0.117 ; d_out_buffer[1]    ; adc_data[1]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.314      ;
; 0.117 ; d_out_buffer[7]    ; adc_data[7]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.314      ;
; 0.117 ; d_out_buffer[9]    ; adc_data[9]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.314      ;
; 0.118 ; d_out_buffer[3]    ; adc_data[3]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.315      ;
; 0.118 ; d_out_buffer[8]    ; adc_data[8]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.315      ;
; 0.189 ; d_out_buffer[2]    ; adc_data[2]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.386      ;
; 0.189 ; d_out_buffer[6]    ; adc_data[6]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.386      ;
; 0.190 ; d_out_buffer[10]   ; adc_data[10]       ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.387      ;
; 0.190 ; d_out_buffer[11]   ; adc_data[11]       ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.387      ;
; 0.192 ; d_out_buffer[4]    ; adc_data[4]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.389      ;
; 0.224 ; select_state.100   ; select_state.111   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.345      ;
; 0.228 ; select_state.111   ; select_state.001   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.349      ;
; 0.258 ; d_out_buffer[0]    ; adc_data[0]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.455      ;
; 0.279 ; select_state.001   ; select_state.010   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.297 ; update_counter[11] ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; update_counter[10] ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; update_counter[5]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; update_counter[1]  ; update_counter[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; update_counter[6]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; update_counter[2]  ; update_counter[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.305 ; update_counter[4]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.334 ; select_state.010   ; select_state.100   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.455      ;
; 0.414 ; update_counter[0]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.535      ;
; 0.415 ; update_counter[0]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.536      ;
; 0.420 ; update_counter[0]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.541      ;
; 0.421 ; update_counter[0]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.542      ;
; 0.421 ; update_counter[0]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.542      ;
; 0.422 ; update_counter[0]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.543      ;
; 0.446 ; update_counter[5]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; update_counter[1]  ; update_counter[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.455 ; update_counter[10] ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.460 ; update_counter[2]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.463 ; update_counter[4]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.466 ; update_counter[4]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.513 ; update_counter[1]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.518 ; update_counter[9]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.640      ;
; 0.523 ; update_counter[2]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.526 ; update_counter[2]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; update_counter[6]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; update_counter[8]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.649      ;
; 0.531 ; update_counter[0]  ; update_counter[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.653      ;
; 0.531 ; update_counter[3]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.653      ;
; 0.534 ; update_counter[0]  ; update_counter[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.656      ;
; 0.576 ; update_counter[1]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.697      ;
; 0.578 ; update_counter[5]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.699      ;
; 0.579 ; update_counter[1]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.700      ;
; 0.581 ; update_counter[9]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.703      ;
; 0.582 ; update_counter[7]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.704      ;
; 0.589 ; update_counter[6]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.710      ;
; 0.590 ; update_counter[8]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.712      ;
; 0.594 ; update_counter[3]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.716      ;
; 0.597 ; update_counter[3]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.719      ;
; 0.598 ; update_counter[4]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.719      ;
; 0.600 ; update_counter[0]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.722      ;
; 0.610 ; update_counter[12] ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.731      ;
; 0.641 ; update_counter[5]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.762      ;
; 0.645 ; update_counter[7]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.767      ;
; 0.658 ; update_counter[2]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.779      ;
; 0.661 ; update_counter[4]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.782      ;
; 0.663 ; update_counter[0]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.785      ;
; 0.666 ; update_counter[0]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.788      ;
; 0.706 ; update_counter[8]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.827      ;
; 0.711 ; update_counter[1]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.832      ;
; 0.721 ; update_counter[2]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.842      ;
; 0.723 ; update_counter[7]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.844      ;
; 0.726 ; update_counter[9]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.847      ;
; 0.729 ; update_counter[3]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.851      ;
; 0.753 ; update_counter[12] ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.874      ;
; 0.756 ; update_counter[12] ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.877      ;
; 0.757 ; update_counter[12] ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.878      ;
; 0.758 ; update_counter[12] ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.879      ;
; 0.759 ; update_counter[12] ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.880      ;
; 0.765 ; update_counter[10] ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.885      ;
; 0.767 ; update_counter[10] ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.887      ;
; 0.770 ; update_counter[10] ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.890      ;
; 0.771 ; update_counter[10] ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.891      ;
; 0.772 ; update_counter[10] ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.892      ;
; 0.773 ; update_counter[10] ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.893      ;
; 0.774 ; update_counter[1]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.895      ;
; 0.782 ; update_counter[5]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.902      ;
; 0.784 ; update_counter[5]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.904      ;
; 0.784 ; update_counter[11] ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.904      ;
; 0.787 ; update_counter[5]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.907      ;
; 0.788 ; update_counter[5]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.908      ;
; 0.789 ; update_counter[5]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.909      ;
; 0.790 ; update_counter[5]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.910      ;
; 0.792 ; update_counter[3]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.914      ;
; 0.798 ; update_counter[0]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.920      ;
; 0.800 ; update_counter[6]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.920      ;
; 0.813 ; update_counter[6]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.933      ;
; 0.834 ; update_counter[3]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.955      ;
; 0.841 ; update_counter[4]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.961      ;
; 0.843 ; update_counter[4]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.963      ;
; 0.846 ; update_counter[4]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.966      ;
; 0.847 ; update_counter[4]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.967      ;
; 0.847 ; update_counter[9]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.968      ;
; 0.848 ; update_counter[4]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.968      ;
; 0.849 ; update_counter[4]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.969      ;
; 0.849 ; update_counter[9]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.970      ;
+-------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                  ;
+-------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; d_in~reg0        ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[0]  ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[1]  ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[2]  ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[3]  ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[4]  ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[5]  ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[6]  ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[7]  ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[8]  ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[9]  ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[10] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[11] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; count_posedge[3] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; count_posedge[2] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; count_posedge[1] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; count_posedge[0] ; count_posedge[0] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.204 ; count_posedge[0] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.362 ; count_posedge[2] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.483      ;
; 0.487 ; count_posedge[0] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.606      ;
; 0.492 ; count_posedge[0] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.611      ;
; 0.498 ; count_posedge[3] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.619      ;
; 0.572 ; count_posedge[1] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.691      ;
; 0.576 ; count_posedge[2] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.699      ;
; 0.578 ; count_posedge[3] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.701      ;
; 0.579 ; count_posedge[1] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.698      ;
; 0.581 ; count_posedge[1] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.700      ;
; 0.595 ; count_posedge[0] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.714      ;
; 0.601 ; count_posedge[3] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.722      ;
; 0.612 ; count_posedge[2] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.733      ;
; 0.623 ; count_posedge[2] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.744      ;
; 0.626 ; count_posedge[2] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.747      ;
; 0.646 ; count_posedge[2] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.767      ;
; 0.649 ; count_posedge[3] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.770      ;
; 0.653 ; count_posedge[3] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.774      ;
; 0.688 ; count_posedge[2] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.809      ;
; 0.700 ; count_posedge[3] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.821      ;
; 0.700 ; count_posedge[0] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.821      ;
; 0.702 ; count_posedge[2] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.823      ;
; 0.719 ; count_posedge[3] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.842      ;
; 0.720 ; count_posedge[2] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.843      ;
; 0.739 ; count_posedge[3] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.860      ;
; 0.741 ; count_posedge[1] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.862      ;
; 0.743 ; count_posedge[3] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.866      ;
; 0.747 ; count_posedge[3] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.870      ;
; 0.749 ; count_posedge[0] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.868      ;
; 0.749 ; count_posedge[0] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.868      ;
; 0.751 ; count_posedge[3] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.874      ;
; 0.752 ; count_posedge[2] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.875      ;
; 0.753 ; count_posedge[0] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.872      ;
; 0.754 ; count_posedge[3] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.875      ;
; 0.756 ; count_posedge[2] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.877      ;
; 0.759 ; count_posedge[1] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.878      ;
; 0.763 ; count_posedge[1] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.882      ;
; 0.784 ; count_posedge[1] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.903      ;
; 0.801 ; count_posedge[2] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.924      ;
; 0.808 ; count_posedge[3] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.931      ;
; 0.809 ; count_posedge[2] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.932      ;
; 0.810 ; count_posedge[0] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.929      ;
; 0.821 ; count_posedge[0] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.940      ;
; 0.825 ; count_posedge[0] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.944      ;
; 0.845 ; count_posedge[0] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.966      ;
; 0.862 ; count_posedge[1] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.981      ;
; 0.882 ; count_posedge[0] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.003      ;
; 0.886 ; count_posedge[1] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.007      ;
; 0.892 ; count_posedge[0] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.013      ;
; 0.898 ; count_posedge[0] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.019      ;
; 0.900 ; count_posedge[1] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.019      ;
; 0.903 ; count_posedge[1] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.022      ;
; 0.910 ; count_posedge[2] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.033      ;
; 0.918 ; count_posedge[1] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.039      ;
; 0.933 ; count_posedge[1] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.054      ;
; 0.934 ; count_posedge[1] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.055      ;
; 0.946 ; count_posedge[0] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.067      ;
; 0.986 ; count_posedge[1] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.107      ;
+-------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.672 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.526      ; 2.372      ;
; 0.693 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.523      ; 2.390      ;
; 0.698 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.532      ; 2.404      ;
; 0.699 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.391      ;
; 0.704 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.407      ;
; 0.729 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.516      ; 2.419      ;
; 0.733 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.425      ;
; 0.735 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.516      ; 2.425      ;
; 0.736 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.532      ; 2.442      ;
; 0.737 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.516      ; 2.427      ;
; 0.740 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.521      ; 2.435      ;
; 0.742 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.440      ;
; 0.744 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.436      ;
; 0.752 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.444      ;
; 0.753 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.521      ; 2.448      ;
; 0.755 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.453      ;
; 0.756 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.454      ;
; 0.758 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.516      ; 2.448      ;
; 0.765 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.468      ;
; 0.766 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.469      ;
; 0.771 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.472      ;
; 0.774 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.530      ; 2.478      ;
; 0.776 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.477      ;
; 0.780 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.516      ; 2.470      ;
; 0.784 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.532      ; 2.490      ;
; 0.793 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.532      ; 2.499      ;
; 0.803 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.506      ;
; 0.805 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.532      ; 2.511      ;
; 0.806 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.498      ;
; 0.830 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.533      ;
; 0.834 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.522      ; 2.530      ;
; 0.852 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.522      ; 2.548      ;
; 0.853 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.551      ;
; 0.855 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.532      ; 2.561      ;
; 0.858 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.550      ;
; 0.863 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.523      ; 2.560      ;
; 0.867 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.565      ;
; 0.869 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.526      ; 2.569      ;
; 0.876 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.521      ; 2.571      ;
; 0.878 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.576      ;
; 0.882 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.516      ; 2.572      ;
; 0.883 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.521      ; 2.578      ;
; 0.889 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.587      ;
; 0.895 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.523      ; 2.592      ;
; 0.901 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.526      ; 2.601      ;
; 0.912 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.530      ; 2.616      ;
; 0.920 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.621      ;
; 0.922 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.620      ;
; 0.924 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.521      ; 2.619      ;
; 0.930 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.530      ; 2.634      ;
; 0.931 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.522      ; 2.627      ;
; 0.941 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.523      ; 2.638      ;
; 0.955 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.526      ; 2.655      ;
; 0.964 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.522      ; 2.660      ;
; 0.975 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.676      ;
; 0.981 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.530      ; 2.685      ;
; 0.984 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.682      ;
; 0.988 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.522      ; 2.684      ;
; 0.989 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.522      ; 2.685      ;
; 0.991 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.521      ; 2.686      ;
; 0.993 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.694      ;
; 0.998 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.523      ; 2.695      ;
; 1.015 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.526      ; 2.715      ;
; 1.025 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.723      ;
; 1.042 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.743      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[11]                          ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[10]                          ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[9]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[8]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[7]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[6]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[5]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[4]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[3]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[2]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[1]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[0]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.053 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.751      ;
; 1.110 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.530      ; 2.814      ;
; 1.114 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.530      ; 2.818      ;
; 1.119 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.523      ; 2.816      ;
; 1.134 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.526      ; 2.834      ;
; 1.411 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 3.114      ;
; 1.436 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 3.134      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 16.233  ; 0.116 ; N/A      ; N/A     ; 9.380               ;
;  clk                                                  ; 16.233  ; 0.672 ; N/A      ; N/A     ; 9.380               ;
;  display0|altpll_component|auto_generated|pll1|clk[0] ; 498.879 ; 0.116 ; N/A      ; N/A     ; 49999.743           ;
;  display0|altpll_component|auto_generated|pll1|clk[1] ; 497.582 ; 0.186 ; N/A      ; N/A     ; 249.743             ;
; Design-wide TNS                                       ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                  ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; d_in          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs_n          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sclk          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dp            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; select[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; select[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; select[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_clk   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d_out                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; d_in          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sclk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; segments[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; segments[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; segments[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; segments[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; segments[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; segments[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; segments[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; dp            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; select[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; select[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; select[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; display_clk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pwm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; d_in          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sclk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; segments[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; segments[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; segments[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; segments[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; segments[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; segments[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; segments[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; dp            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; select[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; select[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; select[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; display_clk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pwm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; d_in          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sclk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; segments[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; segments[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dp            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; select[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; select[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; select[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display_clk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pwm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk                                                  ; clk                                                  ; 12       ; 0        ; 0        ; 0        ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; clk                                                  ; 72       ; 0        ; 0        ; 0        ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 329      ; 0        ; 0        ; 0        ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 75       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk                                                  ; clk                                                  ; 12       ; 0        ; 0        ; 0        ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; clk                                                  ; 72       ; 0        ; 0        ; 0        ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 329      ; 0        ; 0        ; 0        ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 75       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 113   ; 113  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; d_out      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; d_in        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_clk ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dp          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; d_out      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; d_in        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_clk ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dp          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri May 27 12:04:56 2016
Info: Command: quartus_sta ADC -c ADC
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ADC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {display0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5000 -duty_cycle 50.00 -name {display0|altpll_component|auto_generated|pll1|clk[0]} {display0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {display0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {display0|altpll_component|auto_generated|pll1|clk[1]} {display0|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 16.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.233               0.000 clk 
    Info (332119):   497.582               0.000 display0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   498.879               0.000 display0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.259
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.259               0.000 display0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.357               0.000 display0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.402               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.576
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.576               0.000 clk 
    Info (332119):   249.747               0.000 display0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 49999.746               0.000 display0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.491               0.000 clk 
    Info (332119):   497.858               0.000 display0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   499.000               0.000 display0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.235
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.235               0.000 display0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 display0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.353               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.595               0.000 clk 
    Info (332119):   249.743               0.000 display0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 49999.743               0.000 display0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.447
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.447               0.000 clk 
    Info (332119):   498.581               0.000 display0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   499.380               0.000 display0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.116
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.116               0.000 display0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 display0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.672               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.380               0.000 clk 
    Info (332119):   249.782               0.000 display0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 49999.782               0.000 display0|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1044 megabytes
    Info: Processing ended: Fri May 27 12:04:57 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


