// Seed: 163679642
module module_0 (
    input uwire id_0,
    output uwire id_1,
    output tri id_2,
    output tri id_3,
    input wire id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output supply0 id_8,
    input wor id_9,
    input wire id_10,
    input supply1 id_11,
    output tri0 id_12,
    input tri1 id_13,
    input tri0 id_14,
    input tri0 id_15
);
  id_17(
      .id_0(id_0),
      .id_1(id_10),
      .id_2(1),
      .id_3(id_5),
      .id_4(1),
      .id_5(1),
      .id_6(1'h0),
      .id_7(1'd0 - id_12),
      .id_8(1'b0),
      .id_9(id_9),
      .id_10(""),
      .id_11(1 == id_12),
      .id_12(id_9),
      .id_13(1),
      .id_14(id_10)
  );
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input supply1 id_2,
    output tri1 id_3,
    input wire id_4
);
  assign id_3 = 1;
  module_0(
      id_0, id_3, id_3, id_3, id_0, id_1, id_0, id_4, id_3, id_4, id_2, id_1, id_3, id_0, id_0, id_4
  );
  wire id_6 = 1;
endmodule
