
---------- Begin Simulation Statistics ----------
final_tick                               92842738736000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  14821                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827016                       # Number of bytes of host memory used
host_op_rate                                    24017                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   674.71                       # Real time elapsed on the host
host_tick_rate                               91363002                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061643                       # Number of seconds simulated
sim_ticks                                 61643309750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1532002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3066505                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2006155                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       176532                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4369329                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1615252                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2006155                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       390903                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4377804                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             213                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        28094                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          12874797                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9405147                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       176533                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        606739                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     15342215                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    121183439                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.133719                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.756930                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    115036488     94.93%     94.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2624990      2.17%     97.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1282683      1.06%     98.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       848425      0.70%     98.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       518395      0.43%     99.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       101292      0.08%     99.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       116022      0.10%     99.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        48405      0.04%     99.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       606739      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    121183439                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      12.328660                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                12.328660                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     117042680                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       33141213                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1625932                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2703653                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         176709                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1736335                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4735722                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44506                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1595852                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1612                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4377804                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2977615                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             120015576                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         19381                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               24000522                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1354                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          353418                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.035509                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3091678                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1615465                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.194673                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    123285318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.312003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.434392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        116991717     94.90%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           135015      0.11%     95.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           607313      0.49%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           331990      0.27%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           490016      0.40%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           400959      0.33%     96.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1151878      0.93%     97.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           167803      0.14%     97.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3008627      2.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    123285318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       189608                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2339644                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.199198                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6742751                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1595852                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        85519909                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6830857                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5352                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2313424                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     31536679                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5146899                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       196391                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24558501                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         482224                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1042227                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         176709                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2184501                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       201308                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        38781                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          246                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3263800                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1251611                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          246                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        94830                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        94778                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          27978492                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23852750                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.631362                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17664561                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.193474                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23864567                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         33260238                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19912892                       # number of integer regfile writes
system.switch_cpus.ipc                       0.081112                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.081112                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        16214      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      17898244     72.30%     72.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2394      0.01%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5175609     20.91%     93.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1662432      6.72%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24754893                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              272753                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011018                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           65046     23.85%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     23.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          69856     25.61%     49.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        137851     50.54%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       25011432                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    173088215                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23852750                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     46868958                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           31536679                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24754893                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     15332043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        20359                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     27080753                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    123285318                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.200794                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.780265                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    111736140     90.63%     90.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5594808      4.54%     95.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2538751      2.06%     97.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1550355      1.26%     98.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       828472      0.67%     99.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       454304      0.37%     99.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       319936      0.26%     99.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       173922      0.14%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        88630      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    123285318                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.200791                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2977829                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   216                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       413822                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       591807                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6830857                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2313424                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12659217                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                123286598                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       108600804                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        5932828                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2104582                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         705161                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        165248                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      85865900                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       32297118                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     40775893                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3556258                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        2254196                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         176709                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8846956                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         20153531                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     48884757                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11044991                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            152123465                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            65198955                       # The number of ROB writes
system.switch_cpus.timesIdled                      21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2091118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1425027                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4183279                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1425027                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92842738736000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1455133                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       138403                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1393599                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79370                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79370                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1455133                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4601008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4601008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4601008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    107065984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    107065984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               107065984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1534503                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1534503    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1534503                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4046095000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8015615250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  61643309750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92842738736000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92842738736000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92842738736000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2012425                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       278853                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3479795                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79735                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79735                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            18                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2012408                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6275403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6275439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142885888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142887040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1667530                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8857792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3759691                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.379028                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.485145                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2334664     62.10%     62.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1425027     37.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3759691                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2232087500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3138208500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             25500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92842738736000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       557658                       # number of demand (read+write) hits
system.l2.demand_hits::total                   557658                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       557658                       # number of overall hits
system.l2.overall_hits::total                  557658                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1534482                       # number of demand (read+write) misses
system.l2.demand_misses::total                1534503                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1534482                       # number of overall misses
system.l2.overall_misses::total               1534503                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1543000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 123507851500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     123509394500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1543000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 123507851500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    123509394500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2092140                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2092161                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2092140                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2092161                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.733451                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.733454                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.733451                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.733454                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90764.705882                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80488.302567                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80488.206605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90764.705882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80488.302567                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80488.206605                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              138403                       # number of writebacks
system.l2.writebacks::total                    138403                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1534482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1534499                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1534482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1534499                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1373000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 108163031500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 108164404500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1373000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 108163031500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 108164404500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.733451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.733452                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.733451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.733452                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80764.705882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70488.302567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70488.416415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80764.705882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70488.302567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70488.416415                       # average overall mshr miss latency
system.l2.replacements                        1667530                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       140450                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           140450                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       140450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       140450                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1289500                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1289500                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          365                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   365                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79370                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79370                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6804750500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6804750500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.995422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85734.540758                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85734.540758                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6011050500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6011050500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.995422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75734.540758                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75734.540758                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1543000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1543000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90764.705882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85722.222222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1373000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1373000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80764.705882                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80764.705882                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       557293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            557293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1455112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1455115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 116703101000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 116703101000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2012405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2012408                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.723071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.723072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80202.143203                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80201.977851                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1455112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1455112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 102151981000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 102151981000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.723071                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.723070                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70202.143203                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70202.143203                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92842738736000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.604205                       # Cycle average of tags in use
system.l2.tags.total_refs                     2002062                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1667530                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.200615                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      46.926219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.001318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.359511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.020998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1998.296159                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.975731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999318                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1447                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18402694                       # Number of tag accesses
system.l2.tags.data_accesses                 18402694                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92842738736000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     98206848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           98208192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8857792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8857792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1534482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1534503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       138403                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             138403                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        17650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1593146903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1593168706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        17650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      143694296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            143694296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      143694296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        17650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1593146903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1736863002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    138213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1533764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000274684500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8576                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8576                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3149041                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             129771                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1534499                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     138403                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1534499                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   138403                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    718                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   190                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            115395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            111766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            113210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            103095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             82456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             77647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             70683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             73787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             86968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             96240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            94759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            94700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            97685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           104878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           116866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8880                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15806446750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7668905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             44564840500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10305.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29055.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1332132                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  120810                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1534499                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               138403                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  750173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  582719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  171128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   29759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       219021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    488.555454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   287.571594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   410.167549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        56697     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        40660     18.56%     44.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15610      7.13%     51.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10667      4.87%     56.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8842      4.04%     60.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7686      3.51%     63.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6723      3.07%     67.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6041      2.76%     69.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66095     30.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       219021                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     178.803871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     99.606959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    219.356604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          5105     59.53%     59.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1374     16.02%     75.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          929     10.83%     86.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          655      7.64%     94.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          179      2.09%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          104      1.21%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           68      0.79%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           38      0.44%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           40      0.47%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           36      0.42%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           23      0.27%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           18      0.21%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            5      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8576                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.113106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.105578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.517483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8127     94.76%     94.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               91      1.06%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              223      2.60%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              112      1.31%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.22%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8576                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               98161984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   45952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8843904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                98207936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8857792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1592.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       143.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1593.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    143.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   61643182500                       # Total gap between requests
system.mem_ctrls.avgGap                      36848.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     98160896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8843904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 17649.928344413725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1592401452.778904438019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 143468999.894185602665                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1534482                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       138403                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       671750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  44564168750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1510130791000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     39514.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29041.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10911113.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            685789860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            364494570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5610197880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          364277700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4865490240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26985040320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        946726080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39822016650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.007114                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2140500750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2058160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  57444638250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            878048640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            466690125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5340998460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          357053220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4865490240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26364106260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1469652960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39742039905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.709703                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3459805250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2058160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  56125333750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    61643299000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92842738736000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2977588                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2977600                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2977588                       # number of overall hits
system.cpu.icache.overall_hits::total         2977600                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2092500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2092500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2092500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2092500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2977615                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2977628                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2977615                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2977628                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        77500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74732.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        77500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74732.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1569000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1569000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92294.117647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92294.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92294.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92294.117647                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2977588                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2977600                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2092500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2092500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2977615                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2977628                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        77500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74732.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92294.117647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92294.117647                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92842738736000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.011946                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000664                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.011282                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5955274                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5955274                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92842738736000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92842738736000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92842738736000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92842738736000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92842738736000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92842738736000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92842738736000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3293361                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3293362                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3293361                       # number of overall hits
system.cpu.dcache.overall_hits::total         3293362                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2450203                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2450206                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2450203                       # number of overall misses
system.cpu.dcache.overall_misses::total       2450206                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 154905770328                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 154905770328                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 154905770328                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 154905770328                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5743564                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5743568                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5743564                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5743568                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.426600                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.426600                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.426600                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.426600                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63221.606670                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63221.529262                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63221.606670                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63221.529262                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     11582536                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            360252                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.151205                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       140450                       # number of writebacks
system.cpu.dcache.writebacks::total            140450                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       358063                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       358063                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       358063                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       358063                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2092140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2092140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2092140                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2092140                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 132997678829                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 132997678829                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 132997678829                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 132997678829                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.364258                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.364258                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.364258                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.364258                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 63570.162049                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63570.162049                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 63570.162049                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63570.162049                       # average overall mshr miss latency
system.cpu.dcache.replacements                2091118                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2311287                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2311288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2370464                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2370467                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 147890742500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 147890742500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4681751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4681755                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.506320                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.506320                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62388.942629                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62388.863671                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       358058                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       358058                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2012406                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2012406                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 126062555000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 126062555000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.429840                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.429840                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 62642.704802                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62642.704802                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982074                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982074                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79739                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79739                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7015027828                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7015027828                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075097                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075097                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87974.865850                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87974.865850                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6935123829                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6935123829                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86978.250546                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86978.250546                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92842738736000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.679632                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5384268                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2091118                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.574827                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.679630                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000664                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000664                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          269                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          755                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13579278                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13579278                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               93018967670000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  15350                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827152                       # Number of bytes of host memory used
host_op_rate                                    24709                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2605.86                       # Real time elapsed on the host
host_tick_rate                               67628032                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      64387774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.176229                       # Number of seconds simulated
sim_ticks                                176228934000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4587908                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9175858                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5194052                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       402470                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     10990221                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4073718                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5194052                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1120334                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        11007394                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             531                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        54295                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          36138733                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26743738                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       402488                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1790691                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     35254424                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183206                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    347667340                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.138590                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.769689                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    329259852     94.71%     94.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      7995736      2.30%     97.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3820551      1.10%     98.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2517507      0.72%     98.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1469018      0.42%     99.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       243688      0.07%     99.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       418272      0.12%     99.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       152025      0.04%     99.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1790691      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    347667340                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410174                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222063     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410174     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550969      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183206                       # Class of committed instruction
system.switch_cpus.commit.refs               13961143                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      11.748596                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                11.748596                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     336173354                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       87120826                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4239025                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6632347                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         403072                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5009602                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13121221                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                120228                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4919776                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4350                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            11007394                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8081062                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             343698611                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         45442                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               62896939                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3271                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          806144                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 87                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.031230                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8352341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4074249                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.178452                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    352457400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.282011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.360935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        335975429     95.32%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           322456      0.09%     95.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1788936      0.51%     95.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           777217      0.22%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1419870      0.40%     96.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1203047      0.34%     96.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2927984      0.83%     97.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           437311      0.12%     97.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7605150      2.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    352457400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     468                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       425536                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6601170                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.192344                       # Inst execution rate
system.switch_cpus.iew.exec_refs             19095854                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4919776                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       249234421                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17635509                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        11173                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6919617                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     83413537                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      14176078                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       461104                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      67793051                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1276303                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3155005                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         403072                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6478427                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       532190                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       149955                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          810                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      7225350                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3368639                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          810                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       212944                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       212592                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          77511011                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              66083914                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.613330                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          47539810                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.187495                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               66112876                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         95133338                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        54558805                       # number of integer regfile writes
system.switch_cpus.ipc                       0.085117                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.085117                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        32942      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      48876032     71.61%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         5188      0.01%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14229491     20.85%     92.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5110505      7.49%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68254158                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              755988                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011076                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          169220     22.38%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         188283     24.91%     47.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        398485     52.71%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       68977204                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    489768003                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     66083914                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    118644690                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           83413537                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68254158                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     35230354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        46302                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     61042891                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    352457400                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.193652                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.753369                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    319262172     90.58%     90.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     17146223      4.86%     95.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      6968299      1.98%     97.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4206262      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2186392      0.62%     99.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1184485      0.34%     99.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       860576      0.24%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       422826      0.12%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       220165      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    352457400                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.193652                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8081611                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   549                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1427619                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2102882                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17635509                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6919617                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        34930349                       # number of misc regfile reads
system.switch_cpus.numCycles                352457868                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       307816848                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917994                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       18373888                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5549884                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1617402                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        349852                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     226833176                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       85116518                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    106725484                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9162672                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10443550                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         403072                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      29524924                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         45807525                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    130874055                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          32209321                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            429314279                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           171672078                       # The number of ROB writes
system.switch_cpus.timesIdled                      11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5704396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4476531                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11408794                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4476531                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 176228934000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4368833                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       403506                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4184402                       # Transaction distribution
system.membus.trans_dist::ReadExReq            219115                       # Transaction distribution
system.membus.trans_dist::ReadExResp           219115                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4368835                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13763806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13763806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13763806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    319453056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    319453056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               319453056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4587950                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4587950    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4587950                       # Request fanout histogram
system.membus.reqLayer2.occupancy         12042593000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        23992029000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 176228934000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 176228934000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 176228934000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 176228934000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5484379                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       815235                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9875776                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220018                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220017                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5484380                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17113190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17113190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    391432000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              391432000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4986615                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25824384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10691013                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.418719                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493349                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6214482     58.13%     58.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4476531     41.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10691013                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6116126000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8556594000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 176228934000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1116447                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1116447                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1116447                       # number of overall hits
system.l2.overall_hits::total                 1116447                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      4587951                       # number of demand (read+write) misses
system.l2.demand_misses::total                4587951                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      4587951                       # number of overall misses
system.l2.overall_misses::total               4587951                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 371699104500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     371699104500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 371699104500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    371699104500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5704398                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5704398                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5704398                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5704398                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.804283                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.804283                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.804283                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.804283                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 81016.363187                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81016.363187                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81016.363187                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81016.363187                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              403506                       # number of writebacks
system.l2.writebacks::total                    403506                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      4587951                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4587951                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4587951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4587951                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 325819624500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 325819624500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 325819624500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 325819624500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.804283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.804283                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.804283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.804283                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71016.369726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71016.369726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71016.369726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71016.369726                       # average overall mshr miss latency
system.l2.replacements                        4986615                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       411729                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           411729                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       411729                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       411729                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4077824                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4077824                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          902                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   902                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       219116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              219116                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  18891157500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18891157500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       220018                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220018                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.995900                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995900                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86215.326585                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86215.326585                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       219116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         219116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  16700007500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16700007500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.995900                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995900                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76215.372223                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76215.372223                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1115545                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1115545                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4368835                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4368835                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 352807947000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 352807947000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5484380                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5484380                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.796596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.796596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80755.612652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80755.612652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4368835                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4368835                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 309119617000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 309119617000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.796596                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.796596                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70755.617230                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70755.617230                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 176228934000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     8222684                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4988663                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.648274                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      51.371584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.027780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1996.600636                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.025084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.974903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1364                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50621791                       # Number of tag accesses
system.l2.tags.data_accesses                 50621791                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 176228934000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    293628736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          293628736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25824384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25824384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      4587949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4587949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       403506                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             403506                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1666177791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1666177791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      146538842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            146538842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      146538842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1666177791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1812716634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    401934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   4584603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000511594500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24890                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24890                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9370445                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             377600                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4587950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     403506                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4587950                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   403506                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3347                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1572                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            322815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            323481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            322103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            318475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            291255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            272872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            247114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            243302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            268604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            276986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           289253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           287048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           270279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           262359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           283946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           304711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25405                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  49536822250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22923015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            135498128500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10805.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29555.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3956930                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  350599                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4587950                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               403506                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2122384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1756681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  594189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  111349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       679011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    470.003390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   271.568955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   411.792619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       178107     26.23%     26.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       147832     21.77%     48.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        44467      6.55%     54.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        28005      4.12%     58.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24875      3.66%     62.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20569      3.03%     65.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17814      2.62%     67.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16200      2.39%     70.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201142     29.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       679011                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     184.207634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     79.201948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    411.463752                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         17558     70.54%     70.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         2770     11.13%     81.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         1915      7.69%     89.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         1305      5.24%     94.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          369      1.48%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          144      0.58%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          102      0.41%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           37      0.15%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           36      0.14%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           26      0.10%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           21      0.08%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           31      0.12%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           42      0.17%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           35      0.14%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           36      0.14%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           34      0.14%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           37      0.15%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           31      0.12%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           36      0.14%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           38      0.15%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           38      0.15%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           41      0.16%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           27      0.11%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           43      0.17%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           33      0.13%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327           34      0.14%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455           29      0.12%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583           22      0.09%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711           14      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24890                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.148654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.138451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.603736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23247     93.40%     93.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              312      1.25%     94.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              757      3.04%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              443      1.78%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              114      0.46%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24890                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              293414592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  214208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25724160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               293628800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25824384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1664.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       145.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1666.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    146.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  176228985000                       # Total gap between requests
system.mem_ctrls.avgGap                      35306.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    293414592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25724160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1664962644.556426763535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 145970127.697645843029                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      4587950                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       403506                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 135498128500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4326982619000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29533.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10723465.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2253369720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1197690615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16016348040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1055165580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13911761760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      70492833090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8309524800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       113236693605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        642.554495                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  20488681750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5884840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 149855412250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2594790240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1379156130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16717717380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1042961220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13911761760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      72401341290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6702360000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       114750088020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        651.142156                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16302662000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5884840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 154041432000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   237872233000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 93018967670000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     11058650                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11058662                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     11058650                       # number of overall hits
system.cpu.icache.overall_hits::total        11058662                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2092500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2092500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2092500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2092500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     11058677                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11058690                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     11058677                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11058690                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        77500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74732.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        77500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74732.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1569000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1569000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92294.117647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92294.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92294.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92294.117647                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     11058650                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11058662                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2092500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2092500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     11058677                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11058690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        77500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74732.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92294.117647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92294.117647                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 93018967670000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.046025                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11058680                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                18                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          614371.111111                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002557                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.043468                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000085                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000090                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22117398                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22117398                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 93018967670000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93018967670000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93018967670000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 93018967670000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93018967670000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93018967670000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 93018967670000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13277019                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13277020                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13277019                       # number of overall hits
system.cpu.dcache.overall_hits::total        13277020                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8955092                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8955095                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8955092                       # number of overall misses
system.cpu.dcache.overall_misses::total       8955095                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 600414846984                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 600414846984                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 600414846984                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 600414846984                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22232111                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22232115                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22232111                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22232115                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.402800                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.402800                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.402800                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.402800                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67047.311963                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67047.289502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67047.311963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67047.289502                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     46620474                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1383203                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.704723                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       552179                       # number of writebacks
system.cpu.dcache.writebacks::total            552179                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1158554                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1158554                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1158554                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1158554                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7796538                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7796538                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7796538                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7796538                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 526187989486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 526187989486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 526187989486                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 526187989486                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.350688                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.350688                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.350688                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.350688                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67489.953808                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67489.953808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67489.953808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67489.953808                       # average overall mshr miss latency
system.cpu.dcache.replacements                7795514                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      8964008                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8964009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8655325                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8655328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 573930760500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 573930760500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17619333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17619337                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.491240                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.491240                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66309.556314                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66309.533330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1158535                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1158535                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7496790                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7496790                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 500004118000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 500004118000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.425487                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.425486                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66695.761519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66695.761519                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4313011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4313011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299767                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299767                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  26484086484                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26484086484                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 88348.905930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88348.905930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  26183871486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26183871486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064982                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064982                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 87352.948096                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87352.948096                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 93018967670000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             2.618362                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21073558                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7796538                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.702938                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     2.618360                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.002557                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.002557                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          359                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          663                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52260768                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52260768                       # Number of data accesses

---------- End Simulation Statistics   ----------
