$date
	Wed Sep 20 00:02:25 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module othertoBCD_t $end
$var wire 1 ! w $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 $ z $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$var reg 1 ( d $end
$scope module M1 $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 + c $end
$var wire 1 , d $end
$var reg 1 - tmp $end
$var reg 1 . w $end
$var reg 1 / x $end
$var reg 1 0 y $end
$var reg 1 1 z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1/
1"
1-
10
1#
11
1$
1(
1,
#200
01
0$
0(
0,
1'
1+
#300
00
0#
11
1$
1(
1,
#400
0-
01
0$
0(
0,
0'
0+
1&
1*
#500
1.
1!
0/
0"
1-
10
1#
11
1$
1(
1,
#600
01
0$
0(
0,
1'
1+
#700
00
0#
11
1$
1(
1,
#800
0-
01
0$
0(
0,
0'
0+
0&
0*
1%
1)
#900
1/
1"
1-
10
1#
11
1$
1(
1,
#1000
