Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:42:47 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

==============================================
==== Latency Reporting for Corner ff_125c ====
==============================================

=================================================== Summary Table for Corner ff_125c ===================================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ff_125c
CLOCK                                   M,D        28      0.30      0.02      0.50      0.17      0.15      0.17      0.01        --
 CLOCKB                                   G         2      0.30      0.00      0.50      0.00      0.00      0.00      0.00        --
CLOCKCE                                   *         4      0.30      0.00      0.50      0.15      0.15      0.15      0.00        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         32      0.30      0.02      0.50      0.17      0.00        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
========================================== Details Table for Corner ff_125c ==========================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ff_125c
CLOCK
                                   L   UFSM/MEM_CSB_reg[1]/CLK            0.17 r      0.17 r        --          --
                                   L   UFSM/MEM_OEB_reg[1]/CLK            0.17 r      0.17 r        --          --
                                   L   UFSM/MEM_CSB_reg[0]/CLK            0.17 r      0.17 r        --          --
                                   L   UFSM/MEM_OEB_reg[0]/CLK            0.17 r      0.17 r        --          --
                                   L   UFSM/MEM_OEB_reg[3]/CLK            0.17 r      0.17 r        --          --
                                   S   UFSM/MEM_IDATA_reg[2]/CLK          0.15 r      0.15 r        --          --
                                   S   UFSM/MEM_IDATA_reg[7]/CLK          0.15 r      0.15 r        --          --
                                   S   UFSM/MEM_IDATA_reg[5]/CLK          0.15 r      0.15 r        --          --
                                   S   UFSM/MEM_ADDR_reg[7]/CLK           0.15 r      0.15 r        --          --
                                   S   UFSM/MEM_ADDR_reg[1]/CLK           0.15 r      0.15 r        --          --
 CLOCKB
                                   L   UFSM/PREV_CE_reg/CLK               0.00 r      0.00 r        --          --
                                   L   UFSM/MEM_CE_reg/CLK                0.00 r      0.00 r        --          --
                                   S   UFSM/PREV_CE_reg/CLK               0.00 r      0.00 r        --          --
                                   S   UFSM/MEM_CE_reg/CLK                0.00 r      0.00 r        --          --
CLOCKCE
                                   L   USRAM/genblk1[1].UMEM/CE           0.15 r      0.15 r        --          --
                                   L   USRAM/genblk1[3].UMEM/CE           0.15 r      0.15 r        --          --
                                   L   USRAM/genblk1[0].UMEM/CE           0.15 r      0.15 r        --          --
                                   L   USRAM/genblk1[2].UMEM/CE           0.15 r      0.15 r        --          --
                                   S   USRAM/genblk1[2].UMEM/CE           0.15 r      0.15 r        --          --
                                   S   USRAM/genblk1[0].UMEM/CE           0.15 r      0.15 r        --          --
                                   S   USRAM/genblk1[1].UMEM/CE           0.15 r      0.15 r        --          --
                                   S   USRAM/genblk1[3].UMEM/CE           0.15 r      0.15 r        --          --


=========================================
==== Path Reports for Corner ff_125c ====
=========================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_CSB_reg[1]/CLK
Latency             : 0.17
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     35.16    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     35.16    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.85    0.02    0.02    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.19    0.02    0.02    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.42    0.04    0.03    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.04    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.56    0.02    0.01    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.64    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.80    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.78    0.02    0.01    0.15 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.02    0.00    0.15 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.78    0.02    0.01    0.16 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.02    0.00    0.16 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.92    0.01    0.01    0.17 r
  UFSM/MEM_CSB_reg[1]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.17 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.17


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[1]/CLK
Latency             : 0.17
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     35.16    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     35.16    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.85    0.02    0.02    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.19    0.02    0.02    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.42    0.04    0.03    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.04    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.56    0.02    0.01    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.64    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.80    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.78    0.02    0.01    0.15 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.02    0.00    0.15 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.78    0.02    0.01    0.16 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.02    0.00    0.16 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.92    0.01    0.01    0.17 r
  UFSM/MEM_OEB_reg[1]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.17 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.17


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_CSB_reg[0]/CLK
Latency             : 0.17
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     35.16    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     35.16    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.85    0.02    0.02    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.19    0.02    0.02    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.42    0.04    0.03    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.04    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.56    0.02    0.01    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.64    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.80    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.78    0.02    0.01    0.15 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.02    0.00    0.15 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.78    0.02    0.01    0.16 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.02    0.00    0.16 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.92    0.01    0.01    0.17 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.17 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.17


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[0]/CLK
Latency             : 0.17
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     35.16    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     35.16    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.85    0.02    0.02    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.19    0.02    0.02    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.42    0.04    0.03    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.04    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.56    0.02    0.01    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.64    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.80    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.78    0.02    0.01    0.15 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.02    0.00    0.15 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.78    0.02    0.01    0.16 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.02    0.00    0.16 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.92    0.01    0.01    0.17 r
  UFSM/MEM_OEB_reg[0]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.17 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.17


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[3]/CLK
Latency             : 0.17
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     35.16    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     35.16    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.85    0.02    0.02    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.19    0.02    0.02    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.42    0.04    0.03    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.04    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.56    0.02    0.01    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.64    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.80    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.78    0.02    0.01    0.15 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.02    0.00    0.15 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.78    0.02    0.01    0.16 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.02    0.00    0.16 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.92    0.01    0.01    0.17 r
  UFSM/MEM_OEB_reg[3]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.17 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.17


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[2]/CLK
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     34.27    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     34.27    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.39    0.02    0.02    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.73    0.02    0.02    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.56    0.04    0.03    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.35    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.90    0.02    0.01    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.94    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.14    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.39    0.02    0.01    0.15 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                         0.02    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[7]/CLK
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     34.27    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     34.27    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.39    0.02    0.02    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.73    0.02    0.02    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.56    0.04    0.03    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.35    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.90    0.02    0.01    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.94    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.14    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.39    0.02    0.01    0.15 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                         0.02    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[5]/CLK
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     34.27    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     34.27    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.39    0.02    0.02    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.73    0.02    0.02    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.56    0.04    0.03    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.35    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.90    0.02    0.01    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.94    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.14    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.39    0.02    0.01    0.15 r
  UFSM/MEM_IDATA_reg[5]/CLK (SDFFARX1_HVT)                         0.02    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_ADDR_reg[7]/CLK
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     34.27    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     34.27    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.39    0.02    0.02    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.73    0.02    0.02    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.56    0.04    0.03    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.35    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.90    0.02    0.01    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.94    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.14    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.39    0.02    0.01    0.15 r
  UFSM/MEM_ADDR_reg[7]/CLK (SDFFARX1_HVT)                          0.02    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_ADDR_reg[1]/CLK
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     34.27    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     34.27    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.39    0.02    0.02    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.73    0.02    0.02    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.05 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.56    0.04    0.03    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.08 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.35    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.90    0.02    0.01    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.94    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.14    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.39    0.02    0.01    0.15 r
  UFSM/MEM_ADDR_reg[1]/CLK (SDFFARX1_HVT)                          0.02    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/PREV_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      2.10    0.01    0.00    0.00 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                              0.01    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/MEM_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      2.10    0.01    0.00    0.00 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                0.01    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/PREV_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      1.79    0.01    0.00    0.00 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                              0.01    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/MEM_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      1.79    0.01    0.00    0.00 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                0.01    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[1].UMEM/CE
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.69    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.76    0.03    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.03    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.70    0.04    0.03    0.07 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.07 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.77    0.03    0.02    0.08 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.03    0.00    0.08 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.83    0.02    0.01    0.10 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.02    0.00    0.10 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.70    0.01    0.01    0.11 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.11 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.63    0.01    0.01    0.12 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.12 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.97    0.01    0.01    0.13 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.13 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.54    0.01    0.01    0.14 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.14 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.94    0.02    0.01    0.15 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                          0.02    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[3].UMEM/CE
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.69    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.76    0.03    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.03    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.70    0.04    0.03    0.07 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.07 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.77    0.03    0.02    0.08 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.03    0.00    0.08 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.83    0.02    0.01    0.10 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.02    0.00    0.10 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.70    0.01    0.01    0.11 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.11 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.63    0.01    0.01    0.12 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.12 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.97    0.01    0.01    0.13 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.13 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.54    0.01    0.01    0.14 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.14 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.94    0.02    0.01    0.15 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                          0.02    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[0].UMEM/CE
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.69    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.76    0.03    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.03    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.70    0.04    0.03    0.07 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.07 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.77    0.03    0.02    0.08 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.03    0.00    0.08 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.83    0.02    0.01    0.10 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.02    0.00    0.10 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.70    0.01    0.01    0.11 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.11 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.63    0.01    0.01    0.12 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.12 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.97    0.01    0.01    0.13 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.13 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.54    0.01    0.01    0.14 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.14 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.94    0.02    0.01    0.15 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                          0.02    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[2].UMEM/CE
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.69    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.76    0.03    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.03    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.70    0.04    0.03    0.07 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.07 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.77    0.03    0.02    0.08 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.03    0.00    0.08 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.83    0.02    0.01    0.10 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.02    0.00    0.10 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.70    0.01    0.01    0.11 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.11 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.63    0.01    0.01    0.12 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.12 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.97    0.01    0.01    0.13 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.13 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.54    0.01    0.01    0.14 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.14 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.94    0.02    0.01    0.15 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                          0.02    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[2].UMEM/CE
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.58    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.29    0.03    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.03    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.84    0.04    0.03    0.07 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.07 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.07    0.03    0.02    0.08 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.03    0.00    0.08 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.17    0.02    0.01    0.10 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.02    0.00    0.10 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.00    0.01    0.01    0.11 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.11 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.77    0.01    0.01    0.12 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.12 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.28    0.01    0.01    0.13 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.13 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.57    0.01    0.01    0.14 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.14 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.94    0.02    0.01    0.15 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                          0.02    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[0].UMEM/CE
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.58    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.29    0.03    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.03    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.84    0.04    0.03    0.07 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.07 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.07    0.03    0.02    0.08 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.03    0.00    0.08 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.17    0.02    0.01    0.10 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.02    0.00    0.10 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.00    0.01    0.01    0.11 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.11 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.77    0.01    0.01    0.12 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.12 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.28    0.01    0.01    0.13 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.13 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.57    0.01    0.01    0.14 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.14 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.94    0.02    0.01    0.15 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                          0.02    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[1].UMEM/CE
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.58    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.29    0.03    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.03    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.84    0.04    0.03    0.07 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.07 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.07    0.03    0.02    0.08 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.03    0.00    0.08 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.17    0.02    0.01    0.10 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.02    0.00    0.10 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.00    0.01    0.01    0.11 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.11 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.77    0.01    0.01    0.12 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.12 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.28    0.01    0.01    0.13 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.13 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.57    0.01    0.01    0.14 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.14 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.94    0.02    0.01    0.15 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                          0.02    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[3].UMEM/CE
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.58    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.29    0.03    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.03    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.84    0.04    0.03    0.07 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.07 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.07    0.03    0.02    0.08 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.03    0.00    0.08 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.17    0.02    0.01    0.10 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.02    0.00    0.10 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.00    0.01    0.01    0.11 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.11 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.77    0.01    0.01    0.12 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.12 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.28    0.01    0.01    0.13 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.13 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.57    0.01    0.01    0.14 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.14 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.94    0.02    0.01    0.15 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                          0.02    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


==============================================
==== Latency Reporting for Corner ff_n40c ====
==============================================

=================================================== Summary Table for Corner ff_n40c ===================================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ff_n40c
CLOCK                                   M,D        28      0.30      0.02      0.50      0.16      0.14      0.16      0.01        --
 CLOCKB                                   G         2      0.30      0.00      0.50      0.00      0.00      0.00      0.00        --
CLOCKCE                                   *         4      0.30      0.00      0.50      0.14      0.14      0.14      0.00        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         32      0.30      0.02      0.50      0.16      0.00        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
========================================== Details Table for Corner ff_n40c ==========================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ff_n40c
CLOCK
                                   L   UFSM/MEM_OEB_reg[1]/CLK            0.16 r      0.16 r        --          --
                                   L   UFSM/MEM_CSB_reg[1]/CLK            0.16 r      0.16 r        --          --
                                   L   UFSM/MEM_CSB_reg[0]/CLK            0.16 r      0.16 r        --          --
                                   L   UFSM/MEM_OEB_reg[2]/CLK            0.16 r      0.16 r        --          --
                                   L   UFSM/MEM_OEB_reg[0]/CLK            0.16 r      0.16 r        --          --
                                   S   UFSM/MEM_IDATA_reg[2]/CLK          0.14 r      0.14 r        --          --
                                   S   UFSM/MEM_IDATA_reg[7]/CLK          0.14 r      0.14 r        --          --
                                   S   UFSM/MEM_IDATA_reg[5]/CLK          0.14 r      0.14 r        --          --
                                   S   UFSM/MEM_ADDR_reg[7]/CLK           0.14 r      0.14 r        --          --
                                   S   UFSM/MEM_ADDR_reg[1]/CLK           0.14 r      0.14 r        --          --
 CLOCKB
                                   L   UFSM/PREV_CE_reg/CLK               0.00 r      0.00 r        --          --
                                   L   UFSM/MEM_CE_reg/CLK                0.00 r      0.00 r        --          --
                                   S   UFSM/PREV_CE_reg/CLK               0.00 r      0.00 r        --          --
                                   S   UFSM/MEM_CE_reg/CLK                0.00 r      0.00 r        --          --
CLOCKCE
                                   L   USRAM/genblk1[1].UMEM/CE           0.14 r      0.14 r        --          --
                                   L   USRAM/genblk1[3].UMEM/CE           0.14 r      0.14 r        --          --
                                   L   USRAM/genblk1[0].UMEM/CE           0.14 r      0.14 r        --          --
                                   L   USRAM/genblk1[2].UMEM/CE           0.14 r      0.14 r        --          --
                                   S   USRAM/genblk1[0].UMEM/CE           0.14 r      0.14 r        --          --
                                   S   USRAM/genblk1[2].UMEM/CE           0.14 r      0.14 r        --          --
                                   S   USRAM/genblk1[1].UMEM/CE           0.14 r      0.14 r        --          --
                                   S   USRAM/genblk1[3].UMEM/CE           0.14 r      0.14 r        --          --


=========================================
==== Path Reports for Corner ff_n40c ====
=========================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[1]/CLK
Latency             : 0.16
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     35.20    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     35.20    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.87    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.22    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.47    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.14    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.62    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.74    0.01    0.01    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.86    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.03    0.01    0.01    0.13 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.01    0.00    0.14 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.84    0.01    0.01    0.15 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.01    0.00    0.15 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.12    0.01    0.01    0.16 r
  UFSM/MEM_OEB_reg[1]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.16 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.16


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_CSB_reg[1]/CLK
Latency             : 0.16
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     35.20    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     35.20    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.87    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.22    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.47    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.14    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.62    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.74    0.01    0.01    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.86    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.03    0.01    0.01    0.13 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.01    0.00    0.14 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.84    0.01    0.01    0.15 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.01    0.00    0.15 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.12    0.01    0.01    0.16 r
  UFSM/MEM_CSB_reg[1]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.16 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.16


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_CSB_reg[0]/CLK
Latency             : 0.16
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     35.20    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     35.20    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.87    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.22    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.47    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.14    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.62    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.74    0.01    0.01    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.86    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.03    0.01    0.01    0.13 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.01    0.00    0.14 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.84    0.01    0.01    0.15 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.01    0.00    0.15 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.12    0.01    0.01    0.16 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.16 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.16


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[2]/CLK
Latency             : 0.16
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     35.20    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     35.20    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.87    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.22    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.47    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.14    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.62    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.74    0.01    0.01    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.86    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.03    0.01    0.01    0.13 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.01    0.00    0.14 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.84    0.01    0.01    0.15 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.01    0.00    0.15 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.12    0.01    0.01    0.16 r
  UFSM/MEM_OEB_reg[2]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.16 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.16


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[0]/CLK
Latency             : 0.16
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     35.20    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     35.20    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.87    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.22    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.47    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.14    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.62    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.74    0.01    0.01    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.86    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.03    0.01    0.01    0.13 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.01    0.00    0.14 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.84    0.01    0.01    0.15 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.01    0.00    0.15 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.12    0.01    0.01    0.16 r
  UFSM/MEM_OEB_reg[0]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.16 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.16


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[2]/CLK
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     34.30    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     34.30    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.40    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.75    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.58    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.40    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.94    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.99    0.01    0.01    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.18    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.57    0.01    0.01    0.13 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                         0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[7]/CLK
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     34.30    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     34.30    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.40    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.75    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.58    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.40    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.94    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.99    0.01    0.01    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.18    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.57    0.01    0.01    0.13 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                         0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[5]/CLK
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     34.30    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     34.30    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.40    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.75    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.58    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.40    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.94    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.99    0.01    0.01    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.18    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.57    0.01    0.01    0.13 r
  UFSM/MEM_IDATA_reg[5]/CLK (SDFFARX1_HVT)                         0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_ADDR_reg[7]/CLK
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     34.30    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     34.30    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.40    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.75    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.58    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.40    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.94    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.99    0.01    0.01    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.18    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.57    0.01    0.01    0.13 r
  UFSM/MEM_ADDR_reg[7]/CLK (SDFFARX1_HVT)                          0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_ADDR_reg[1]/CLK
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     34.30    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     34.30    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.40    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.75    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.58    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.40    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.94    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.99    0.01    0.01    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.18    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.57    0.01    0.01    0.13 r
  UFSM/MEM_ADDR_reg[1]/CLK (SDFFARX1_HVT)                          0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/PREV_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      2.12    0.01    0.00    0.00 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                              0.01    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/MEM_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      2.12    0.01    0.00    0.00 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                0.01    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/PREV_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      1.82    0.01    0.00    0.00 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                              0.01    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/MEM_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      1.82    0.01    0.00    0.00 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                0.01    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[1].UMEM/CE
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.70    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.79    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.75    0.04    0.03    0.06 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.06 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.87    0.02    0.02    0.07 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.02    0.00    0.07 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.89    0.01    0.01    0.08 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.01    0.00    0.08 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.80    0.01    0.01    0.09 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.09 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.67    0.01    0.01    0.10 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.10 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.07    0.01    0.01    0.11 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.11 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.74    0.01    0.01    0.12 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.12 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.94    0.01    0.01    0.13 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[3].UMEM/CE
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.70    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.79    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.75    0.04    0.03    0.06 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.06 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.87    0.02    0.02    0.07 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.02    0.00    0.07 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.89    0.01    0.01    0.08 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.01    0.00    0.08 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.80    0.01    0.01    0.09 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.09 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.67    0.01    0.01    0.10 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.10 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.07    0.01    0.01    0.11 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.11 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.74    0.01    0.01    0.12 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.12 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.94    0.01    0.01    0.13 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[0].UMEM/CE
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.70    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.79    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.75    0.04    0.03    0.06 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.06 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.87    0.02    0.02    0.07 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.02    0.00    0.07 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.89    0.01    0.01    0.08 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.01    0.00    0.08 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.80    0.01    0.01    0.09 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.09 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.67    0.01    0.01    0.10 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.10 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.07    0.01    0.01    0.11 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.11 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.74    0.01    0.01    0.12 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.12 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.94    0.01    0.01    0.13 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[2].UMEM/CE
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.70    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.79    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.75    0.04    0.03    0.06 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.06 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     10.87    0.02    0.02    0.07 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.02    0.00    0.07 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.89    0.01    0.01    0.08 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.01    0.00    0.08 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     11.80    0.01    0.01    0.09 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.09 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.67    0.01    0.01    0.10 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.10 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.07    0.01    0.01    0.11 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.11 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.74    0.01    0.01    0.12 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.12 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.94    0.01    0.01    0.13 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[0].UMEM/CE
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.60    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.32    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.86    0.04    0.03    0.06 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.06 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.12    0.02    0.02    0.07 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.02    0.00    0.07 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.21    0.01    0.01    0.08 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.01    0.00    0.08 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.05    0.01    0.01    0.09 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.09 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.78    0.01    0.01    0.10 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.10 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.33    0.01    0.01    0.11 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.11 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.66    0.01    0.01    0.12 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.12 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.94    0.01    0.01    0.13 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[2].UMEM/CE
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.60    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.32    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.86    0.04    0.03    0.06 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.06 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.12    0.02    0.02    0.07 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.02    0.00    0.07 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.21    0.01    0.01    0.08 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.01    0.00    0.08 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.05    0.01    0.01    0.09 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.09 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.78    0.01    0.01    0.10 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.10 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.33    0.01    0.01    0.11 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.11 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.66    0.01    0.01    0.12 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.12 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.94    0.01    0.01    0.13 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[1].UMEM/CE
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.60    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.32    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.86    0.04    0.03    0.06 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.06 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.12    0.02    0.02    0.07 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.02    0.00    0.07 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.21    0.01    0.01    0.08 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.01    0.00    0.08 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.05    0.01    0.01    0.09 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.09 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.78    0.01    0.01    0.10 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.10 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.33    0.01    0.01    0.11 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.11 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.66    0.01    0.01    0.12 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.12 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.94    0.01    0.01    0.13 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[3].UMEM/CE
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     13.60    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.32    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.86    0.04    0.03    0.06 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.06 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.12    0.02    0.02    0.07 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.02    0.00    0.07 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      6.21    0.01    0.01    0.08 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.01    0.00    0.08 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.05    0.01    0.01    0.09 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.09 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.78    0.01    0.01    0.10 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.10 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.33    0.01    0.01    0.11 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.11 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.66    0.01    0.01    0.12 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.12 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     32.94    0.01    0.01    0.13 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


==============================================
==== Latency Reporting for Corner ss_125c ====
==============================================

=================================================== Summary Table for Corner ss_125c ===================================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ss_125c
CLOCK                                   M,D        28      0.30      0.07      0.50      0.50      0.43      0.50      0.03        --
 CLOCKB                                   G         2      0.30      0.00      0.50      0.00      0.00      0.00      0.00        --
CLOCKCE                                   *         4      0.30      0.00      0.50      0.50      0.50      0.50      0.00        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         32      0.30      0.07      0.50      0.50      0.00        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
========================================== Details Table for Corner ss_125c ==========================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ss_125c
CLOCK
                                   L   UFSM/MEM_OEB_reg[1]/CLK            0.50 r      0.50 r        --          --
                                   L   UFSM/MEM_CSB_reg[1]/CLK            0.50 r      0.50 r        --          --
                                   L   UFSM/MEM_CSB_reg[0]/CLK            0.50 r      0.50 r        --          --
                                   L   UFSM/MEM_OEB_reg[2]/CLK            0.50 r      0.50 r        --          --
                                   L   UFSM/MEM_OEB_reg[0]/CLK            0.50 r      0.50 r        --          --
                                   S   UFSM/MEM_IDATA_reg[2]/CLK          0.43 r      0.43 r        --          --
                                   S   UFSM/MEM_IDATA_reg[7]/CLK          0.43 r      0.43 r        --          --
                                   S   UFSM/MEM_IDATA_reg[5]/CLK          0.43 r      0.43 r        --          --
                                   S   UFSM/MEM_ADDR_reg[7]/CLK           0.43 r      0.43 r        --          --
                                   S   UFSM/MEM_ADDR_reg[1]/CLK           0.43 r      0.43 r        --          --
 CLOCKB
                                   L   UFSM/PREV_CE_reg/CLK               0.00 r      0.00 r        --          --
                                   L   UFSM/MEM_CE_reg/CLK                0.00 r      0.00 r        --          --
                                   S   UFSM/PREV_CE_reg/CLK               0.00 r      0.00 r        --          --
                                   S   UFSM/MEM_CE_reg/CLK                0.00 r      0.00 r        --          --
CLOCKCE
                                   L   USRAM/genblk1[1].UMEM/CE           0.50 r      0.50 r        --          --
                                   L   USRAM/genblk1[3].UMEM/CE           0.50 r      0.50 r        --          --
                                   L   USRAM/genblk1[0].UMEM/CE           0.50 r      0.50 r        --          --
                                   L   USRAM/genblk1[2].UMEM/CE           0.50 r      0.50 r        --          --
                                   S   USRAM/genblk1[0].UMEM/CE           0.50 r      0.50 r        --          --
                                   S   USRAM/genblk1[2].UMEM/CE           0.50 r      0.50 r        --          --
                                   S   USRAM/genblk1[1].UMEM/CE           0.50 r      0.50 r        --          --
                                   S   USRAM/genblk1[3].UMEM/CE           0.50 r      0.50 r        --          --


=========================================
==== Path Reports for Corner ss_125c ====
=========================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[1]/CLK
Latency             : 0.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     39.69    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     39.69    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.21    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.52    0.07    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.67    0.09    0.09    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.68    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.76    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.93    0.03    0.04    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.99    0.03    0.04    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.56    0.04    0.04    0.43 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.43 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.62    0.03    0.04    0.47 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.47 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.38    0.03    0.04    0.50 r
  UFSM/MEM_OEB_reg[1]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.50


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_CSB_reg[1]/CLK
Latency             : 0.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     39.69    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     39.69    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.21    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.52    0.07    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.67    0.09    0.09    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.68    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.76    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.93    0.03    0.04    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.99    0.03    0.04    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.56    0.04    0.04    0.43 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.43 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.62    0.03    0.04    0.47 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.47 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.38    0.03    0.04    0.50 r
  UFSM/MEM_CSB_reg[1]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.50


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_CSB_reg[0]/CLK
Latency             : 0.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     39.69    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     39.69    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.21    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.52    0.07    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.67    0.09    0.09    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.68    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.76    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.93    0.03    0.04    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.99    0.03    0.04    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.56    0.04    0.04    0.43 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.43 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.62    0.03    0.04    0.47 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.47 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.38    0.03    0.04    0.50 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.50


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[2]/CLK
Latency             : 0.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     39.69    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     39.69    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.21    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.52    0.07    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.67    0.09    0.09    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.68    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.76    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.93    0.03    0.04    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.99    0.03    0.04    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.56    0.04    0.04    0.43 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.43 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.62    0.03    0.04    0.47 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.47 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.38    0.03    0.04    0.50 r
  UFSM/MEM_OEB_reg[2]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.50


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[0]/CLK
Latency             : 0.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     39.69    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     39.69    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.21    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.52    0.07    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.67    0.09    0.09    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.68    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.76    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.93    0.03    0.04    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.99    0.03    0.04    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.56    0.04    0.04    0.43 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.43 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.62    0.03    0.04    0.47 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.47 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.38    0.03    0.04    0.50 r
  UFSM/MEM_OEB_reg[0]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.50


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[2]/CLK
Latency             : 0.43
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     38.71    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     38.71    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.70    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.01    0.07    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.72    0.09    0.09    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.80    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.89    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.05    0.03    0.04    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.13    0.03    0.04    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.47    0.04    0.04    0.43 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                         0.04    0.00    0.43 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.43


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[7]/CLK
Latency             : 0.43
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     38.71    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     38.71    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.70    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.01    0.07    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.72    0.09    0.09    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.80    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.89    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.05    0.03    0.04    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.13    0.03    0.04    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.47    0.04    0.04    0.43 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                         0.04    0.00    0.43 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.43


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[5]/CLK
Latency             : 0.43
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     38.71    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     38.71    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.70    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.01    0.07    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.72    0.09    0.09    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.80    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.89    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.05    0.03    0.04    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.13    0.03    0.04    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.47    0.04    0.04    0.43 r
  UFSM/MEM_IDATA_reg[5]/CLK (SDFFARX1_HVT)                         0.04    0.00    0.43 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.43


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_ADDR_reg[7]/CLK
Latency             : 0.43
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     38.71    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     38.71    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.70    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.01    0.07    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.72    0.09    0.09    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.80    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.89    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.05    0.03    0.04    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.13    0.03    0.04    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.47    0.04    0.04    0.43 r
  UFSM/MEM_ADDR_reg[7]/CLK (SDFFARX1_HVT)                          0.04    0.00    0.43 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.43


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_ADDR_reg[1]/CLK
Latency             : 0.43
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     38.71    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     38.71    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.70    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.01    0.07    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.72    0.09    0.09    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.80    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.89    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.05    0.03    0.04    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.13    0.03    0.04    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.47    0.04    0.04    0.43 r
  UFSM/MEM_ADDR_reg[1]/CLK (SDFFARX1_HVT)                          0.04    0.00    0.43 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.43


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/PREV_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      2.14    0.02    0.00    0.00 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                              0.02    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/MEM_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      2.14    0.02    0.00    0.00 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                0.02    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/PREV_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      1.72    0.02    0.00    0.00 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                              0.02    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/MEM_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      1.72    0.02    0.00    0.00 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                0.02    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[1].UMEM/CE
Latency             : 0.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.17    0.09    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.09    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.74    0.07    0.12    0.12 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.07    0.00    0.12 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.30    0.11    0.10    0.22 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.22 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.06    0.07    0.07    0.29 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.07    0.00    0.29 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.83    0.04    0.04    0.33 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.33 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.17    0.03    0.03    0.36 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.36 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.16    0.03    0.03    0.39 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.03    0.00    0.40 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.25    0.03    0.03    0.43 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.43 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.28    0.03    0.03    0.46 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.46 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.90    0.03    0.03    0.49 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.50


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[3].UMEM/CE
Latency             : 0.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.17    0.09    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.09    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.74    0.07    0.12    0.12 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.07    0.00    0.12 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.30    0.11    0.10    0.22 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.22 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.06    0.07    0.07    0.29 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.07    0.00    0.29 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.83    0.04    0.04    0.33 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.33 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.17    0.03    0.03    0.36 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.36 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.16    0.03    0.03    0.39 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.03    0.00    0.40 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.25    0.03    0.03    0.43 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.43 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.28    0.03    0.03    0.46 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.46 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.90    0.03    0.03    0.49 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.50


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[0].UMEM/CE
Latency             : 0.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.17    0.09    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.09    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.74    0.07    0.12    0.12 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.07    0.00    0.12 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.30    0.11    0.10    0.22 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.22 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.06    0.07    0.07    0.29 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.07    0.00    0.29 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.83    0.04    0.04    0.33 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.33 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.17    0.03    0.03    0.36 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.36 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.16    0.03    0.03    0.39 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.03    0.00    0.40 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.25    0.03    0.03    0.43 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.43 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.28    0.03    0.03    0.46 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.46 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.90    0.03    0.03    0.49 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.50


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[2].UMEM/CE
Latency             : 0.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.17    0.09    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.09    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.74    0.07    0.12    0.12 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.07    0.00    0.12 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.30    0.11    0.10    0.22 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.22 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.06    0.07    0.07    0.29 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.07    0.00    0.29 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.83    0.04    0.04    0.33 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.33 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.17    0.03    0.03    0.36 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.36 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.16    0.03    0.03    0.39 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.03    0.00    0.40 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.25    0.03    0.03    0.43 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.43 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.28    0.03    0.03    0.46 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.46 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.90    0.03    0.03    0.49 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.50


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[0].UMEM/CE
Latency             : 0.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.01    0.09    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.09    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.23    0.07    0.12    0.12 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.07    0.00    0.12 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.35    0.11    0.10    0.22 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.22 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.18    0.07    0.07    0.29 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.07    0.00    0.29 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.97    0.04    0.04    0.33 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.33 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.29    0.03    0.03    0.36 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.36 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.21    0.03    0.03    0.39 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.03    0.00    0.40 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.37    0.03    0.03    0.43 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.43 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.62    0.03    0.03    0.46 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.46 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.90    0.03    0.03    0.49 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.50


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[2].UMEM/CE
Latency             : 0.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.01    0.09    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.09    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.23    0.07    0.12    0.12 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.07    0.00    0.12 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.35    0.11    0.10    0.22 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.22 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.18    0.07    0.07    0.29 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.07    0.00    0.29 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.97    0.04    0.04    0.33 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.33 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.29    0.03    0.03    0.36 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.36 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.21    0.03    0.03    0.39 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.03    0.00    0.40 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.37    0.03    0.03    0.43 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.43 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.62    0.03    0.03    0.46 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.46 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.90    0.03    0.03    0.49 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.50


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[1].UMEM/CE
Latency             : 0.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.01    0.09    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.09    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.23    0.07    0.12    0.12 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.07    0.00    0.12 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.35    0.11    0.10    0.22 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.22 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.18    0.07    0.07    0.29 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.07    0.00    0.29 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.97    0.04    0.04    0.33 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.33 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.29    0.03    0.03    0.36 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.36 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.21    0.03    0.03    0.39 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.03    0.00    0.40 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.37    0.03    0.03    0.43 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.43 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.62    0.03    0.03    0.46 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.46 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.90    0.03    0.03    0.49 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.50


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[3].UMEM/CE
Latency             : 0.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.01    0.09    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.09    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.23    0.07    0.12    0.12 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.07    0.00    0.12 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.35    0.11    0.10    0.22 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.22 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.18    0.07    0.07    0.29 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.07    0.00    0.29 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.97    0.04    0.04    0.33 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.33 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.29    0.03    0.03    0.36 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.36 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.21    0.03    0.03    0.39 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.03    0.00    0.40 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.37    0.03    0.03    0.43 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.43 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.62    0.03    0.03    0.46 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.46 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.90    0.03    0.03    0.49 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.50


==============================================
==== Latency Reporting for Corner ss_n40c ====
==============================================

=================================================== Summary Table for Corner ss_n40c ===================================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ss_n40c
CLOCK                                   M,D        28      0.30      0.08      0.50      0.57      0.49      0.57      0.03        --
 CLOCKB                                   G         2      0.30      0.00      0.50      0.00      0.00      0.00      0.00        --
CLOCKCE                                   *         4      0.30      0.00      0.50      0.59      0.59      0.59      0.00        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         32      0.30      0.08      0.50      0.59      0.00        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
========================================== Details Table for Corner ss_n40c ==========================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ss_n40c
CLOCK
                                   L   UFSM/MEM_CSB_reg[1]/CLK            0.57 r      0.57 r        --          --
                                   L   UFSM/MEM_OEB_reg[1]/CLK            0.57 r      0.57 r        --          --
                                   L   UFSM/MEM_CSB_reg[0]/CLK            0.57 r      0.57 r        --          --
                                   L   UFSM/MEM_OEB_reg[2]/CLK            0.57 r      0.57 r        --          --
                                   L   UFSM/MEM_OEB_reg[0]/CLK            0.57 r      0.57 r        --          --
                                   S   UFSM/MEM_IDATA_reg[2]/CLK          0.49 r      0.49 r        --          --
                                   S   UFSM/MEM_IDATA_reg[7]/CLK          0.49 r      0.49 r        --          --
                                   S   UFSM/MEM_IDATA_reg[5]/CLK          0.49 r      0.49 r        --          --
                                   S   UFSM/MEM_ADDR_reg[7]/CLK           0.49 r      0.49 r        --          --
                                   S   UFSM/MEM_ADDR_reg[1]/CLK           0.49 r      0.49 r        --          --
 CLOCKB
                                   L   UFSM/PREV_CE_reg/CLK               0.00 r      0.00 r        --          --
                                   L   UFSM/MEM_CE_reg/CLK                0.00 r      0.00 r        --          --
                                   S   UFSM/PREV_CE_reg/CLK               0.00 r      0.00 r        --          --
                                   S   UFSM/MEM_CE_reg/CLK                0.00 r      0.00 r        --          --
CLOCKCE
                                   L   USRAM/genblk1[1].UMEM/CE           0.59 r      0.59 r        --          --
                                   L   USRAM/genblk1[3].UMEM/CE           0.59 r      0.59 r        --          --
                                   L   USRAM/genblk1[0].UMEM/CE           0.59 r      0.59 r        --          --
                                   L   USRAM/genblk1[2].UMEM/CE           0.59 r      0.59 r        --          --
                                   S   USRAM/genblk1[0].UMEM/CE           0.59 r      0.59 r        --          --
                                   S   USRAM/genblk1[2].UMEM/CE           0.59 r      0.59 r        --          --
                                   S   USRAM/genblk1[1].UMEM/CE           0.59 r      0.59 r        --          --
                                   S   USRAM/genblk1[3].UMEM/CE           0.59 r      0.59 r        --          --


=========================================
==== Path Reports for Corner ss_n40c ====
=========================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_CSB_reg[1]/CLK
Latency             : 0.57
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     39.66    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     39.66    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.19    0.05    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.05    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.51    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.66    0.09    0.10    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.64    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.30 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.72    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.89    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.40 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.96    0.04    0.04    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.04    0.00    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.36    0.04    0.05    0.48 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.49 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.58    0.03    0.04    0.53 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.53 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.06    0.03    0.04    0.57 r
  UFSM/MEM_CSB_reg[1]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.57 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.57


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[1]/CLK
Latency             : 0.57
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     39.66    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     39.66    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.19    0.05    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.05    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.51    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.66    0.09    0.10    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.64    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.30 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.72    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.89    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.40 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.96    0.04    0.04    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.04    0.00    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.36    0.04    0.05    0.48 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.49 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.58    0.03    0.04    0.53 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.53 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.06    0.03    0.04    0.57 r
  UFSM/MEM_OEB_reg[1]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.57 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.57


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_CSB_reg[0]/CLK
Latency             : 0.57
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     39.66    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     39.66    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.19    0.05    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.05    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.51    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.66    0.09    0.10    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.64    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.30 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.72    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.89    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.40 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.96    0.04    0.04    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.04    0.00    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.36    0.04    0.05    0.48 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.49 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.58    0.03    0.04    0.53 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.53 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.06    0.03    0.04    0.57 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.57 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.57


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[2]/CLK
Latency             : 0.57
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     39.66    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     39.66    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.19    0.05    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.05    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.51    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.66    0.09    0.10    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.64    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.30 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.72    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.89    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.40 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.96    0.04    0.04    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.04    0.00    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.36    0.04    0.05    0.48 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.49 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.58    0.03    0.04    0.53 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.53 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.06    0.03    0.04    0.57 r
  UFSM/MEM_OEB_reg[2]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.57 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.57


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[0]/CLK
Latency             : 0.57
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     39.66    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     39.66    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     11.19    0.05    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.05    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.51    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.66    0.09    0.10    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.64    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.30 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.72    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.89    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.40 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.96    0.04    0.04    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.04    0.00    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     24.36    0.04    0.05    0.48 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.49 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.58    0.03    0.04    0.53 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.53 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     18.06    0.03    0.04    0.57 r
  UFSM/MEM_OEB_reg[0]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.57 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.57


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[2]/CLK
Latency             : 0.49
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     38.68    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     38.68    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.68    0.05    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.05    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.99    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.69    0.09    0.10    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.74    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.30 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.87    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.99    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.40 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.11    0.04    0.04    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.04    0.00    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.29    0.04    0.05    0.48 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                         0.04    0.00    0.49 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.49


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[7]/CLK
Latency             : 0.49
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     38.68    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     38.68    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.68    0.05    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.05    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.99    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.69    0.09    0.10    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.74    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.30 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.87    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.99    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.40 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.11    0.04    0.04    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.04    0.00    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.29    0.04    0.05    0.48 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                         0.04    0.00    0.49 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.49


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[5]/CLK
Latency             : 0.49
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     38.68    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     38.68    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.68    0.05    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.05    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.99    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.69    0.09    0.10    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.74    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.30 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.87    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.99    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.40 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.11    0.04    0.04    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.04    0.00    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.29    0.04    0.05    0.48 r
  UFSM/MEM_IDATA_reg[5]/CLK (SDFFARX1_HVT)                         0.04    0.00    0.49 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.49


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_ADDR_reg[7]/CLK
Latency             : 0.49
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     38.68    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     38.68    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.68    0.05    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.05    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.99    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.69    0.09    0.10    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.74    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.30 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.87    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.99    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.40 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.11    0.04    0.04    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.04    0.00    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.29    0.04    0.05    0.48 r
  UFSM/MEM_ADDR_reg[7]/CLK (SDFFARX1_HVT)                          0.04    0.00    0.49 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.49


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_ADDR_reg[1]/CLK
Latency             : 0.49
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     38.68    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     38.68    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.68    0.05    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.05    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.99    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.69    0.09    0.10    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.22 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.74    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.30 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.87    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.99    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.40 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.11    0.04    0.04    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.04    0.00    0.44 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     19.29    0.04    0.05    0.48 r
  UFSM/MEM_ADDR_reg[1]/CLK (SDFFARX1_HVT)                          0.04    0.00    0.49 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.49


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/PREV_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      2.10    0.02    0.00    0.00 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                              0.02    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/MEM_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      2.10    0.02    0.00    0.00 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                0.02    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/PREV_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      1.70    0.02    0.00    0.00 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                              0.02    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/MEM_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      1.70    0.02    0.00    0.00 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                0.02    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[1].UMEM/CE
Latency             : 0.59
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.16    0.11    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.11    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.73    0.08    0.15    0.15 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.08    0.00    0.15 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.29    0.11    0.11    0.26 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.27 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.02    0.07    0.09    0.35 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.07    0.00    0.35 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.80    0.04    0.05    0.40 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.40 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.13    0.03    0.04    0.44 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.44 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.15    0.03    0.03    0.47 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.03    0.00    0.47 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.22    0.03    0.04    0.51 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.51 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.19    0.03    0.04    0.55 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.55 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.90    0.03    0.04    0.58 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.59 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.59


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[3].UMEM/CE
Latency             : 0.59
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.16    0.11    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.11    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.73    0.08    0.15    0.15 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.08    0.00    0.15 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.29    0.11    0.11    0.26 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.27 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.02    0.07    0.09    0.35 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.07    0.00    0.35 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.80    0.04    0.05    0.40 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.40 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.13    0.03    0.04    0.44 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.44 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.15    0.03    0.03    0.47 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.03    0.00    0.47 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.22    0.03    0.04    0.51 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.51 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.19    0.03    0.04    0.55 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.55 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.90    0.03    0.04    0.58 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.59 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.59


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[0].UMEM/CE
Latency             : 0.59
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.16    0.11    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.11    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.73    0.08    0.15    0.15 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.08    0.00    0.15 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.29    0.11    0.11    0.26 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.27 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.02    0.07    0.09    0.35 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.07    0.00    0.35 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.80    0.04    0.05    0.40 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.40 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.13    0.03    0.04    0.44 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.44 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.15    0.03    0.03    0.47 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.03    0.00    0.47 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.22    0.03    0.04    0.51 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.51 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.19    0.03    0.04    0.55 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.55 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.90    0.03    0.04    0.58 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.59 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.59


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[2].UMEM/CE
Latency             : 0.59
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.16    0.11    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.11    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.73    0.08    0.15    0.15 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.08    0.00    0.15 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.29    0.11    0.11    0.26 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.27 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1     11.02    0.07    0.09    0.35 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.07    0.00    0.35 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.80    0.04    0.05    0.40 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.40 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     12.13    0.03    0.04    0.44 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.44 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      9.15    0.03    0.03    0.47 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.03    0.00    0.47 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      9.22    0.03    0.04    0.51 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.51 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.19    0.03    0.04    0.55 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.55 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.90    0.03    0.04    0.58 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.59 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.59


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[0].UMEM/CE
Latency             : 0.59
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.00    0.11    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.11    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.21    0.08    0.15    0.15 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.08    0.00    0.15 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.32    0.11    0.11    0.26 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.27 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.12    0.07    0.09    0.35 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.07    0.00    0.35 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.95    0.04    0.05    0.40 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.40 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.23    0.03    0.04    0.44 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.44 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.19    0.03    0.03    0.47 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.03    0.00    0.47 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.31    0.03    0.04    0.51 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.51 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.52    0.03    0.04    0.55 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.55 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.90    0.03    0.04    0.58 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.59 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.59


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[2].UMEM/CE
Latency             : 0.59
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.00    0.11    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.11    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.21    0.08    0.15    0.15 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.08    0.00    0.15 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.32    0.11    0.11    0.26 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.27 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.12    0.07    0.09    0.35 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.07    0.00    0.35 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.95    0.04    0.05    0.40 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.40 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.23    0.03    0.04    0.44 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.44 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.19    0.03    0.03    0.47 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.03    0.00    0.47 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.31    0.03    0.04    0.51 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.51 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.52    0.03    0.04    0.55 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.55 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.90    0.03    0.04    0.58 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.59 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.59


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[1].UMEM/CE
Latency             : 0.59
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.00    0.11    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.11    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.21    0.08    0.15    0.15 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.08    0.00    0.15 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.32    0.11    0.11    0.26 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.27 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.12    0.07    0.09    0.35 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.07    0.00    0.35 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.95    0.04    0.05    0.40 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.40 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.23    0.03    0.04    0.44 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.44 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.19    0.03    0.03    0.47 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.03    0.00    0.47 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.31    0.03    0.04    0.51 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.51 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.52    0.03    0.04    0.55 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.55 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.90    0.03    0.04    0.58 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.59 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.59


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[3].UMEM/CE
Latency             : 0.59
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1     15.00    0.11    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.11    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      9.21    0.08    0.15    0.15 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.08    0.00    0.15 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.32    0.11    0.11    0.26 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.27 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.12    0.07    0.09    0.35 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.07    0.00    0.35 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.95    0.04    0.05    0.40 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.40 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.23    0.03    0.04    0.44 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.44 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      8.19    0.03    0.03    0.47 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.03    0.00    0.47 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      7.31    0.03    0.04    0.51 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.51 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.52    0.03    0.04    0.55 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.55 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     35.90    0.03    0.04    0.58 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.59 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.59


1
