<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap1 › clock_data.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock_data.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/arch/arm/mach-omap1/clock_data.c</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2004 - 2005, 2009-2010 Nokia Corporation</span>
<span class="cm"> *  Written by Tuukka Tikkanen &lt;tuukka.tikkanen@elektrobit.com&gt;</span>
<span class="cm"> *  Based on clocks.h by Tony Lindgren, Gordon McNutt and RidgeRun, Inc</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * To do:</span>
<span class="cm"> * - Clocks that are only available on some chips should be marked with the</span>
<span class="cm"> *   chips that they are present on.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/cpufreq.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>

<span class="cp">#include &lt;asm/mach-types.h&gt;  </span><span class="cm">/* for machine_is_* */</span><span class="cp"></span>

<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#include &lt;plat/clkdev_omap.h&gt;</span>
<span class="cp">#include &lt;plat/sram.h&gt;	</span><span class="cm">/* for omap_sram_reprogram_clock() */</span><span class="cp"></span>
<span class="cp">#include &lt;plat/usb.h&gt;   </span><span class="cm">/* for OTG_BASE */</span><span class="cp"></span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cp">#include &quot;iomap.h&quot;</span>
<span class="cp">#include &quot;clock.h&quot;</span>

<span class="cm">/* Some ARM_IDLECT1 bit shifts - used in struct arm_idlect1_clk */</span>
<span class="cp">#define IDL_CLKOUT_ARM_SHIFT			12</span>
<span class="cp">#define IDLTIM_ARM_SHIFT			9</span>
<span class="cp">#define IDLAPI_ARM_SHIFT			8</span>
<span class="cp">#define IDLIF_ARM_SHIFT				6</span>
<span class="cp">#define IDLLB_ARM_SHIFT				4	</span><span class="cm">/* undocumented? */</span><span class="cp"></span>
<span class="cp">#define OMAP1510_IDLLCD_ARM_SHIFT		3	</span><span class="cm">/* undocumented? */</span><span class="cp"></span>
<span class="cp">#define IDLPER_ARM_SHIFT			2</span>
<span class="cp">#define IDLXORP_ARM_SHIFT			1</span>
<span class="cp">#define IDLWDT_ARM_SHIFT			0</span>

<span class="cm">/* Some MOD_CONF_CTRL_0 bit shifts - used in struct clk.enable_bit */</span>
<span class="cp">#define CONF_MOD_UART3_CLK_MODE_R		31</span>
<span class="cp">#define CONF_MOD_UART2_CLK_MODE_R		30</span>
<span class="cp">#define CONF_MOD_UART1_CLK_MODE_R		29</span>
<span class="cp">#define CONF_MOD_MMC_SD_CLK_REQ_R		23</span>
<span class="cp">#define CONF_MOD_MCBSP3_AUXON			20</span>

<span class="cm">/* Some MOD_CONF_CTRL_1 bit shifts - used in struct clk.enable_bit */</span>
<span class="cp">#define CONF_MOD_SOSSI_CLK_EN_R			16</span>

<span class="cm">/* Some OTG_SYSCON_2-specific bit fields */</span>
<span class="cp">#define OTG_SYSCON_2_UHOST_EN_SHIFT		8</span>

<span class="cm">/* Some SOFT_REQ_REG bit fields - used in struct clk.enable_bit */</span>
<span class="cp">#define SOFT_MMC2_DPLL_REQ_SHIFT	13</span>
<span class="cp">#define SOFT_MMC_DPLL_REQ_SHIFT		12</span>
<span class="cp">#define SOFT_UART3_DPLL_REQ_SHIFT	11</span>
<span class="cp">#define SOFT_UART2_DPLL_REQ_SHIFT	10</span>
<span class="cp">#define SOFT_UART1_DPLL_REQ_SHIFT	9</span>
<span class="cp">#define SOFT_USB_OTG_DPLL_REQ_SHIFT	8</span>
<span class="cp">#define SOFT_CAM_DPLL_REQ_SHIFT		7</span>
<span class="cp">#define SOFT_COM_MCKO_REQ_SHIFT		6</span>
<span class="cp">#define SOFT_PERIPH_REQ_SHIFT		5	</span><span class="cm">/* sys_ck gate for UART2 ? */</span><span class="cp"></span>
<span class="cp">#define USB_REQ_EN_SHIFT		4</span>
<span class="cp">#define SOFT_USB_REQ_SHIFT		3	</span><span class="cm">/* sys_ck gate for USB host? */</span><span class="cp"></span>
<span class="cp">#define SOFT_SDW_REQ_SHIFT		2	</span><span class="cm">/* sys_ck gate for Bluetooth? */</span><span class="cp"></span>
<span class="cp">#define SOFT_COM_REQ_SHIFT		1	</span><span class="cm">/* sys_ck gate for com proc? */</span><span class="cp"></span>
<span class="cp">#define SOFT_DPLL_REQ_SHIFT		0</span>

<span class="cm">/*</span>
<span class="cm"> * Omap1 clocks</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ck_ref</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ck_ref&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">12000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ck_dpll1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ck_dpll1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ck_ref</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FIXME: This clock seems to be necessary but no-one has asked for its</span>
<span class="cm"> * activation.  [ FIX: SoSSI, SSR ]</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_idlect1_clk</span> <span class="n">ck_dpll1out</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ck_dpll1out&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ck_dpll1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_IDLE_CONTROL</span> <span class="o">|</span> <span class="n">ENABLE_REG_32BIT</span> <span class="o">|</span>
				  <span class="n">ENABLE_ON_INIT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">ARM_IDLECT2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">EN_CKOUT_ARM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">idlect_shift</span>	<span class="o">=</span> <span class="n">IDL_CLKOUT_ARM_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sossi_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ck_sossi&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ck_dpll1out</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_NO_IDLE_PARENT</span> <span class="o">|</span> <span class="n">ENABLE_REG_32BIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">MOD_CONF_CTRL_1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">CONF_MOD_SOSSI_CLK_EN_R</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_sossi_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_set_sossi_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">arm_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;arm_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ck_dpll1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate_offset</span>	<span class="o">=</span> <span class="n">CKCTL_ARMDIV_OFFSET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_ckctl_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">omap1_clk_round_rate_ckctl_arm</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">omap1_clk_set_rate_ckctl_arm</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_idlect1_clk</span> <span class="n">armper_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;armper_ck&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ck_dpll1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_IDLE_CONTROL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">ARM_IDLECT2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">EN_PERCK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rate_offset</span>	<span class="o">=</span> <span class="n">CKCTL_PERDIV_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_ckctl_recalc</span><span class="p">,</span>
		<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">omap1_clk_round_rate_ckctl_arm</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">omap1_clk_set_rate_ckctl_arm</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">idlect_shift</span>	<span class="o">=</span> <span class="n">IDLPER_ARM_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FIXME: This clock seems to be necessary but no-one has asked for its</span>
<span class="cm"> * activation.  [ GPIO code for 1510 ]</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">arm_gpio_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ck_dpll1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">ARM_IDLECT2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">EN_GPIOCK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_idlect1_clk</span> <span class="n">armxor_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;armxor_ck&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ck_ref</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_IDLE_CONTROL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">ARM_IDLECT2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">EN_XORPCK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">idlect_shift</span>	<span class="o">=</span> <span class="n">IDLXORP_ARM_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_idlect1_clk</span> <span class="n">armtim_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;armtim_ck&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ck_ref</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_IDLE_CONTROL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">ARM_IDLECT2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">EN_TIMCK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">idlect_shift</span>	<span class="o">=</span> <span class="n">IDLTIM_ARM_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_idlect1_clk</span> <span class="n">armwdt_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;armwdt_ck&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ck_ref</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_IDLE_CONTROL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">ARM_IDLECT2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">EN_WDTCK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">fixed_div</span>	<span class="o">=</span> <span class="mi">14</span><span class="p">,</span>
		<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_fixed_divisor_recalc</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">idlect_shift</span>	<span class="o">=</span> <span class="n">IDLWDT_ARM_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">arminth_ck16xx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;arminth_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">arm_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
	<span class="cm">/* Note: On 16xx the frequency can be divided by 2 by programming</span>
<span class="cm">	 * ARM_CKCTL:ARM_INTHCK_SEL(14) to 1</span>
<span class="cm">	 *</span>
<span class="cm">	 * 1510 version is in TC clocks.</span>
<span class="cm">	 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dsp_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dsp_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ck_dpll1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">ARM_CKCTL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">EN_DSPCK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate_offset</span>	<span class="o">=</span> <span class="n">CKCTL_DSPDIV_OFFSET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_ckctl_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">omap1_clk_round_rate_ckctl_arm</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">omap1_clk_set_rate_ckctl_arm</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dspmmu_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dspmmu_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ck_dpll1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate_offset</span>	<span class="o">=</span> <span class="n">CKCTL_DSPMMUDIV_OFFSET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_ckctl_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">omap1_clk_round_rate_ckctl_arm</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">omap1_clk_set_rate_ckctl_arm</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dspper_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dspper_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_dspck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ck_dpll1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">DSP_IDLECT2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">EN_PERCK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate_offset</span>	<span class="o">=</span> <span class="n">CKCTL_PERDIV_OFFSET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_ckctl_recalc_dsp_domain</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">omap1_clk_round_rate_ckctl_arm</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_clk_set_rate_dsp_domain</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dspxor_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dspxor_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_dspck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ck_ref</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">DSP_IDLECT2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">EN_XORPCK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dsptim_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dsptim_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_dspck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ck_ref</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">DSP_IDLECT2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">EN_DSPTIMCK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_idlect1_clk</span> <span class="n">tc_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;tc_ck&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ck_dpll1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_IDLE_CONTROL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rate_offset</span>	<span class="o">=</span> <span class="n">CKCTL_TCDIV_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_ckctl_recalc</span><span class="p">,</span>
		<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">omap1_clk_round_rate_ckctl_arm</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">omap1_clk_set_rate_ckctl_arm</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">idlect_shift</span>	<span class="o">=</span> <span class="n">IDLIF_ARM_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">arminth_ck1510</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;arminth_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">tc_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
	<span class="cm">/* Note: On 1510 the frequency follows TC_CK</span>
<span class="cm">	 *</span>
<span class="cm">	 * 16xx version is in MPU clocks.</span>
<span class="cm">	 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">tipb_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* No-idle controlled by &quot;tc_ck&quot; */</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;tipb_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">tc_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">l3_ocpi_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* No-idle controlled by &quot;tc_ck&quot; */</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;l3_ocpi_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">tc_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">ARM_IDLECT3</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">EN_OCPI_CK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">tc1_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;tc1_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">tc_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">ARM_IDLECT3</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">EN_TC1_CK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FIXME: This clock seems to be necessary but no-one has asked for its</span>
<span class="cm"> * activation.  [ pm.c (SRAM), CCP, Camera ]</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">tc2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;tc2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">tc_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">ARM_IDLECT3</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">EN_TC2_CK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dma_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* No-idle controlled by &quot;tc_ck&quot; */</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">tc_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dma_lcdfree_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma_lcdfree_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">tc_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_idlect1_clk</span> <span class="n">api_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;api_ck&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">tc_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_IDLE_CONTROL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">ARM_IDLECT2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">EN_APICK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">idlect_shift</span>	<span class="o">=</span> <span class="n">IDLAPI_ARM_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_idlect1_clk</span> <span class="n">lb_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;lb_ck&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">tc_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_IDLE_CONTROL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">ARM_IDLECT2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">EN_LBCK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">idlect_shift</span>	<span class="o">=</span> <span class="n">IDLLB_ARM_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">rhea1_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;rhea1_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">tc_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">rhea2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;rhea2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">tc_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">lcd_ck_16xx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;lcd_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ck_dpll1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">ARM_IDLECT2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">EN_LCDCK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate_offset</span>	<span class="o">=</span> <span class="n">CKCTL_LCDDIV_OFFSET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_ckctl_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">omap1_clk_round_rate_ckctl_arm</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">omap1_clk_set_rate_ckctl_arm</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_idlect1_clk</span> <span class="n">lcd_ck_1510</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;lcd_ck&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ck_dpll1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_IDLE_CONTROL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">ARM_IDLECT2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">EN_LCDCK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rate_offset</span>	<span class="o">=</span> <span class="n">CKCTL_LCDDIV_OFFSET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_ckctl_recalc</span><span class="p">,</span>
		<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">omap1_clk_round_rate_ckctl_arm</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">omap1_clk_set_rate_ckctl_arm</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">idlect_shift</span>	<span class="o">=</span> <span class="n">OMAP1510_IDLLCD_ARM_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * XXX The enable_bit here is misused - it simply switches between 12MHz</span>
<span class="cm"> * and 48MHz.  Reimplement with clksel.</span>
<span class="cm"> *</span>
<span class="cm"> * XXX does this need SYSC register handling?</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart1_1510</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart1_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="cm">/* Direct from ULPD, no real parent */</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">armper_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">12000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_REG_32BIT</span> <span class="o">|</span> <span class="n">CLOCK_NO_IDLE_PARENT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">MOD_CONF_CTRL_0</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">CONF_MOD_UART1_CLK_MODE_R</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_set_uart_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_uart_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * XXX The enable_bit here is misused - it simply switches between 12MHz</span>
<span class="cm"> * and 48MHz.  Reimplement with clksel.</span>
<span class="cm"> *</span>
<span class="cm"> * XXX SYSC register handling does not belong in the clock framework</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uart_clk</span> <span class="n">uart1_16xx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart1_ck&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_uart_16xx</span><span class="p">,</span>
		<span class="cm">/* Direct from ULPD, no real parent */</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">armper_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">48000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_REG_32BIT</span> <span class="o">|</span> <span class="n">CLOCK_NO_IDLE_PARENT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">MOD_CONF_CTRL_0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">CONF_MOD_UART1_CLK_MODE_R</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sysc_addr</span>	<span class="o">=</span> <span class="mh">0xfffb0054</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * XXX The enable_bit here is misused - it simply switches between 12MHz</span>
<span class="cm"> * and 48MHz.  Reimplement with clksel.</span>
<span class="cm"> *</span>
<span class="cm"> * XXX does this need SYSC register handling?</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="cm">/* Direct from ULPD, no real parent */</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">armper_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">12000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_REG_32BIT</span> <span class="o">|</span> <span class="n">CLOCK_NO_IDLE_PARENT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">MOD_CONF_CTRL_0</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">CONF_MOD_UART2_CLK_MODE_R</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_set_uart_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_uart_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * XXX The enable_bit here is misused - it simply switches between 12MHz</span>
<span class="cm"> * and 48MHz.  Reimplement with clksel.</span>
<span class="cm"> *</span>
<span class="cm"> * XXX does this need SYSC register handling?</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart3_1510</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart3_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="cm">/* Direct from ULPD, no real parent */</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">armper_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">12000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_REG_32BIT</span> <span class="o">|</span> <span class="n">CLOCK_NO_IDLE_PARENT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">MOD_CONF_CTRL_0</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">CONF_MOD_UART3_CLK_MODE_R</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_set_uart_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_uart_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * XXX The enable_bit here is misused - it simply switches between 12MHz</span>
<span class="cm"> * and 48MHz.  Reimplement with clksel.</span>
<span class="cm"> *</span>
<span class="cm"> * XXX SYSC register handling does not belong in the clock framework</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uart_clk</span> <span class="n">uart3_16xx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart3_ck&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_uart_16xx</span><span class="p">,</span>
		<span class="cm">/* Direct from ULPD, no real parent */</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">armper_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">48000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_REG_32BIT</span> <span class="o">|</span> <span class="n">CLOCK_NO_IDLE_PARENT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">MOD_CONF_CTRL_0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">CONF_MOD_UART3_CLK_MODE_R</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sysc_addr</span>	<span class="o">=</span> <span class="mh">0xfffb9854</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_clko</span> <span class="o">=</span> <span class="p">{</span>	<span class="cm">/* 6 MHz output on W4_USB_CLKO */</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_clko&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="cm">/* Direct from ULPD, no parent */</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">6000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_REG_32BIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">ULPD_CLOCK_CTRL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">USB_MCLK_EN_BIT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_hhc_ck1510</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_hhc_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="cm">/* Direct from ULPD, no parent */</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">48000000</span><span class="p">,</span> <span class="cm">/* Actually 2 clocks, 12MHz and 48MHz */</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_REG_32BIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">MOD_CONF_CTRL_0</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">USB_HOST_HHC_UHOST_EN</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_hhc_ck16xx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_hhc_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="cm">/* Direct from ULPD, no parent */</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">48000000</span><span class="p">,</span>
	<span class="cm">/* OTG_SYSCON_2.OTG_PADEN == 0 (not 1510-compatible) */</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_REG_32BIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">OTG_BASE</span> <span class="o">+</span> <span class="mh">0x08</span><span class="p">),</span> <span class="cm">/* OTG_SYSCON_2 */</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OTG_SYSCON_2_UHOST_EN_SHIFT</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_dc_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_dc_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="cm">/* Direct from ULPD, no parent */</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">48000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">SOFT_REQ_REG</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">USB_REQ_EN_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_dc_ck7xx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_dc_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="cm">/* Direct from ULPD, no parent */</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">48000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">SOFT_REQ_REG</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">SOFT_USB_OTG_DPLL_REQ_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart1_7xx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart1_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="cm">/* Direct from ULPD, no parent */</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">12000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">SOFT_REQ_REG</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart2_7xx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="cm">/* Direct from ULPD, no parent */</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">12000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">SOFT_REQ_REG</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mclk_1510</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="cm">/* Direct from ULPD, no parent. May be enabled by ext hardware. */</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">12000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">SOFT_REQ_REG</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">SOFT_COM_MCKO_REQ_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mclk_16xx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="cm">/* Direct from ULPD, no parent. May be enabled by ext hardware. */</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">COM_CLK_DIV_CTRL_SEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">COM_ULPD_PLL_CLK_REQ</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_set_ext_clk_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_round_ext_clk_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_init_ext_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">bclk_1510</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;bclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="cm">/* Direct from ULPD, no parent. May be enabled by ext hardware. */</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">12000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">bclk_16xx</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;bclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="cm">/* Direct from ULPD, no parent. May be enabled by ext hardware. */</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">SWD_CLK_DIV_CTRL_SEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">SWD_ULPD_PLL_CLK_REQ</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_set_ext_clk_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_round_ext_clk_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_init_ext_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmc1_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmc1_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="cm">/* Functional clock is direct from ULPD, interface clock is ARMPER */</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">armper_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">48000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_REG_32BIT</span> <span class="o">|</span> <span class="n">CLOCK_NO_IDLE_PARENT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">MOD_CONF_CTRL_0</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">CONF_MOD_MMC_SD_CLK_REQ_R</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * XXX MOD_CONF_CTRL_0 bit 20 is defined in the 1510 TRM as</span>
<span class="cm"> * CONF_MOD_MCBSP3_AUXON ??</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmc2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmc2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="cm">/* Functional clock is direct from ULPD, interface clock is ARMPER */</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">armper_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">48000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_REG_32BIT</span> <span class="o">|</span> <span class="n">CLOCK_NO_IDLE_PARENT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">MOD_CONF_CTRL_0</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmc3_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmc3_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_generic</span><span class="p">,</span>
	<span class="cm">/* Functional clock is direct from ULPD, interface clock is ARMPER */</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">armper_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">48000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_REG_32BIT</span> <span class="o">|</span> <span class="n">CLOCK_NO_IDLE_PARENT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP1_IO_ADDRESS</span><span class="p">(</span><span class="n">SOFT_REQ_REG</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">SOFT_MMC_DPLL_REQ_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">virtual_ck_mpu</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mpu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">arm_ck</span><span class="p">,</span> <span class="cm">/* Is smarter alias for */</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_select_table_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap1_round_to_table_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* virtual functional clock domain for I2C. Just for making sure that ARMXOR_CK</span>
<span class="cm">remains active during MPU idle whenever this is enabled */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_NO_IDLE_PARENT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">armxor_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_NO_IDLE_PARENT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">armper_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * clkdev integration</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">omap_clk</span> <span class="n">omap_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* non-ULPD clocks */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ck_ref&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">ck_ref</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span> <span class="o">|</span> <span class="n">CK_7XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ck_dpll1&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">ck_dpll1</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span> <span class="o">|</span> <span class="n">CK_7XX</span><span class="p">),</span>
	<span class="cm">/* CK_GEN1 clocks */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ck_dpll1out&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">ck_dpll1out</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span> <span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ck_sossi&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sossi_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;arm_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">arm_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;armper_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">armper_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_gpio.0&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">arm_gpio_ck</span><span class="p">,</span>	<span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;armxor_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">armxor_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span> <span class="o">|</span> <span class="n">CK_7XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;armtim_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">armtim_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_wdt&quot;</span><span class="p">,</span>	<span class="s">&quot;fck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">armwdt_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_wdt&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">armper_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>	<span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_wdt&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;arminth_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">arminth_ck1510</span><span class="p">,</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;arminth_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">arminth_ck16xx</span><span class="p">,</span> <span class="n">CK_16XX</span><span class="p">),</span>
	<span class="cm">/* CK_GEN2 clocks */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dsp_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dsp_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dspmmu_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dspmmu_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dspper_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dspper_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dspxor_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dspxor_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dsptim_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dsptim_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="cm">/* CK_GEN3 clocks */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;tc_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">tc_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span> <span class="o">|</span> <span class="n">CK_7XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;tipb_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">tipb_ck</span><span class="p">,</span>	<span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;l3_ocpi_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">l3_ocpi_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_7XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;tc1_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">tc1_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;tc2_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">tc2_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dma_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dma_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dma_lcdfree_ck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dma_lcdfree_ck</span><span class="p">,</span> <span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;api_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">api_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span> <span class="o">|</span> <span class="n">CK_7XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;lb_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">lb_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>	<span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;rhea1_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">rhea1_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;rhea2_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">rhea2_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;lcd_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">lcd_ck_16xx</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_7XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;lcd_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">lcd_ck_1510</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="cm">/* ULPD clocks */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart1_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart1_1510</span><span class="p">,</span>	<span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart1_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart1_16xx</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span> <span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart1_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart1_7xx</span><span class="p">,</span>	<span class="n">CK_7XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart2_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart2_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart2_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart2_7xx</span><span class="p">,</span>	<span class="n">CK_7XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart3_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart3_1510</span><span class="p">,</span>	<span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart3_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart3_16xx</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span> <span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_clko&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_clko</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_hhc_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_hhc_ck1510</span><span class="p">,</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_hhc_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_hhc_ck16xx</span><span class="p">,</span> <span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_dc_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_dc_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_dc_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_dc_ck7xx</span><span class="p">,</span>	<span class="n">CK_7XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mclk_1510</span><span class="p">,</span>	<span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mclk_16xx</span><span class="p">,</span>	<span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;bclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">bclk_1510</span><span class="p">,</span>	<span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;bclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">bclk_16xx</span><span class="p">,</span>	<span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;mmci-omap.0&quot;</span><span class="p">,</span> <span class="s">&quot;fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mmc1_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;mmci-omap.0&quot;</span><span class="p">,</span> <span class="s">&quot;fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mmc3_ck</span><span class="p">,</span>	<span class="n">CK_7XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;mmci-omap.0&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">armper_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span> <span class="o">|</span> <span class="n">CK_7XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;mmci-omap.1&quot;</span><span class="p">,</span> <span class="s">&quot;fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mmc2_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;mmci-omap.1&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">armper_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>	<span class="n">CK_16XX</span><span class="p">),</span>
	<span class="cm">/* Virtual clocks */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mpu&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">virtual_ck_mpu</span><span class="p">,</span> <span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_i2c.1&quot;</span><span class="p">,</span> <span class="s">&quot;fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">i2c_fck</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span> <span class="o">|</span> <span class="n">CK_7XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_i2c.1&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">i2c_ick</span><span class="p">,</span>	<span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_i2c.1&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span> <span class="o">|</span> <span class="n">CK_7XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap1_spi100k.1&quot;</span><span class="p">,</span> <span class="s">&quot;fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_7XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap1_spi100k.1&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_7XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap1_spi100k.2&quot;</span><span class="p">,</span> <span class="s">&quot;fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_7XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap1_spi100k.2&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_7XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_uwire&quot;</span><span class="p">,</span> <span class="s">&quot;fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">armxor_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.1&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dspper_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.1&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.2&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">armper_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>	<span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.2&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.3&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dspper_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.3&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.1&quot;</span><span class="p">,</span> <span class="s">&quot;fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dspxor_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.2&quot;</span><span class="p">,</span> <span class="s">&quot;fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">armper_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.3&quot;</span><span class="p">,</span> <span class="s">&quot;fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dspxor_ck</span><span class="p">,</span>	<span class="n">CK_16XX</span> <span class="o">|</span> <span class="n">CK_1510</span> <span class="o">|</span> <span class="n">CK_310</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * init</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_functions</span> <span class="n">omap1_clk_functions</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk_enable</span>		<span class="o">=</span> <span class="n">omap1_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_disable</span>		<span class="o">=</span> <span class="n">omap1_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_round_rate</span>		<span class="o">=</span> <span class="n">omap1_clk_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_set_rate</span>		<span class="o">=</span> <span class="n">omap1_clk_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_disable_unused</span>	<span class="o">=</span> <span class="n">omap1_clk_disable_unused</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">omap1_show_rates</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pr_notice</span><span class="p">(</span><span class="s">&quot;Clocking rate (xtal/DPLL1/MPU): &quot;</span>
			<span class="s">&quot;%ld.%01ld/%ld.%01ld/%ld.%01ld MHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">ck_ref</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">,</span> <span class="p">(</span><span class="n">ck_ref</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">100000</span><span class="p">)</span> <span class="o">%</span> <span class="mi">10</span><span class="p">,</span>
		<span class="n">ck_dpll1</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">,</span> <span class="p">(</span><span class="n">ck_dpll1</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">100000</span><span class="p">)</span> <span class="o">%</span> <span class="mi">10</span><span class="p">,</span>
		<span class="n">arm_ck</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">,</span> <span class="p">(</span><span class="n">arm_ck</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">100000</span><span class="p">)</span> <span class="o">%</span> <span class="mi">10</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="n">cpu_mask</span><span class="p">;</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">omap1_clk_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">omap_clk</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">omap_clock_config</span> <span class="o">*</span><span class="n">info</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">crystal_type</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* Default 12 MHz */</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_DEBUG_LL</span>
	<span class="cm">/*</span>
<span class="cm">	 * Resets some clocks that may be left on from bootloader,</span>
<span class="cm">	 * but leaves serial clocks on.</span>
<span class="cm">	 */</span>
	<span class="n">omap_writel</span><span class="p">(</span><span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">,</span> <span class="n">MOD_CONF_CTRL_0</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="cm">/* USB_REQ_EN will be disabled later if necessary (usb_dc_ck) */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">omap_readw</span><span class="p">(</span><span class="n">SOFT_REQ_REG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">omap_writew</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">SOFT_REQ_REG</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_is_omap15xx</span><span class="p">())</span>
		<span class="n">omap_writew</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">SOFT_REQ_REG2</span><span class="p">);</span>

	<span class="n">clk_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">omap1_clk_functions</span><span class="p">);</span>

	<span class="cm">/* By default all idlect1 clocks are allowed to idle */</span>
	<span class="n">arm_idlect1_mask</span> <span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">c</span> <span class="o">=</span> <span class="n">omap_clks</span><span class="p">;</span> <span class="n">c</span> <span class="o">&lt;</span> <span class="n">omap_clks</span> <span class="o">+</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">omap_clks</span><span class="p">);</span> <span class="n">c</span><span class="o">++</span><span class="p">)</span>
		<span class="n">clk_preinit</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lk</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">cpu_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap1710</span><span class="p">())</span>
		<span class="n">cpu_mask</span> <span class="o">|=</span> <span class="n">CK_1710</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap16xx</span><span class="p">())</span>
		<span class="n">cpu_mask</span> <span class="o">|=</span> <span class="n">CK_16XX</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap1510</span><span class="p">())</span>
		<span class="n">cpu_mask</span> <span class="o">|=</span> <span class="n">CK_1510</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap7xx</span><span class="p">())</span>
		<span class="n">cpu_mask</span> <span class="o">|=</span> <span class="n">CK_7XX</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap310</span><span class="p">())</span>
		<span class="n">cpu_mask</span> <span class="o">|=</span> <span class="n">CK_310</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">c</span> <span class="o">=</span> <span class="n">omap_clks</span><span class="p">;</span> <span class="n">c</span> <span class="o">&lt;</span> <span class="n">omap_clks</span> <span class="o">+</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">omap_clks</span><span class="p">);</span> <span class="n">c</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">cpu</span> <span class="o">&amp;</span> <span class="n">cpu_mask</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">clkdev_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lk</span><span class="p">);</span>
			<span class="n">clk_register</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lk</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
		<span class="p">}</span>

	<span class="cm">/* Pointers to these clocks are needed by code in clock.c */</span>
	<span class="n">api_ck_p</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;api_ck&quot;</span><span class="p">);</span>
	<span class="n">ck_dpll1_p</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;ck_dpll1&quot;</span><span class="p">);</span>
	<span class="n">ck_ref_p</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;ck_ref&quot;</span><span class="p">);</span>

	<span class="n">info</span> <span class="o">=</span> <span class="n">omap_get_config</span><span class="p">(</span><span class="n">OMAP_TAG_CLOCK</span><span class="p">,</span> <span class="k">struct</span> <span class="n">omap_clock_config</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_is_omap15xx</span><span class="p">())</span>
			<span class="n">crystal_type</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">system_clock_type</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap7xx</span><span class="p">())</span>
		<span class="n">ck_ref</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="mi">13000000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap16xx</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="n">crystal_type</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">ck_ref</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="mi">19200000</span><span class="p">;</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Clocks: ARM_SYSST: 0x%04x DPLL_CTL: 0x%04x ARM_CKCTL: &quot;</span>
		<span class="s">&quot;0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">omap_readw</span><span class="p">(</span><span class="n">ARM_SYSST</span><span class="p">),</span> <span class="n">omap_readw</span><span class="p">(</span><span class="n">DPLL_CTL</span><span class="p">),</span>
		<span class="n">omap_readw</span><span class="p">(</span><span class="n">ARM_CKCTL</span><span class="p">));</span>

	<span class="cm">/* We want to be in syncronous scalable mode */</span>
	<span class="n">omap_writew</span><span class="p">(</span><span class="mh">0x1000</span><span class="p">,</span> <span class="n">ARM_SYSST</span><span class="p">);</span>


	<span class="cm">/*</span>
<span class="cm">	 * Initially use the values set by bootloader. Determine PLL rate and</span>
<span class="cm">	 * recalculate dependent clocks as if kernel had changed PLL or</span>
<span class="cm">	 * divisors. See also omap1_clk_late_init() that can reprogram dpll1</span>
<span class="cm">	 * after the SRAM is initialized.</span>
<span class="cm">	 */</span>
	<span class="p">{</span>
		<span class="kt">unsigned</span> <span class="n">pll_ctl_val</span> <span class="o">=</span> <span class="n">omap_readw</span><span class="p">(</span><span class="n">DPLL_CTL</span><span class="p">);</span>

		<span class="n">ck_dpll1</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">ck_ref</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span> <span class="cm">/* Base xtal rate */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pll_ctl_val</span> <span class="o">&amp;</span> <span class="mh">0x10</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* PLL enabled, apply multiplier and divisor */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">pll_ctl_val</span> <span class="o">&amp;</span> <span class="mh">0xf80</span><span class="p">)</span>
				<span class="n">ck_dpll1</span><span class="p">.</span><span class="n">rate</span> <span class="o">*=</span> <span class="p">(</span><span class="n">pll_ctl_val</span> <span class="o">&amp;</span> <span class="mh">0xf80</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">;</span>
			<span class="n">ck_dpll1</span><span class="p">.</span><span class="n">rate</span> <span class="o">/=</span> <span class="p">((</span><span class="n">pll_ctl_val</span> <span class="o">&amp;</span> <span class="mh">0x60</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* PLL disabled, apply bypass divisor */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">pll_ctl_val</span> <span class="o">&amp;</span> <span class="mh">0xc</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>:
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mh">0x4</span>:
				<span class="n">ck_dpll1</span><span class="p">.</span><span class="n">rate</span> <span class="o">/=</span> <span class="mi">2</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">ck_dpll1</span><span class="p">.</span><span class="n">rate</span> <span class="o">/=</span> <span class="mi">4</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">propagate_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ck_dpll1</span><span class="p">);</span>
	<span class="cm">/* Cache rates for clocks connected to ck_ref (not dpll1) */</span>
	<span class="n">propagate_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ck_ref</span><span class="p">);</span>
	<span class="n">omap1_show_rates</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">machine_is_omap_perseus2</span><span class="p">()</span> <span class="o">||</span> <span class="n">machine_is_omap_fsample</span><span class="p">())</span> <span class="p">{</span>
		<span class="cm">/* Select slicer output as OMAP input clock */</span>
		<span class="n">omap_writew</span><span class="p">(</span><span class="n">omap_readw</span><span class="p">(</span><span class="n">OMAP7XX_PCC_UPLD_CTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x1</span><span class="p">,</span>
				<span class="n">OMAP7XX_PCC_UPLD_CTRL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Amstrad Delta wants BCLK high when inactive */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">machine_is_ams_delta</span><span class="p">())</span>
		<span class="n">omap_writel</span><span class="p">(</span><span class="n">omap_readl</span><span class="p">(</span><span class="n">ULPD_CLOCK_CTRL</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SDW_MCLK_INV_BIT</span><span class="p">),</span>
				<span class="n">ULPD_CLOCK_CTRL</span><span class="p">);</span>

	<span class="cm">/* Turn off DSP and ARM_TIMXO. Make sure ARM_INTHCK is not divided */</span>
	<span class="cm">/* (on 730, bit 13 must not be cleared) */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap7xx</span><span class="p">())</span>
		<span class="n">omap_writew</span><span class="p">(</span><span class="n">omap_readw</span><span class="p">(</span><span class="n">ARM_CKCTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x2fff</span><span class="p">,</span> <span class="n">ARM_CKCTL</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">omap_writew</span><span class="p">(</span><span class="n">omap_readw</span><span class="p">(</span><span class="n">ARM_CKCTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0fff</span><span class="p">,</span> <span class="n">ARM_CKCTL</span><span class="p">);</span>

	<span class="cm">/* Put DSP/MPUI into reset until needed */</span>
	<span class="n">omap_writew</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">ARM_RSTCT1</span><span class="p">);</span>
	<span class="n">omap_writew</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">ARM_RSTCT2</span><span class="p">);</span>
	<span class="n">omap_writew</span><span class="p">(</span><span class="mh">0x400</span><span class="p">,</span> <span class="n">ARM_IDLECT1</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * According to OMAP5910 Erratum SYS_DMA_1, bit DMACK_REQ (bit 8)</span>
<span class="cm">	 * of the ARM_IDLECT2 register must be set to zero. The power-on</span>
<span class="cm">	 * default value of this bit is one.</span>
<span class="cm">	 */</span>
	<span class="n">omap_writew</span><span class="p">(</span><span class="mh">0x0000</span><span class="p">,</span> <span class="n">ARM_IDLECT2</span><span class="p">);</span>	<span class="cm">/* Turn LCD clock off also */</span>

	<span class="cm">/*</span>
<span class="cm">	 * Only enable those clocks we will need, let the drivers</span>
<span class="cm">	 * enable other clocks as necessary</span>
<span class="cm">	 */</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">armper_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">armxor_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">armtim_ck</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span> <span class="cm">/* This should be done by timer code */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap15xx</span><span class="p">())</span>
		<span class="n">clk_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">arm_gpio_ck</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define OMAP1_DPLL1_SANE_VALUE	60000000</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">omap1_clk_late_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span> <span class="o">=</span> <span class="n">ck_dpll1</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>

	<span class="cm">/* Find the highest supported frequency and enable it */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">omap1_select_table_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">virtual_ck_mpu</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;System frequencies not set, using default. Check your config.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * Reprogramming the DPLL is tricky, it must be done from SRAM.</span>
<span class="cm">		 */</span>
		<span class="n">omap_sram_reprogram_clock</span><span class="p">(</span><span class="mh">0x2290</span><span class="p">,</span> <span class="mh">0x0005</span><span class="p">);</span>
		<span class="n">ck_dpll1</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">OMAP1_DPLL1_SANE_VALUE</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">propagate_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ck_dpll1</span><span class="p">);</span>
	<span class="n">omap1_show_rates</span><span class="p">();</span>
	<span class="n">loops_per_jiffy</span> <span class="o">=</span> <span class="n">cpufreq_scale</span><span class="p">(</span><span class="n">loops_per_jiffy</span><span class="p">,</span> <span class="n">rate</span><span class="p">,</span> <span class="n">ck_dpll1</span><span class="p">.</span><span class="n">rate</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
