//                                                                             
// File:       /trees/xiaoru/xiaoru-tree/ip/athr/wifi/dev/rtl/bb/blueprint/bb_reg_map.vrh
// Creator:    xiaoru                                                          
// Time:       Thursday May 17, 2012 [3:09:29 pm]                              
//                                                                             
// Path:       /trees/xiaoru/xiaoru-tree/ip/athr/wifi/dev/rtl/bb/blueprint     
// Arguments:  /cad/denali/blueprint/3.7_64_32//Linux/blueprint -odir          
//             /trees/xiaoru/xiaoru-tree/ip/athr/wifi/dev/rtl/bb/blueprint     
//             -codegen ath_vrh.codegen -ath_vrh -Wdesc bb_reg_map.rdl         
//                                                                             
// Sources:    /trees/xiaoru/xiaoru-tree/ip/athr/wifi/dev/shared/blueprint/sysconfig/bb_reg_map_sysconfig.rdl
//             /trees/xiaoru/xiaoru-tree/ip/athr/wifi/dev/rtl/bb/blueprint/bb_reg_map.rdl
//             /trees/xiaoru/xiaoru-tree/ip/athr/wifi/dev/shared/env/blueprint/ath_vrh.pm
//             /cad/local/lib/perl/Pinfo.pm                                    
//                                                                             
// Blueprint:   3.7 (Fri Oct 5 10:32:33 PDT 2007)                              
// Machine:    mac                                                             
// OS:         Linux 2.6.9-42.ELsmp                                            
// Description:                                                                
//                                                                             
// No Description Provided                                                     
//                                                                             
//                                                                             


#ifndef _BB_REG_MAP_H_
#define _BB_REG_MAP_H_
// 0x9800 (BB_TIMING_CONTROLS_1)
#define PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_MSB                         31
#define PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_LSB                         31
#define PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_MASK                        0x80000000
#define PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_GET(x)                      (((x) & PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_MASK) >> PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_LSB)
#define PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_SET(x)                      (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_LSB) & PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_MASK)
#define PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_RESET                       0
#define PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_MSB                   30
#define PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_LSB                   29
#define PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_MASK                  0x60000000
#define PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_GET(x)                (((x) & PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_MASK) >> PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_LSB)
#define PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_SET(x)                (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_LSB) & PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_MASK)
#define PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_RESET                 0
#define PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_MSB                  28
#define PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_LSB                  28
#define PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_MASK                 0x10000000
#define PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_GET(x)               (((x) & PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_MASK) >> PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_LSB)
#define PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_SET(x)               (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_LSB) & PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_MASK)
#define PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_RESET                0
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_MSB                 27
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_LSB                 27
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_MASK                0x08000000
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_GET(x)              (((x) & PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_MASK) >> PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_LSB)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_SET(x)              (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_LSB) & PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_MASK)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_RESET               0
#define PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_MSB                         26
#define PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_LSB                         25
#define PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_MASK                        0x06000000
#define PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_GET(x)                      (((x) & PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_MASK) >> PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_LSB)
#define PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_SET(x)                      (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_LSB) & PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_MASK)
#define PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_RESET                       0
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_MSB               24
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_LSB               24
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_MASK              0x01000000
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_GET(x)            (((x) & PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_MASK) >> PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_LSB)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_SET(x)            (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_LSB) & PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_MASK)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_RESET             0
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_MSB                      23
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_LSB                      23
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_MASK                     0x00800000
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_GET(x)                   (((x) & PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_MASK) >> PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_LSB)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_SET(x)                   (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_LSB) & PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_MASK)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_RESET                    0
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_MSB                 22
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_LSB                 22
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_MASK                0x00400000
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_GET(x)              (((x) & PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_MASK) >> PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_LSB)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_SET(x)              (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_LSB) & PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_MASK)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_RESET               0
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_MSB                     21
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_LSB                     20
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_MASK                    0x00300000
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_GET(x)                  (((x) & PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_MASK) >> PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_LSB)
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_SET(x)                  (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_LSB) & PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_MASK)
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_RESET                   0
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_MSB                  19
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_LSB                  18
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_MASK                 0x000c0000
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_GET(x)               (((x) & PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_MASK) >> PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_LSB)
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_SET(x)               (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_LSB) & PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_MASK)
#define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_RESET                0
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_MSB                  17
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_LSB                  17
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_MASK                 0x00020000
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_GET(x)               (((x) & PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_MASK) >> PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_LSB)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_SET(x)               (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_LSB) & PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_MASK)
#define PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_RESET                0
#define PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_MSB                      16
#define PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_LSB                      13
#define PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_MASK                     0x0001e000
#define PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_GET(x)                   (((x) & PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_MASK) >> PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_LSB)
#define PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_SET(x)                   (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_LSB) & PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_MASK)
#define PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_RESET                    0
#define PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_MSB                        12
#define PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_LSB                        7
#define PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_MASK                       0x00001f80
#define PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_GET(x)                     (((x) & PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_MASK) >> PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_LSB)
#define PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_SET(x)                     (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_LSB) & PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_MASK)
#define PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_RESET                      0
#define PHY_BB_TIMING_CONTROLS_1_STE_THR_MSB                             6
#define PHY_BB_TIMING_CONTROLS_1_STE_THR_LSB                             0
#define PHY_BB_TIMING_CONTROLS_1_STE_THR_MASK                            0x0000007f
#define PHY_BB_TIMING_CONTROLS_1_STE_THR_GET(x)                          (((x) & PHY_BB_TIMING_CONTROLS_1_STE_THR_MASK) >> PHY_BB_TIMING_CONTROLS_1_STE_THR_LSB)
#define PHY_BB_TIMING_CONTROLS_1_STE_THR_SET(x)                          (((0 | (x)) << PHY_BB_TIMING_CONTROLS_1_STE_THR_LSB) & PHY_BB_TIMING_CONTROLS_1_STE_THR_MASK)
#define PHY_BB_TIMING_CONTROLS_1_STE_THR_RESET                           0
#define PHY_BB_TIMING_CONTROLS_1_ADDRESS                                 0x9800
#define PHY_BB_TIMING_CONTROLS_1_HW_MASK                                 0xffffffff
#define PHY_BB_TIMING_CONTROLS_1_SW_MASK                                 0xffffffff
#define PHY_BB_TIMING_CONTROLS_1_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TIMING_CONTROLS_1_SW_WRITE_MASK                           0xffffffff
#define PHY_BB_TIMING_CONTROLS_1_RSTMASK                                 0x00000000
#define PHY_BB_TIMING_CONTROLS_1_RESET                                   0x00000000

// 0x9804 (BB_TIMING_CONTROLS_2)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_MSB               31
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_LSB               31
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_MASK              0x80000000
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_GET(x)            (((x) & PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_MASK) >> PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_LSB)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_SET(x)            (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_LSB) & PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_MASK)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_RESET             0
#define PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_MSB                        30
#define PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_LSB                        30
#define PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_MASK                       0x40000000
#define PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_GET(x)                     (((x) & PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_MASK) >> PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_LSB)
#define PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_SET(x)                     (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_LSB) & PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_MASK)
#define PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_RESET                      0
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_MSB                    29
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_LSB                    29
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_MASK                   0x20000000
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_GET(x)                 (((x) & PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_MASK) >> PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_LSB)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_SET(x)                 (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_LSB) & PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_MASK)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_RESET                  0
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_MSB              28
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_LSB              28
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_MASK             0x10000000
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_GET(x)           (((x) & PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_MASK) >> PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_LSB)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_SET(x)           (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_LSB) & PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_MASK)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_RESET            0
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_MSB                    27
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_LSB                    27
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_MASK                   0x08000000
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_GET(x)                 (((x) & PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_MASK) >> PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_LSB)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_SET(x)                 (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_LSB) & PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_MASK)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_RESET                  0
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_MSB                    26
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_LSB                    24
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_MASK                   0x07000000
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_GET(x)                 (((x) & PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_MASK) >> PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_LSB)
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_SET(x)                 (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_LSB) & PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_MASK)
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_RESET                  0
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_MSB                 22
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_LSB                 16
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_MASK                0x007f0000
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_GET(x)              (((x) & PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_MASK) >> PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_LSB)
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_SET(x)              (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_LSB) & PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_MASK)
#define PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_RESET               0
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_MSB                15
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_LSB                15
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_MASK               0x00008000
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_GET(x)             (((x) & PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_MASK) >> PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_LSB)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_SET(x)             (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_LSB) & PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_MASK)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_RESET              0
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_MSB                 14
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_LSB                 14
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_MASK                0x00004000
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_GET(x)              (((x) & PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_MASK) >> PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_LSB)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_SET(x)              (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_LSB) & PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_MASK)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_RESET               0
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_MSB              13
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_LSB              13
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_MASK             0x00002000
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_GET(x)           (((x) & PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_MASK) >> PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_LSB)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_SET(x)           (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_LSB) & PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_MASK)
#define PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_RESET            0
#define PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_MSB              12
#define PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_LSB              12
#define PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_MASK             0x00001000
#define PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_GET(x)           (((x) & PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_MASK) >> PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_LSB)
#define PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_SET(x)           (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_LSB) & PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_MASK)
#define PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_RESET            0
#define PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_MSB             11
#define PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_LSB             0
#define PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_MASK            0x00000fff
#define PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_GET(x)          (((x) & PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_MASK) >> PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_LSB)
#define PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_SET(x)          (((0 | (x)) << PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_LSB) & PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_MASK)
#define PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_RESET           0
#define PHY_BB_TIMING_CONTROLS_2_ADDRESS                                 0x9804
#define PHY_BB_TIMING_CONTROLS_2_HW_MASK                                 0xff7fffff
#define PHY_BB_TIMING_CONTROLS_2_SW_MASK                                 0xff7fffff
#define PHY_BB_TIMING_CONTROLS_2_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TIMING_CONTROLS_2_SW_WRITE_MASK                           0xff7fffff
#define PHY_BB_TIMING_CONTROLS_2_RSTMASK                                 0x00800000
#define PHY_BB_TIMING_CONTROLS_2_RESET                                   0x00000000

// 0x9808 (BB_TIMING_CONTROLS_3)
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_MSB                31
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_LSB                17
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_MASK               0xfffe0000
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_GET(x)             (((x) & PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_MASK) >> PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_LSB)
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_SET(x)             (((0 | (x)) << PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_LSB) & PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_MASK)
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_RESET              0
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_MSB                16
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_LSB                13
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_MASK               0x0001e000
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_GET(x)             (((x) & PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_MASK) >> PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_LSB)
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_SET(x)             (((0 | (x)) << PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_LSB) & PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_MASK)
#define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_RESET              0
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_MSB                   12
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_LSB                   12
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_MASK                  0x00001000
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_GET(x)                (((x) & PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_MASK) >> PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_LSB)
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_SET(x)                (((0 | (x)) << PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_LSB) & PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_MASK)
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_RESET                 0
#define PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_MSB               11
#define PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_LSB               11
#define PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_MASK              0x00000800
#define PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_GET(x)            (((x) & PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_MASK) >> PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_LSB)
#define PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_SET(x)            (((0 | (x)) << PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_LSB) & PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_MASK)
#define PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_RESET             0
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_MSB                  10
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_LSB                  10
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_MASK                 0x00000400
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_GET(x)               (((x) & PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_MASK) >> PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_LSB)
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_SET(x)               (((0 | (x)) << PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_LSB) & PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_MASK)
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_RESET                0
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_MSB                     9
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_LSB                     9
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_MASK                    0x00000200
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_GET(x)                  (((x) & PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_MASK) >> PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_LSB)
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_SET(x)                  (((0 | (x)) << PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_LSB) & PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_MASK)
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_RESET                   0
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_MSB                   8
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_LSB                   8
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_MASK                  0x00000100
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_GET(x)                (((x) & PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_MASK) >> PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_LSB)
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_SET(x)                (((0 | (x)) << PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_LSB) & PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_MASK)
#define PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_RESET                 0
#define PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_MSB                 7
#define PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_LSB                 0
#define PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_MASK                0x000000ff
#define PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_GET(x)              (((x) & PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_MASK) >> PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_LSB)
#define PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_SET(x)              (((0 | (x)) << PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_LSB) & PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_MASK)
#define PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_RESET               0
#define PHY_BB_TIMING_CONTROLS_3_ADDRESS                                 0x9808
#define PHY_BB_TIMING_CONTROLS_3_HW_MASK                                 0xffffffff
#define PHY_BB_TIMING_CONTROLS_3_SW_MASK                                 0xffffffff
#define PHY_BB_TIMING_CONTROLS_3_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TIMING_CONTROLS_3_SW_WRITE_MASK                           0xffffffff
#define PHY_BB_TIMING_CONTROLS_3_RSTMASK                                 0x00000000
#define PHY_BB_TIMING_CONTROLS_3_RESET                                   0x00000000

// 0x980c (BB_TIMING_CONTROL_4)
#define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_MSB                     31
#define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_LSB                     31
#define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_MASK                    0x80000000
#define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_GET(x)                  (((x) & PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_MASK) >> PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_LSB)
#define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_SET(x)                  (((0 | (x)) << PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_LSB) & PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_MASK)
#define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_RESET                   0
#define PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_MSB                     29
#define PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_LSB                     29
#define PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_MASK                    0x20000000
#define PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_GET(x)                  (((x) & PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_MASK) >> PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_LSB)
#define PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_SET(x)                  (((0 | (x)) << PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_LSB) & PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_MASK)
#define PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_RESET                   0
#define PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_MSB                    28
#define PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_LSB                    28
#define PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_MASK                   0x10000000
#define PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_GET(x)                 (((x) & PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_MASK) >> PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_LSB)
#define PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_SET(x)                 (((0 | (x)) << PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_LSB) & PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_MASK)
#define PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_RESET                  0
#define PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_MSB                    27
#define PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_LSB                    21
#define PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_MASK                   0x0fe00000
#define PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_GET(x)                 (((x) & PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_MASK) >> PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_LSB)
#define PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_SET(x)                 (((0 | (x)) << PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_LSB) & PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_MASK)
#define PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_RESET                  0
#define PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_MSB                   20
#define PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_LSB                   17
#define PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_MASK                  0x001e0000
#define PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_GET(x)                (((x) & PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_MASK) >> PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_LSB)
#define PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_SET(x)                (((0 | (x)) << PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_LSB) & PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_MASK)
#define PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_RESET                 0
#define PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_MSB                    16
#define PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_LSB                    16
#define PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_MASK                   0x00010000
#define PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_GET(x)                 (((x) & PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_MASK) >> PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_LSB)
#define PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_SET(x)                 (((0 | (x)) << PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_LSB) & PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_MASK)
#define PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_RESET                  0
#define PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_MSB                     15
#define PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_LSB                     12
#define PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_MASK                    0x0000f000
#define PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_GET(x)                  (((x) & PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_MASK) >> PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_LSB)
#define PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_SET(x)                  (((0 | (x)) << PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_LSB) & PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_MASK)
#define PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_RESET                   0
#define PHY_BB_TIMING_CONTROL_4_ADDRESS                                  0x980c
#define PHY_BB_TIMING_CONTROL_4_HW_MASK                                  0xbffff000
#define PHY_BB_TIMING_CONTROL_4_SW_MASK                                  0xbffff000
#define PHY_BB_TIMING_CONTROL_4_HW_WRITE_MASK                            0x00000000
#define PHY_BB_TIMING_CONTROL_4_SW_WRITE_MASK                            0xbffff000
#define PHY_BB_TIMING_CONTROL_4_RSTMASK                                  0x40010fff
#define PHY_BB_TIMING_CONTROL_4_RESET                                    0x00000000

// 0x9810 (BB_TIMING_CONTROL_5)
#define PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_MSB                   31
#define PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_LSB                   30
#define PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_MASK                  0xc0000000
#define PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_GET(x)                (((x) & PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_MASK) >> PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_LSB)
#define PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_SET(x)                (((0 | (x)) << PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_LSB) & PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_MASK)
#define PHY_BB_TIMING_CONTROL_5_ENABLE_SPUR_FILTER_RESET                 0
#define PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_MSB               29
#define PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_LSB               23
#define PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_MASK              0x3f800000
#define PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_GET(x)            (((x) & PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_MASK) >> PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_LSB)
#define PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_SET(x)            (((0 | (x)) << PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_LSB) & PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_MASK)
#define PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_RESET             0
#define PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_MSB                           22
#define PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_LSB                           16
#define PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_MASK                          0x007f0000
#define PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_GET(x)                        (((x) & PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_MASK) >> PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_LSB)
#define PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_SET(x)                        (((0 | (x)) << PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_LSB) & PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_MASK)
#define PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_RESET                         0
#define PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_MSB                    15
#define PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_LSB                    15
#define PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_MASK                   0x00008000
#define PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_GET(x)                 (((x) & PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_MASK) >> PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_LSB)
#define PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_SET(x)                 (((0 | (x)) << PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_LSB) & PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_MASK)
#define PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_RESET                  0
#define PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_MSB                          7
#define PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_LSB                          1
#define PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_MASK                         0x000000fe
#define PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_GET(x)                       (((x) & PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_MASK) >> PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_LSB)
#define PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_SET(x)                       (((0 | (x)) << PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_LSB) & PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_MASK)
#define PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_RESET                        0
#define PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_MSB                   0
#define PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_LSB                   0
#define PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_MASK                  0x00000001
#define PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_GET(x)                (((x) & PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_MASK) >> PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_LSB)
#define PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_SET(x)                (((0 | (x)) << PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_LSB) & PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_MASK)
#define PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_RESET                 0
#define PHY_BB_TIMING_CONTROL_5_ADDRESS                                  0x9810
#define PHY_BB_TIMING_CONTROL_5_HW_MASK                                  0xffff80ff
#define PHY_BB_TIMING_CONTROL_5_SW_MASK                                  0xffff80ff
#define PHY_BB_TIMING_CONTROL_5_HW_WRITE_MASK                            0x00000000
#define PHY_BB_TIMING_CONTROL_5_SW_WRITE_MASK                            0xffff80ff
#define PHY_BB_TIMING_CONTROL_5_RSTMASK                                  0x00007f00
#define PHY_BB_TIMING_CONTROL_5_RESET                                    0x00000000

// 0x9814 (BB_TIMING_CONTROL_6)
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_MSB            27
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_LSB            21
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_MASK           0x0fe00000
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_GET(x)         (((x) & PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_MASK) >> PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_LSB)
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_SET(x)         (((0 | (x)) << PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_LSB) & PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_MASK)
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_RESET          0
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_MSB                    20
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_LSB                    15
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_MASK                   0x001f8000
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_GET(x)                 (((x) & PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_MASK) >> PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_LSB)
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_SET(x)                 (((0 | (x)) << PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_LSB) & PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_MASK)
#define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_RESET                  0
#define PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_MSB            14
#define PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_LSB            8
#define PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_MASK           0x00007f00
#define PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_GET(x)         (((x) & PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_MASK) >> PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_LSB)
#define PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_SET(x)         (((0 | (x)) << PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_LSB) & PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_MASK)
#define PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_RESET          0
#define PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_MSB                       7
#define PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_LSB                       0
#define PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_MASK                      0x000000ff
#define PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_GET(x)                    (((x) & PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_MASK) >> PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_LSB)
#define PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_SET(x)                    (((0 | (x)) << PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_LSB) & PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_MASK)
#define PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_RESET                     0
#define PHY_BB_TIMING_CONTROL_6_ADDRESS                                  0x9814
#define PHY_BB_TIMING_CONTROL_6_HW_MASK                                  0x0fffffff
#define PHY_BB_TIMING_CONTROL_6_SW_MASK                                  0x0fffffff
#define PHY_BB_TIMING_CONTROL_6_HW_WRITE_MASK                            0x00000000
#define PHY_BB_TIMING_CONTROL_6_SW_WRITE_MASK                            0x0fffffff
#define PHY_BB_TIMING_CONTROL_6_RSTMASK                                  0xf0000000
#define PHY_BB_TIMING_CONTROL_6_RESET                                    0x00000000

// 0x9818 (BB_TIMING_CONTROL_11)
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_MSB          31
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_LSB          31
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_MASK         0x80000000
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_GET(x)       (((x) & PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_MASK) >> PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_LSB)
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_SET(x)       (((0 | (x)) << PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_LSB) & PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_MASK)
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_RESET        0
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_MSB              30
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_LSB              30
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_MASK             0x40000000
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_GET(x)           (((x) & PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_MASK) >> PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_LSB)
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_SET(x)           (((0 | (x)) << PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_LSB) & PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_MASK)
#define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_RESET            0
#define PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_MSB                        29
#define PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_LSB                        20
#define PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_MASK                       0x3ff00000
#define PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_GET(x)                     (((x) & PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_MASK) >> PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_LSB)
#define PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_SET(x)                     (((0 | (x)) << PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_LSB) & PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_MASK)
#define PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_RESET                      0
#define PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_MSB                    19
#define PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_LSB                    0
#define PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_MASK                   0x000fffff
#define PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_GET(x)                 (((x) & PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_MASK) >> PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_LSB)
#define PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_SET(x)                 (((0 | (x)) << PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_LSB) & PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_MASK)
#define PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_RESET                  0
#define PHY_BB_TIMING_CONTROL_11_ADDRESS                                 0x9818
#define PHY_BB_TIMING_CONTROL_11_HW_MASK                                 0xffffffff
#define PHY_BB_TIMING_CONTROL_11_SW_MASK                                 0xffffffff
#define PHY_BB_TIMING_CONTROL_11_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TIMING_CONTROL_11_SW_WRITE_MASK                           0xffffffff
#define PHY_BB_TIMING_CONTROL_11_RSTMASK                                 0x00000000
#define PHY_BB_TIMING_CONTROL_11_RESET                                   0x00000000

// 0x981c (BB_SPUR_MASK_CONTROLS)
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_MSB            26
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_LSB            26
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_MASK           0x04000000
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_GET(x)         (((x) & PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_MASK) >> PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_LSB)
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_SET(x)         (((0 | (x)) << PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_LSB) & PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_MASK)
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_NF_RSSI_SPUR_MIT_RESET          0
#define PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_MSB                     25
#define PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_LSB                     18
#define PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_MASK                    0x03fc0000
#define PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_GET(x)                  (((x) & PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_MASK) >> PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_LSB)
#define PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_SET(x)                  (((0 | (x)) << PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_LSB) & PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_MASK)
#define PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_RESET                   0
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_MSB                    17
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_LSB                    17
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_MASK                   0x00020000
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_GET(x)                 (((x) & PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_MASK) >> PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_LSB)
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_SET(x)                 (((0 | (x)) << PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_LSB) & PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_MASK)
#define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_RESET                  0
#define PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_MSB                   8
#define PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_LSB                   8
#define PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_MASK                  0x00000100
#define PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_GET(x)                (((x) & PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_MASK) >> PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_LSB)
#define PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_SET(x)                (((0 | (x)) << PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_LSB) & PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_MASK)
#define PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_RESET                 0
#define PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_MSB                   7
#define PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_LSB                   0
#define PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_MASK                  0x000000ff
#define PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_GET(x)                (((x) & PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_MASK) >> PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_LSB)
#define PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_SET(x)                (((0 | (x)) << PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_LSB) & PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_MASK)
#define PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_RESET                 0
#define PHY_BB_SPUR_MASK_CONTROLS_ADDRESS                                0x981c
#define PHY_BB_SPUR_MASK_CONTROLS_HW_MASK                                0x07fe01ff
#define PHY_BB_SPUR_MASK_CONTROLS_SW_MASK                                0x07fe01ff
#define PHY_BB_SPUR_MASK_CONTROLS_HW_WRITE_MASK                          0x00000000
#define PHY_BB_SPUR_MASK_CONTROLS_SW_WRITE_MASK                          0x07fe01ff
#define PHY_BB_SPUR_MASK_CONTROLS_RSTMASK                                0xf801fe00
#define PHY_BB_SPUR_MASK_CONTROLS_RESET                                  0x00000000

// 0x9820 (BB_FIND_SIGNAL_LOW)
#define PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_MSB                        30
#define PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_LSB                        24
#define PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_MASK                       0x7f000000
#define PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_GET(x)                     (((x) & PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_MASK) >> PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_LSB)
#define PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_SET(x)                     (((0 | (x)) << PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_LSB) & PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_MASK)
#define PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_RESET                      0
#define PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_MSB                          23
#define PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_LSB                          20
#define PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_MASK                         0x00f00000
#define PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_GET(x)                       (((x) & PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_MASK) >> PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_LSB)
#define PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_SET(x)                       (((0 | (x)) << PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_LSB) & PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_MASK)
#define PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_RESET                        0
#define PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_MSB                            19
#define PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_LSB                            12
#define PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_MASK                           0x000ff000
#define PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_GET(x)                         (((x) & PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_MASK) >> PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_LSB)
#define PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_SET(x)                         (((0 | (x)) << PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_LSB) & PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_MASK)
#define PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_RESET                          0
#define PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_MSB                           11
#define PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_LSB                           6
#define PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_MASK                          0x00000fc0
#define PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_GET(x)                        (((x) & PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_MASK) >> PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_LSB)
#define PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_SET(x)                        (((0 | (x)) << PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_LSB) & PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_MASK)
#define PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_RESET                         0
#define PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_MSB                           5
#define PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_LSB                           0
#define PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_MASK                          0x0000003f
#define PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_GET(x)                        (((x) & PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_MASK) >> PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_LSB)
#define PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_SET(x)                        (((0 | (x)) << PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_LSB) & PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_MASK)
#define PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_RESET                         0
#define PHY_BB_FIND_SIGNAL_LOW_ADDRESS                                   0x9820
#define PHY_BB_FIND_SIGNAL_LOW_HW_MASK                                   0x7fffffff
#define PHY_BB_FIND_SIGNAL_LOW_SW_MASK                                   0x7fffffff
#define PHY_BB_FIND_SIGNAL_LOW_HW_WRITE_MASK                             0x00000000
#define PHY_BB_FIND_SIGNAL_LOW_SW_WRITE_MASK                             0x7fffffff
#define PHY_BB_FIND_SIGNAL_LOW_RSTMASK                                   0x80000000
#define PHY_BB_FIND_SIGNAL_LOW_RESET                                     0x00000000

// 0x9824 (BB_SFCORR)
#define PHY_BB_SFCORR_M2_THRES_MSB                                       30
#define PHY_BB_SFCORR_M2_THRES_LSB                                       24
#define PHY_BB_SFCORR_M2_THRES_MASK                                      0x7f000000
#define PHY_BB_SFCORR_M2_THRES_GET(x)                                    (((x) & PHY_BB_SFCORR_M2_THRES_MASK) >> PHY_BB_SFCORR_M2_THRES_LSB)
#define PHY_BB_SFCORR_M2_THRES_SET(x)                                    (((0 | (x)) << PHY_BB_SFCORR_M2_THRES_LSB) & PHY_BB_SFCORR_M2_THRES_MASK)
#define PHY_BB_SFCORR_M2_THRES_RESET                                     0
#define PHY_BB_SFCORR_M1_THRES_MSB                                       23
#define PHY_BB_SFCORR_M1_THRES_LSB                                       17
#define PHY_BB_SFCORR_M1_THRES_MASK                                      0x00fe0000
#define PHY_BB_SFCORR_M1_THRES_GET(x)                                    (((x) & PHY_BB_SFCORR_M1_THRES_MASK) >> PHY_BB_SFCORR_M1_THRES_LSB)
#define PHY_BB_SFCORR_M1_THRES_SET(x)                                    (((0 | (x)) << PHY_BB_SFCORR_M1_THRES_LSB) & PHY_BB_SFCORR_M1_THRES_MASK)
#define PHY_BB_SFCORR_M1_THRES_RESET                                     0
#define PHY_BB_SFCORR_ADCSAT_ICOUNT_MSB                                  16
#define PHY_BB_SFCORR_ADCSAT_ICOUNT_LSB                                  11
#define PHY_BB_SFCORR_ADCSAT_ICOUNT_MASK                                 0x0001f800
#define PHY_BB_SFCORR_ADCSAT_ICOUNT_GET(x)                               (((x) & PHY_BB_SFCORR_ADCSAT_ICOUNT_MASK) >> PHY_BB_SFCORR_ADCSAT_ICOUNT_LSB)
#define PHY_BB_SFCORR_ADCSAT_ICOUNT_SET(x)                               (((0 | (x)) << PHY_BB_SFCORR_ADCSAT_ICOUNT_LSB) & PHY_BB_SFCORR_ADCSAT_ICOUNT_MASK)
#define PHY_BB_SFCORR_ADCSAT_ICOUNT_RESET                                0
#define PHY_BB_SFCORR_ADCSAT_THRESH_MSB                                  10
#define PHY_BB_SFCORR_ADCSAT_THRESH_LSB                                  5
#define PHY_BB_SFCORR_ADCSAT_THRESH_MASK                                 0x000007e0
#define PHY_BB_SFCORR_ADCSAT_THRESH_GET(x)                               (((x) & PHY_BB_SFCORR_ADCSAT_THRESH_MASK) >> PHY_BB_SFCORR_ADCSAT_THRESH_LSB)
#define PHY_BB_SFCORR_ADCSAT_THRESH_SET(x)                               (((0 | (x)) << PHY_BB_SFCORR_ADCSAT_THRESH_LSB) & PHY_BB_SFCORR_ADCSAT_THRESH_MASK)
#define PHY_BB_SFCORR_ADCSAT_THRESH_RESET                                0
#define PHY_BB_SFCORR_M2COUNT_THR_MSB                                    4
#define PHY_BB_SFCORR_M2COUNT_THR_LSB                                    0
#define PHY_BB_SFCORR_M2COUNT_THR_MASK                                   0x0000001f
#define PHY_BB_SFCORR_M2COUNT_THR_GET(x)                                 (((x) & PHY_BB_SFCORR_M2COUNT_THR_MASK) >> PHY_BB_SFCORR_M2COUNT_THR_LSB)
#define PHY_BB_SFCORR_M2COUNT_THR_SET(x)                                 (((0 | (x)) << PHY_BB_SFCORR_M2COUNT_THR_LSB) & PHY_BB_SFCORR_M2COUNT_THR_MASK)
#define PHY_BB_SFCORR_M2COUNT_THR_RESET                                  0
#define PHY_BB_SFCORR_ADDRESS                                            0x9824
#define PHY_BB_SFCORR_HW_MASK                                            0x7fffffff
#define PHY_BB_SFCORR_SW_MASK                                            0x7fffffff
#define PHY_BB_SFCORR_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_SFCORR_SW_WRITE_MASK                                      0x7fffffff
#define PHY_BB_SFCORR_RSTMASK                                            0x80000000
#define PHY_BB_SFCORR_RESET                                              0x00000000

// 0x9828 (BB_SELF_CORR_LOW)
#define PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_MSB                           27
#define PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_LSB                           21
#define PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_MASK                          0x0fe00000
#define PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_GET(x)                        (((x) & PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_MASK) >> PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_LSB)
#define PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_SET(x)                        (((0 | (x)) << PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_LSB) & PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_MASK)
#define PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_RESET                         0
#define PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_MSB                           20
#define PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_LSB                           14
#define PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_MASK                          0x001fc000
#define PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_GET(x)                        (((x) & PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_MASK) >> PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_LSB)
#define PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_SET(x)                        (((0 | (x)) << PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_LSB) & PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_MASK)
#define PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_RESET                         0
#define PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_MSB                         13
#define PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_LSB                         8
#define PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_MASK                        0x00003f00
#define PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_GET(x)                      (((x) & PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_MASK) >> PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_LSB)
#define PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_SET(x)                      (((0 | (x)) << PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_LSB) & PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_MASK)
#define PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_RESET                       0
#define PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_MSB                         7
#define PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_LSB                         1
#define PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_MASK                        0x000000fe
#define PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_GET(x)                      (((x) & PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_MASK) >> PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_LSB)
#define PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_SET(x)                      (((0 | (x)) << PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_LSB) & PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_MASK)
#define PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_RESET                       0
#define PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_MSB                       0
#define PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_LSB                       0
#define PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_MASK                      0x00000001
#define PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_GET(x)                    (((x) & PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_MASK) >> PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_LSB)
#define PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_SET(x)                    (((0 | (x)) << PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_LSB) & PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_MASK)
#define PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_RESET                     0
#define PHY_BB_SELF_CORR_LOW_ADDRESS                                     0x9828
#define PHY_BB_SELF_CORR_LOW_HW_MASK                                     0x0fffffff
#define PHY_BB_SELF_CORR_LOW_SW_MASK                                     0x0fffffff
#define PHY_BB_SELF_CORR_LOW_HW_WRITE_MASK                               0x00000000
#define PHY_BB_SELF_CORR_LOW_SW_WRITE_MASK                               0x0fffffff
#define PHY_BB_SELF_CORR_LOW_RSTMASK                                     0xf0000000
#define PHY_BB_SELF_CORR_LOW_RESET                                       0x00000000

// 0x982c (BB_TIMING_CONTROL_12)
#define PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_MSB                19
#define PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_LSB                0
#define PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_MASK               0x000fffff
#define PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_GET(x)             (((x) & PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_MASK) >> PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_LSB)
#define PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_SET(x)             (((0 | (x)) << PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_LSB) & PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_MASK)
#define PHY_BB_TIMING_CONTROL_12_SPUR_DELTA_PHASE_2ND_RESET              0
#define PHY_BB_TIMING_CONTROL_12_ADDRESS                                 0x982c
#define PHY_BB_TIMING_CONTROL_12_HW_MASK                                 0x000fffff
#define PHY_BB_TIMING_CONTROL_12_SW_MASK                                 0x000fffff
#define PHY_BB_TIMING_CONTROL_12_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TIMING_CONTROL_12_SW_WRITE_MASK                           0x000fffff
#define PHY_BB_TIMING_CONTROL_12_RSTMASK                                 0xfff00000
#define PHY_BB_TIMING_CONTROL_12_RESET                                   0x00000000

// 0x9834 (BB_RADAR_DETECTION)
#define PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_MSB                   30
#define PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_LSB                   24
#define PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_MASK                  0x7f000000
#define PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_GET(x)                (((x) & PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_MASK) >> PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_LSB)
#define PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_SET(x)                (((0 | (x)) << PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_LSB) & PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_MASK)
#define PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_RESET                 0
#define PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_MSB                     23
#define PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_LSB                     18
#define PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_MASK                    0x00fc0000
#define PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_GET(x)                  (((x) & PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_MASK) >> PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_LSB)
#define PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_SET(x)                  (((0 | (x)) << PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_LSB) & PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_MASK)
#define PHY_BB_RADAR_DETECTION_PULSE_DROP_THRESH_RESET                   0
#define PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_MSB                   17
#define PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_LSB                   12
#define PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_MASK                  0x0003f000
#define PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_GET(x)                (((x) & PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_MASK) >> PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_LSB)
#define PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_SET(x)                (((0 | (x)) << PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_LSB) & PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_MASK)
#define PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_RESET                 0
#define PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_MSB                     11
#define PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_LSB                     6
#define PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_MASK                    0x00000fc0
#define PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_GET(x)                  (((x) & PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_MASK) >> PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_LSB)
#define PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_SET(x)                  (((0 | (x)) << PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_LSB) & PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_MASK)
#define PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_RESET                   0
#define PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_MSB                   0
#define PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_LSB                   0
#define PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_MASK                  0x00000001
#define PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_GET(x)                (((x) & PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_MASK) >> PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_LSB)
#define PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_SET(x)                (((0 | (x)) << PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_LSB) & PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_MASK)
#define PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_RESET                 0
#define PHY_BB_RADAR_DETECTION_ADDRESS                                   0x9834
#define PHY_BB_RADAR_DETECTION_HW_MASK                                   0x7fffffc1
#define PHY_BB_RADAR_DETECTION_SW_MASK                                   0x7fffffc1
#define PHY_BB_RADAR_DETECTION_HW_WRITE_MASK                             0x00000000
#define PHY_BB_RADAR_DETECTION_SW_WRITE_MASK                             0x7fffffc1
#define PHY_BB_RADAR_DETECTION_RSTMASK                                   0x8000003e
#define PHY_BB_RADAR_DETECTION_RESET                                     0x00000000

// 0x9838 (BB_RADAR_DETECTION_2)
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_MSB             30
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_LSB             30
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_MASK            0x40000000
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_GET(x)          (((x) & PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_MASK) >> PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_LSB)
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_SET(x)          (((0 | (x)) << PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_LSB) & PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_MASK)
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_DROP_CHECK_RESET           0
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_MSB           29
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_LSB           29
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_MASK          0x20000000
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_GET(x)        (((x) & PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_MASK) >> PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_LSB)
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_SET(x)        (((0 | (x)) << PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_LSB) & PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_MASK)
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELPWR_CHECK_RESET         0
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_MSB          28
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_LSB          28
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_MASK         0x10000000
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_GET(x)       (((x) & PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_MASK) >> PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_LSB)
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_SET(x)       (((0 | (x)) << PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_LSB) & PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_MASK)
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_RESET        0
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_MSB         27
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_LSB         27
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_MASK        0x08000000
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_GET(x)      (((x) & PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_MASK) >> PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_LSB)
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_SET(x)      (((0 | (x)) << PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_LSB) & PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_MASK)
#define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_RESET       0
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_MSB                 20
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_LSB                 16
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_MASK                0x001f0000
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_GET(x)              (((x) & PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_MASK) >> PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_LSB)
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_SET(x)              (((0 | (x)) << PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_LSB) & PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_MASK)
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELPWR_THRESH_RESET               0
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_MSB                12
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_LSB                8
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_MASK               0x00001f00
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_GET(x)             (((x) & PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_MASK) >> PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_LSB)
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_SET(x)             (((0 | (x)) << PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_LSB) & PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_MASK)
#define PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_RESET              0
#define PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_MSB                     7
#define PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_LSB                     0
#define PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_MASK                    0x000000ff
#define PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_GET(x)                  (((x) & PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_MASK) >> PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_LSB)
#define PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_SET(x)                  (((0 | (x)) << PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_LSB) & PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_MASK)
#define PHY_BB_RADAR_DETECTION_2_PULSE_WIDTH_MAX_RESET                   0
#define PHY_BB_RADAR_DETECTION_2_ADDRESS                                 0x9838
#define PHY_BB_RADAR_DETECTION_2_HW_MASK                                 0x781f1fff
#define PHY_BB_RADAR_DETECTION_2_SW_MASK                                 0x781f1fff
#define PHY_BB_RADAR_DETECTION_2_HW_WRITE_MASK                           0x00000000
#define PHY_BB_RADAR_DETECTION_2_SW_WRITE_MASK                           0x781f1fff
#define PHY_BB_RADAR_DETECTION_2_RSTMASK                                 0x87e0e000
#define PHY_BB_RADAR_DETECTION_2_RESET                                   0x00000000

// 0x983c (BB_EXTENSION_RADAR)
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_MSB                       31
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_LSB                       23
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_MASK                      0xff800000
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_GET(x)                    (((x) & PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_MASK) >> PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_LSB)
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_SET(x)                    (((0 | (x)) << PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_LSB) & PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_MASK)
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_RESET                     511
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_MSB               21
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_LSB               21
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_MASK              0x00200000
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_GET(x)            (((x) & PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_MASK) >> PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_LSB)
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_SET(x)            (((0 | (x)) << PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_LSB) & PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_MASK)
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_NB_MASK_RESET             1
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_MSB               20
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_LSB               20
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_MASK              0x00100000
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_GET(x)            (((x) & PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_MASK) >> PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_LSB)
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_SET(x)            (((0 | (x)) << PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_LSB) & PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_MASK)
#define PHY_BB_EXTENSION_RADAR_LB_DC_CAP_PULSE_DC_MASK_RESET             1
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_MSB                  16
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_LSB                  8
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_MASK                 0x0001ff00
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_GET(x)               (((x) & PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_MASK) >> PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_LSB)
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_SET(x)               (((0 | (x)) << PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_LSB) & PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_MASK)
#define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_FINE_RESET                511
#define PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_MSB                5
#define PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_LSB                0
#define PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_MASK               0x0000003f
#define PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_GET(x)             (((x) & PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_MASK) >> PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_LSB)
#define PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_SET(x)             (((0 | (x)) << PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_LSB) & PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_MASK)
#define PHY_BB_EXTENSION_RADAR_RESTART_LGDFSPWR_DELTA_RESET              15
#define PHY_BB_EXTENSION_RADAR_ADDRESS                                   0x983c
#define PHY_BB_EXTENSION_RADAR_HW_MASK                                   0xffb1ff3f
#define PHY_BB_EXTENSION_RADAR_SW_MASK                                   0xffb1ff3f
#define PHY_BB_EXTENSION_RADAR_HW_WRITE_MASK                             0x00000000
#define PHY_BB_EXTENSION_RADAR_SW_WRITE_MASK                             0xffb1ff3f
#define PHY_BB_EXTENSION_RADAR_RSTMASK                                   0xffffffff
#define PHY_BB_EXTENSION_RADAR_RESET                                     0xffb1ff0f

// 0x9880 (BB_MULTICHAIN_CONTROL)
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_MSB                31
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_LSB                31
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_MASK               0x80000000
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_GET(x)             (((x) & PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_MASK) >> PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_LSB)
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_SET(x)             (((0 | (x)) << PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_LSB) & PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_MASK)
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_DYN_DEWEIGHT_RESET              0
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_MSB             30
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_LSB             30
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_MASK            0x40000000
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_GET(x)          (((x) & PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_MASK) >> PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_LSB)
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_SET(x)          (((0 | (x)) << PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_LSB) & PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_MASK)
#define PHY_BB_MULTICHAIN_CONTROL_ENABLE_STATIC_DEWEIGHT_RESET           0
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_MSB                   29
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_LSB                   29
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_MASK                  0x20000000
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_GET(x)                (((x) & PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_MASK) >> PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_LSB)
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_SET(x)                (((0 | (x)) << PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_LSB) & PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_MASK)
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_RESET                 0
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_MSB                28
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_LSB                22
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_MASK               0x1fc00000
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_GET(x)             (((x) & PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_MASK) >> PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_LSB)
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_SET(x)             (((0 | (x)) << PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_LSB) & PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_MASK)
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_RESET              0
#define PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_MSB                       20
#define PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_LSB                       10
#define PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_MASK                      0x001ffc00
#define PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_GET(x)                    (((x) & PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_MASK) >> PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_LSB)
#define PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_SET(x)                    (((0 | (x)) << PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_LSB) & PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_MASK)
#define PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_RESET                     0
#define PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_MSB                 9
#define PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_LSB                 9
#define PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_MASK                0x00000200
#define PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_GET(x)              (((x) & PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_MASK) >> PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_LSB)
#define PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_SET(x)              (((0 | (x)) << PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_LSB) & PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_MASK)
#define PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_RESET               0
#define PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_MSB                       8
#define PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_LSB                       8
#define PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_MASK                      0x00000100
#define PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_GET(x)                    (((x) & PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_MASK) >> PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_LSB)
#define PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_SET(x)                    (((0 | (x)) << PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_LSB) & PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_MASK)
#define PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_RESET                     0
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_MSB                7
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_LSB                1
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_MASK               0x000000fe
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_GET(x)             (((x) & PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_MASK) >> PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_LSB)
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_SET(x)             (((0 | (x)) << PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_LSB) & PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_MASK)
#define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_RESET              0
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_MSB             0
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_LSB             0
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_MASK            0x00000001
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_GET(x)          (((x) & PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_MASK) >> PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_LSB)
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_SET(x)          (((0 | (x)) << PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_LSB) & PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_MASK)
#define PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_RESET           0
#define PHY_BB_MULTICHAIN_CONTROL_ADDRESS                                0x9880
#define PHY_BB_MULTICHAIN_CONTROL_HW_MASK                                0xffdfffff
#define PHY_BB_MULTICHAIN_CONTROL_SW_MASK                                0xffdfffff
#define PHY_BB_MULTICHAIN_CONTROL_HW_WRITE_MASK                          0x00000000
#define PHY_BB_MULTICHAIN_CONTROL_SW_WRITE_MASK                          0xffdfffff
#define PHY_BB_MULTICHAIN_CONTROL_RSTMASK                                0xc0200301
#define PHY_BB_MULTICHAIN_CONTROL_RESET                                  0x00000000

// 0x9884 (BB_PER_CHAIN_CSD)
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_MSB                  26
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_LSB                  23
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_MASK                 0x07800000
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_GET(x)               (((x) & PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_MASK) >> PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_LSB)
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_SET(x)               (((0 | (x)) << PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_LSB) & PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_MASK)
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW80MHZ_RESET                1
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_MSB                  22
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_LSB                  19
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_MASK                 0x00780000
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_GET(x)               (((x) & PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_MASK) >> PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_LSB)
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_SET(x)               (((0 | (x)) << PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_LSB) & PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_MASK)
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW40MHZ_RESET                1
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_MSB                  18
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_LSB                  15
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_MASK                 0x00078000
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_GET(x)               (((x) & PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_MASK) >> PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_LSB)
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_SET(x)               (((0 | (x)) << PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_LSB) & PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_MASK)
#define PHY_BB_PER_CHAIN_CSD_OVERLAP_WINDOW_BW20MHZ_RESET                1
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_MSB                        14
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_LSB                        10
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_MASK                       0x00007c00
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_GET(x)                     (((x) & PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_MASK) >> PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_LSB)
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_SET(x)                     (((0 | (x)) << PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_LSB) & PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_MASK)
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_RESET                      4
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_MSB                        9
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_LSB                        5
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_MASK                       0x000003e0
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_GET(x)                     (((x) & PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_MASK) >> PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_LSB)
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_SET(x)                     (((0 | (x)) << PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_LSB) & PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_MASK)
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_RESET                      2
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_MSB                        4
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_LSB                        0
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_MASK                       0x0000001f
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_GET(x)                     (((x) & PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_MASK) >> PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_LSB)
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_SET(x)                     (((0 | (x)) << PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_LSB) & PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_MASK)
#define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_RESET                      2
#define PHY_BB_PER_CHAIN_CSD_ADDRESS                                     0x9884
#define PHY_BB_PER_CHAIN_CSD_HW_MASK                                     0x07ffffff
#define PHY_BB_PER_CHAIN_CSD_SW_MASK                                     0x07ffffff
#define PHY_BB_PER_CHAIN_CSD_HW_WRITE_MASK                               0x00000000
#define PHY_BB_PER_CHAIN_CSD_SW_WRITE_MASK                               0x07ffffff
#define PHY_BB_PER_CHAIN_CSD_RSTMASK                                     0xffffffff
#define PHY_BB_PER_CHAIN_CSD_RESET                                       0x00889042

// 0x9888 (BB_PRE_EMPHASIS_BW20_B0)
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_MSB            29
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_LSB            15
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_MASK           0x3fff8000
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_MASK) >> PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_LSB)
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_LSB) & PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_MASK)
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_NEG_BW20_0_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_MSB            14
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_LSB            0
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_MASK           0x00007fff
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_MASK) >> PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_LSB)
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_LSB) & PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_MASK)
#define PHY_BB_PRE_EMPHASIS_BW20_B0_PRE_EMP_DB_POS_BW20_0_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW20_B0_ADDRESS                              0x9888
#define PHY_BB_PRE_EMPHASIS_BW20_B0_HW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW20_B0_SW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW20_B0_HW_WRITE_MASK                        0x00000000
#define PHY_BB_PRE_EMPHASIS_BW20_B0_SW_WRITE_MASK                        0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW20_B0_RSTMASK                              0xffffffff
#define PHY_BB_PRE_EMPHASIS_BW20_B0_RESET                                0x00000000

// 0x988c (BB_PRE_EMPHASIS_BW40_B0)
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_MSB            29
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_LSB            15
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_MASK           0x3fff8000
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_MASK) >> PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_LSB)
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_LSB) & PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_MASK)
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_NEG_BW40_0_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_MSB            14
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_LSB            0
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_MASK           0x00007fff
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_MASK) >> PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_LSB)
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_LSB) & PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_MASK)
#define PHY_BB_PRE_EMPHASIS_BW40_B0_PRE_EMP_DB_POS_BW40_0_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW40_B0_ADDRESS                              0x988c
#define PHY_BB_PRE_EMPHASIS_BW40_B0_HW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW40_B0_SW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW40_B0_HW_WRITE_MASK                        0x00000000
#define PHY_BB_PRE_EMPHASIS_BW40_B0_SW_WRITE_MASK                        0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW40_B0_RSTMASK                              0xffffffff
#define PHY_BB_PRE_EMPHASIS_BW40_B0_RESET                                0x00000000

// 0x9890 (BB_PRE_EMPHASIS_BW80_B0)
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_MSB            29
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_LSB            15
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_MASK           0x3fff8000
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_MASK) >> PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_LSB)
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_LSB) & PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_MASK)
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_NEG_BW80_0_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_MSB            14
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_LSB            0
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_MASK           0x00007fff
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_MASK) >> PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_LSB)
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_LSB) & PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_MASK)
#define PHY_BB_PRE_EMPHASIS_BW80_B0_PRE_EMP_DB_POS_BW80_0_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW80_B0_ADDRESS                              0x9890
#define PHY_BB_PRE_EMPHASIS_BW80_B0_HW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW80_B0_SW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW80_B0_HW_WRITE_MASK                        0x00000000
#define PHY_BB_PRE_EMPHASIS_BW80_B0_SW_WRITE_MASK                        0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW80_B0_RSTMASK                              0xffffffff
#define PHY_BB_PRE_EMPHASIS_BW80_B0_RESET                                0x00000000

// 0x9894 (BB_CHN_TABLES_INTF_ADDR)
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_MSB               31
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_LSB               31
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_MASK              0x80000000
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_GET(x)            (((x) & PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_MASK) >> PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_LSB)
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_SET(x)            (((0 | (x)) << PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_LSB) & PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_MASK)
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_ADDR_AUTO_INCR_RESET             0
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_MSB                  17
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_LSB                  2
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_MASK                 0x0003fffc
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_GET(x)               (((x) & PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_MASK) >> PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_LSB)
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_SET(x)               (((0 | (x)) << PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_LSB) & PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_MASK)
#define PHY_BB_CHN_TABLES_INTF_ADDR_CHN_TABLES_ADDR_RESET                0
#define PHY_BB_CHN_TABLES_INTF_ADDR_ADDRESS                              0x9894
#define PHY_BB_CHN_TABLES_INTF_ADDR_HW_MASK                              0x8003fffc
#define PHY_BB_CHN_TABLES_INTF_ADDR_SW_MASK                              0x8003fffc
#define PHY_BB_CHN_TABLES_INTF_ADDR_HW_WRITE_MASK                        0x00000000
#define PHY_BB_CHN_TABLES_INTF_ADDR_SW_WRITE_MASK                        0x8003fffc
#define PHY_BB_CHN_TABLES_INTF_ADDR_RSTMASK                              0xffffffff
#define PHY_BB_CHN_TABLES_INTF_ADDR_RESET                                0x00000000

// 0x9898 (BB_CHN_TABLES_INTF_DATA)
#define PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_MSB                  31
#define PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_LSB                  0
#define PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_MASK                 0xffffffff
#define PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_GET(x)               (((x) & PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_MASK) >> PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_LSB)
#define PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_SET(x)               (((0 | (x)) << PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_LSB) & PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_MASK)
#define PHY_BB_CHN_TABLES_INTF_DATA_CHN_TABLES_DATA_RESET                0
#define PHY_BB_CHN_TABLES_INTF_DATA_ADDRESS                              0x9898
#define PHY_BB_CHN_TABLES_INTF_DATA_HW_MASK                              0xffffffff
#define PHY_BB_CHN_TABLES_INTF_DATA_SW_MASK                              0xffffffff
#define PHY_BB_CHN_TABLES_INTF_DATA_HW_WRITE_MASK                        0xffffffff
#define PHY_BB_CHN_TABLES_INTF_DATA_SW_WRITE_MASK                        0xffffffff
#define PHY_BB_CHN_TABLES_INTF_DATA_RSTMASK                              0x00000000
#define PHY_BB_CHN_TABLES_INTF_DATA_RESET                                0x00000000

// 0x98a4 (BB_TSTDAC_CONSTANT)
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_MSB                  21
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_LSB                  11
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_MASK                 0x003ff800
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_GET(x)               (((x) & PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_MASK) >> PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_LSB)
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_SET(x)               (((0 | (x)) << PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_LSB) & PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_MASK)
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_RESET                0
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_MSB                  10
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_LSB                  0
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_MASK                 0x000007ff
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_GET(x)               (((x) & PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_MASK) >> PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_LSB)
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_SET(x)               (((0 | (x)) << PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_LSB) & PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_MASK)
#define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_RESET                0
#define PHY_BB_TSTDAC_CONSTANT_ADDRESS                                   0x98a4
#define PHY_BB_TSTDAC_CONSTANT_HW_MASK                                   0x003fffff
#define PHY_BB_TSTDAC_CONSTANT_SW_MASK                                   0x003fffff
#define PHY_BB_TSTDAC_CONSTANT_HW_WRITE_MASK                             0x00000000
#define PHY_BB_TSTDAC_CONSTANT_SW_WRITE_MASK                             0x003fffff
#define PHY_BB_TSTDAC_CONSTANT_RSTMASK                                   0xffc00000
#define PHY_BB_TSTDAC_CONSTANT_RESET                                     0x00000000

// 0x98a8 (BB_SPUR_REPORT_B0)
#define PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_MSB              31
#define PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_LSB              16
#define PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_MASK             0xffff0000
#define PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_GET(x)           (((x) & PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_MASK) >> PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_LSB)
#define PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_SET(x)           (((0 | (x)) << PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_LSB) & PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_MASK)
#define PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_RESET            0
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_MSB                           15
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_LSB                           8
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_MASK                          0x0000ff00
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_GET(x)                        (((x) & PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_MASK) >> PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_LSB)
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_SET(x)                        (((0 | (x)) << PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_LSB) & PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_MASK)
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_RESET                         0
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_MSB                           7
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_LSB                           0
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_MASK                          0x000000ff
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_GET(x)                        (((x) & PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_MASK) >> PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_LSB)
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_SET(x)                        (((0 | (x)) << PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_LSB) & PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_MASK)
#define PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_RESET                         0
#define PHY_BB_SPUR_REPORT_B0_ADDRESS                                    0x98a8
#define PHY_BB_SPUR_REPORT_B0_HW_MASK                                    0xffffffff
#define PHY_BB_SPUR_REPORT_B0_SW_MASK                                    0xffffffff
#define PHY_BB_SPUR_REPORT_B0_HW_WRITE_MASK                              0xffffffff
#define PHY_BB_SPUR_REPORT_B0_SW_WRITE_MASK                              0x00000000
#define PHY_BB_SPUR_REPORT_B0_RSTMASK                                    0x00000000
#define PHY_BB_SPUR_REPORT_B0_RESET                                      0x00000000

// 0x98b0 (BB_TXIQCAL_CONTROL_3)
#define PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_MSB                        31
#define PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_LSB                        31
#define PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_MASK                       0x80000000
#define PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_GET(x)                     (((x) & PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_MASK) >> PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_LSB)
#define PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_SET(x)                     (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_LSB) & PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_MASK)
#define PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_RESET                      0
#define PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_MSB                     30
#define PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_LSB                     29
#define PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_MASK                    0x60000000
#define PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_GET(x)                  (((x) & PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_MASK) >> PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_LSB)
#define PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_SET(x)                  (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_LSB) & PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_MASK)
#define PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_RESET                   0
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_MSB                         26
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_LSB                         25
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_MASK                        0x06000000
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_GET(x)                      (((x) & PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_MASK) >> PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_LSB)
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_SET(x)                      (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_LSB) & PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_MASK)
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_RESET                       1
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_MSB                         24
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_LSB                         24
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_MASK                        0x01000000
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_GET(x)                      (((x) & PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_MASK) >> PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_LSB)
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_SET(x)                      (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_LSB) & PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_MASK)
#define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_RESET                       0
#define PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_MSB                          23
#define PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_LSB                          22
#define PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_MASK                         0x00c00000
#define PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_GET(x)                       (((x) & PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_MASK) >> PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_LSB)
#define PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_SET(x)                       (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_LSB) & PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_MASK)
#define PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_RESET                        1
#define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_MSB                 21
#define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_LSB                 12
#define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_MASK                0x003ff000
#define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_GET(x)              (((x) & PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_MASK) >> PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_LSB)
#define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_SET(x)              (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_LSB) & PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_MASK)
#define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_RESET               128
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_MSB                          11
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_LSB                          6
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_MASK                         0x00000fc0
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_GET(x)                       (((x) & PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_MASK) >> PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_LSB)
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_SET(x)                       (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_LSB) & PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_MASK)
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_RESET                        46
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_MSB                         5
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_LSB                         0
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_MASK                        0x0000003f
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_GET(x)                      (((x) & PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_MASK) >> PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_LSB)
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_SET(x)                      (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_LSB) & PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_MASK)
#define PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_RESET                       62
#define PHY_BB_TXIQCAL_CONTROL_3_ADDRESS                                 0x98b0
#define PHY_BB_TXIQCAL_CONTROL_3_HW_MASK                                 0xe7ffffff
#define PHY_BB_TXIQCAL_CONTROL_3_SW_MASK                                 0xe7ffffff
#define PHY_BB_TXIQCAL_CONTROL_3_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TXIQCAL_CONTROL_3_SW_WRITE_MASK                           0xe7ffffff
#define PHY_BB_TXIQCAL_CONTROL_3_RSTMASK                                 0xffffffff
#define PHY_BB_TXIQCAL_CONTROL_3_RESET                                   0x02480bbe

// 0x98bc (BB_GREEN_TX_CONTROL_1)
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_MSB                        1
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_LSB                        1
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_MASK                       0x00000002
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_GET(x)                     (((x) & PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_MASK) >> PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_LSB)
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_SET(x)                     (((0 | (x)) << PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_LSB) & PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_MASK)
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_CASES_RESET                      1
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_MSB                    0
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_LSB                    0
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_MASK                   0x00000001
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_GET(x)                 (((x) & PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_MASK) >> PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_LSB)
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_SET(x)                 (((0 | (x)) << PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_LSB) & PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_MASK)
#define PHY_BB_GREEN_TX_CONTROL_1_GREEN_TX_ENABLE_RESET                  0
#define PHY_BB_GREEN_TX_CONTROL_1_ADDRESS                                0x98bc
#define PHY_BB_GREEN_TX_CONTROL_1_HW_MASK                                0x00000003
#define PHY_BB_GREEN_TX_CONTROL_1_SW_MASK                                0x00000003
#define PHY_BB_GREEN_TX_CONTROL_1_HW_WRITE_MASK                          0x00000000
#define PHY_BB_GREEN_TX_CONTROL_1_SW_WRITE_MASK                          0x00000003
#define PHY_BB_GREEN_TX_CONTROL_1_RSTMASK                                0xffffffff
#define PHY_BB_GREEN_TX_CONTROL_1_RESET                                  0x00000002

// 0x98c0 (BB_IQ_ADC_MEAS_0_B0)
#define PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_MSB              31
#define PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_LSB              0
#define PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_MASK             0xffffffff
#define PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_GET(x)           (((x) & PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_MASK) >> PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_LSB)
#define PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_SET(x)           (((0 | (x)) << PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_LSB) & PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_MASK)
#define PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_RESET            0
#define PHY_BB_IQ_ADC_MEAS_0_B0_ADDRESS                                  0x98c0
#define PHY_BB_IQ_ADC_MEAS_0_B0_HW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_0_B0_SW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_0_B0_HW_WRITE_MASK                            0xffffffff
#define PHY_BB_IQ_ADC_MEAS_0_B0_SW_WRITE_MASK                            0x00000000
#define PHY_BB_IQ_ADC_MEAS_0_B0_RSTMASK                                  0x00000000
#define PHY_BB_IQ_ADC_MEAS_0_B0_RESET                                    0x00000000

// 0x98c4 (BB_IQ_ADC_MEAS_1_B0)
#define PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_MSB              31
#define PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_LSB              0
#define PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_MASK             0xffffffff
#define PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_GET(x)           (((x) & PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_MASK) >> PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_LSB)
#define PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_SET(x)           (((0 | (x)) << PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_LSB) & PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_MASK)
#define PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_RESET            0
#define PHY_BB_IQ_ADC_MEAS_1_B0_ADDRESS                                  0x98c4
#define PHY_BB_IQ_ADC_MEAS_1_B0_HW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_1_B0_SW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_1_B0_HW_WRITE_MASK                            0xffffffff
#define PHY_BB_IQ_ADC_MEAS_1_B0_SW_WRITE_MASK                            0x00000000
#define PHY_BB_IQ_ADC_MEAS_1_B0_RSTMASK                                  0x00000000
#define PHY_BB_IQ_ADC_MEAS_1_B0_RESET                                    0x00000000

// 0x98c8 (BB_IQ_ADC_MEAS_2_B0)
#define PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_MSB              31
#define PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_LSB              0
#define PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_MASK             0xffffffff
#define PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_GET(x)           (((x) & PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_MASK) >> PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_LSB)
#define PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_SET(x)           (((0 | (x)) << PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_LSB) & PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_MASK)
#define PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_RESET            0
#define PHY_BB_IQ_ADC_MEAS_2_B0_ADDRESS                                  0x98c8
#define PHY_BB_IQ_ADC_MEAS_2_B0_HW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_2_B0_SW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_2_B0_HW_WRITE_MASK                            0xffffffff
#define PHY_BB_IQ_ADC_MEAS_2_B0_SW_WRITE_MASK                            0x00000000
#define PHY_BB_IQ_ADC_MEAS_2_B0_RSTMASK                                  0x00000000
#define PHY_BB_IQ_ADC_MEAS_2_B0_RESET                                    0x00000000

// 0x98cc (BB_IQ_ADC_MEAS_3_B0)
#define PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_MSB              31
#define PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_LSB              0
#define PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_MASK             0xffffffff
#define PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_GET(x)           (((x) & PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_MASK) >> PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_LSB)
#define PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_SET(x)           (((0 | (x)) << PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_LSB) & PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_MASK)
#define PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_RESET            0
#define PHY_BB_IQ_ADC_MEAS_3_B0_ADDRESS                                  0x98cc
#define PHY_BB_IQ_ADC_MEAS_3_B0_HW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_3_B0_SW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_3_B0_HW_WRITE_MASK                            0xffffffff
#define PHY_BB_IQ_ADC_MEAS_3_B0_SW_WRITE_MASK                            0x00000000
#define PHY_BB_IQ_ADC_MEAS_3_B0_RSTMASK                                  0x00000000
#define PHY_BB_IQ_ADC_MEAS_3_B0_RESET                                    0x00000000

// 0x98d0 (BB_TX_PHASE_RAMP_B0)
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_MSB                24
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_LSB                17
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_MASK               0x01fe0000
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_GET(x)             (((x) & PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_MASK) >> PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_LSB)
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_SET(x)             (((0 | (x)) << PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_LSB) & PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_MASK)
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_RESET              0
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_MSB                 16
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_LSB                 7
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_MASK                0x0001ff80
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_GET(x)              (((x) & PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_MASK) >> PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_LSB)
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_SET(x)              (((0 | (x)) << PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_LSB) & PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_MASK)
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_RESET               0
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_MSB                 6
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_LSB                 1
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_MASK                0x0000007e
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_GET(x)              (((x) & PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_MASK) >> PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_LSB)
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_SET(x)              (((0 | (x)) << PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_LSB) & PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_MASK)
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_RESET               0
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_MSB               0
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_LSB               0
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_MASK              0x00000001
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_GET(x)            (((x) & PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_MASK) >> PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_LSB)
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_SET(x)            (((0 | (x)) << PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_LSB) & PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_MASK)
#define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_RESET             0
#define PHY_BB_TX_PHASE_RAMP_B0_ADDRESS                                  0x98d0
#define PHY_BB_TX_PHASE_RAMP_B0_HW_MASK                                  0x01ffffff
#define PHY_BB_TX_PHASE_RAMP_B0_SW_MASK                                  0x01ffffff
#define PHY_BB_TX_PHASE_RAMP_B0_HW_WRITE_MASK                            0x00000000
#define PHY_BB_TX_PHASE_RAMP_B0_SW_WRITE_MASK                            0x01ffffff
#define PHY_BB_TX_PHASE_RAMP_B0_RSTMASK                                  0xfe000000
#define PHY_BB_TX_PHASE_RAMP_B0_RESET                                    0x00000000

// 0x98d4 (BB_ADC_GAIN_DC_CORR_B0)
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_ENABLE_MSB                31
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_ENABLE_LSB                31
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_ENABLE_MASK               0x80000000
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_ENABLE_GET(x)             (((x) & PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_ENABLE_MASK) >> PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_ENABLE_LSB)
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_ENABLE_SET(x)             (((0 | (x)) << PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_ENABLE_LSB) & PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_ENABLE_MASK)
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_ENABLE_RESET              0
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_ENABLE_MSB              30
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_ENABLE_LSB              30
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_ENABLE_MASK             0x40000000
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_ENABLE_GET(x)           (((x) & PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_ENABLE_MASK) >> PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_ENABLE_LSB)
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_ENABLE_SET(x)           (((0 | (x)) << PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_ENABLE_LSB) & PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_ENABLE_MASK)
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_ENABLE_RESET            0
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_MSB             29
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_LSB             21
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_MASK            0x3fe00000
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_GET(x)          (((x) & PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_MASK) >> PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_LSB)
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_SET(x)          (((0 | (x)) << PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_LSB) & PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_MASK)
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_RESET           0
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_MSB             20
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_LSB             12
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_MASK            0x001ff000
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_GET(x)          (((x) & PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_MASK) >> PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_LSB)
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_SET(x)          (((0 | (x)) << PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_LSB) & PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_MASK)
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_RESET           0
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_MSB           11
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_LSB           6
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_MASK          0x00000fc0
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_GET(x)        (((x) & PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_MASK) >> PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_LSB)
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_SET(x)        (((0 | (x)) << PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_LSB) & PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_MASK)
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_RESET         32
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_MSB           5
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_LSB           0
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_MASK          0x0000003f
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_GET(x)        (((x) & PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_MASK) >> PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_LSB)
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_SET(x)        (((0 | (x)) << PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_LSB) & PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_MASK)
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_RESET         32
#define PHY_BB_ADC_GAIN_DC_CORR_B0_ADDRESS                               0x98d4
#define PHY_BB_ADC_GAIN_DC_CORR_B0_HW_MASK                               0xffffffff
#define PHY_BB_ADC_GAIN_DC_CORR_B0_SW_MASK                               0xffffffff
#define PHY_BB_ADC_GAIN_DC_CORR_B0_HW_WRITE_MASK                         0x00000000
#define PHY_BB_ADC_GAIN_DC_CORR_B0_SW_WRITE_MASK                         0xffffffff
#define PHY_BB_ADC_GAIN_DC_CORR_B0_RSTMASK                               0xffffffff
#define PHY_BB_ADC_GAIN_DC_CORR_B0_RESET                                 0x00000820

// 0x98dc (BB_RX_IQ_CORR_B0)
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_MSB                 1
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_LSB                 1
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_MASK                0x00000002
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_GET(x)              (((x) & PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_MASK) >> PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_LSB)
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_SET(x)              (((0 | (x)) << PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_LSB) & PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_MASK)
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_BYPASS_IN_AGC_RESET               0
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_MSB                        0
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_LSB                        0
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_MASK                       0x00000001
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_GET(x)                     (((x) & PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_MASK) >> PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_LSB)
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_SET(x)                     (((0 | (x)) << PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_LSB) & PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_MASK)
#define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_RESET                      0
#define PHY_BB_RX_IQ_CORR_B0_ADDRESS                                     0x98dc
#define PHY_BB_RX_IQ_CORR_B0_HW_MASK                                     0x00000003
#define PHY_BB_RX_IQ_CORR_B0_SW_MASK                                     0x00000003
#define PHY_BB_RX_IQ_CORR_B0_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_IQ_CORR_B0_SW_WRITE_MASK                               0x00000003
#define PHY_BB_RX_IQ_CORR_B0_RSTMASK                                     0xffffffff
#define PHY_BB_RX_IQ_CORR_B0_RESET                                       0x00000000

// 0x98e0 (BB_RX_IQ_CORR_LOOPBACK_B0)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_MSB         18
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_LSB         18
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_MASK        0x00040000
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_GET(x)      (((x) & PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_MASK) >> PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_LSB)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_SET(x)      (((0 | (x)) << PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_LSB) & PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_MASK)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_ENABLE_RESET       0
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_MSB     17
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_LSB     9
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_MASK    0x0003fe00
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_GET(x)  (((x) & PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_MASK) >> PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_LSB)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_SET(x)  (((0 | (x)) << PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_LSB) & PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_MASK)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_I_COFF_0_RESET   0
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_MSB     8
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_LSB     0
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_MASK    0x000001ff
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_GET(x)  (((x) & PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_MASK) >> PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_LSB)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_SET(x)  (((0 | (x)) << PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_LSB) & PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_MASK)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_RESET   0
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_ADDRESS                            0x98e0
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_HW_MASK                            0x0007ffff
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_SW_MASK                            0x0007ffff
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_HW_WRITE_MASK                      0x00000000
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_SW_WRITE_MASK                      0x0007ffff
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_RSTMASK                            0xfffc0000
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B0_RESET                              0x00000000

// 0x98e4 (BB_PAPRD_AM2AM_MASK)
#define PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_MSB                     30
#define PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_LSB                     0
#define PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_MASK                    0x7fffffff
#define PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_GET(x)                  (((x) & PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_MASK) >> PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_LSB)
#define PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_SET(x)                  (((0 | (x)) << PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_LSB) & PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_MASK)
#define PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_RESET                   0
#define PHY_BB_PAPRD_AM2AM_MASK_ADDRESS                                  0x98e4
#define PHY_BB_PAPRD_AM2AM_MASK_HW_MASK                                  0x7fffffff
#define PHY_BB_PAPRD_AM2AM_MASK_SW_MASK                                  0x7fffffff
#define PHY_BB_PAPRD_AM2AM_MASK_HW_WRITE_MASK                            0x00000000
#define PHY_BB_PAPRD_AM2AM_MASK_SW_WRITE_MASK                            0x7fffffff
#define PHY_BB_PAPRD_AM2AM_MASK_RSTMASK                                  0x80000000
#define PHY_BB_PAPRD_AM2AM_MASK_RESET                                    0x00000000

// 0x98e8 (BB_PAPRD_AM2PM_MASK)
#define PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_MSB                     30
#define PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_LSB                     0
#define PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_MASK                    0x7fffffff
#define PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_GET(x)                  (((x) & PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_MASK) >> PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_LSB)
#define PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_SET(x)                  (((0 | (x)) << PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_LSB) & PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_MASK)
#define PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_RESET                   0
#define PHY_BB_PAPRD_AM2PM_MASK_ADDRESS                                  0x98e8
#define PHY_BB_PAPRD_AM2PM_MASK_HW_MASK                                  0x7fffffff
#define PHY_BB_PAPRD_AM2PM_MASK_SW_MASK                                  0x7fffffff
#define PHY_BB_PAPRD_AM2PM_MASK_HW_WRITE_MASK                            0x00000000
#define PHY_BB_PAPRD_AM2PM_MASK_SW_WRITE_MASK                            0x7fffffff
#define PHY_BB_PAPRD_AM2PM_MASK_RSTMASK                                  0x80000000
#define PHY_BB_PAPRD_AM2PM_MASK_RESET                                    0x00000000

// 0x98ec (BB_PAPRD_HT40_MASK)
#define PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_MSB                       30
#define PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_LSB                       0
#define PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_MASK                      0x7fffffff
#define PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_GET(x)                    (((x) & PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_MASK) >> PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_LSB)
#define PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_SET(x)                    (((0 | (x)) << PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_LSB) & PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_MASK)
#define PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_RESET                     0
#define PHY_BB_PAPRD_HT40_MASK_ADDRESS                                   0x98ec
#define PHY_BB_PAPRD_HT40_MASK_HW_MASK                                   0x7fffffff
#define PHY_BB_PAPRD_HT40_MASK_SW_MASK                                   0x7fffffff
#define PHY_BB_PAPRD_HT40_MASK_HW_WRITE_MASK                             0x00000000
#define PHY_BB_PAPRD_HT40_MASK_SW_WRITE_MASK                             0x7fffffff
#define PHY_BB_PAPRD_HT40_MASK_RSTMASK                                   0x80000000
#define PHY_BB_PAPRD_HT40_MASK_RESET                                     0x00000000

// 0x98f0 (BB_PAPRD_CTRL0_B0)
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_MAG_THRSH_0_MSB                      31
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_MAG_THRSH_0_LSB                      27
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_MAG_THRSH_0_MASK                     0xf8000000
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_MAG_THRSH_0_GET(x)                   (((x) & PHY_BB_PAPRD_CTRL0_B0_PAPRD_MAG_THRSH_0_MASK) >> PHY_BB_PAPRD_CTRL0_B0_PAPRD_MAG_THRSH_0_LSB)
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_MAG_THRSH_0_SET(x)                   (((0 | (x)) << PHY_BB_PAPRD_CTRL0_B0_PAPRD_MAG_THRSH_0_LSB) & PHY_BB_PAPRD_CTRL0_B0_PAPRD_MAG_THRSH_0_MASK)
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_MAG_THRSH_0_RESET                    0
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_4_0_0_MSB                 26
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_4_0_0_LSB                 2
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_4_0_0_MASK                0x07fffffc
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_4_0_0_GET(x)              (((x) & PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_4_0_0_MASK) >> PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_4_0_0_LSB)
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_4_0_0_SET(x)              (((0 | (x)) << PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_4_0_0_LSB) & PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_4_0_0_MASK)
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_VALID_GAIN_4_0_0_RESET               0
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_MSB                         0
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_LSB                         0
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_MASK                        0x00000001
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_GET(x)                      (((x) & PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_MASK) >> PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_LSB)
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_SET(x)                      (((0 | (x)) << PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_LSB) & PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_MASK)
#define PHY_BB_PAPRD_CTRL0_B0_PAPRD_ENABLE_0_RESET                       0
#define PHY_BB_PAPRD_CTRL0_B0_ADDRESS                                    0x98f0
#define PHY_BB_PAPRD_CTRL0_B0_HW_MASK                                    0xfffffffd
#define PHY_BB_PAPRD_CTRL0_B0_SW_MASK                                    0xfffffffd
#define PHY_BB_PAPRD_CTRL0_B0_HW_WRITE_MASK                              0x00000000
#define PHY_BB_PAPRD_CTRL0_B0_SW_WRITE_MASK                              0xfffffffd
#define PHY_BB_PAPRD_CTRL0_B0_RSTMASK                                    0x00000003
#define PHY_BB_PAPRD_CTRL0_B0_RESET                                      0x00000000

// 0x98f4 (BB_PAPRD_CTRL1_B0)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_MSB              29
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_LSB              29
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_MASK             0x20000000
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_GET(x)           (((x) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_MASK) >> PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_LSB)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_SET(x)           (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_LSB) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_MASK)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TRAINER_IANDQ_SEL_0_RESET            0
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_MSB                 13
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_LSB                 8
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_MASK                0x00003f00
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_GET(x)              (((x) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_MASK) >> PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_LSB)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_SET(x)              (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_LSB) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_MASK)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MIN_0_RESET               0
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_MSB                 7
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_LSB                 2
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_MASK                0x000000fc
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_GET(x)              (((x) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_MASK) >> PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_LSB)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_SET(x)              (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_LSB) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_MASK)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_TARGET_PWR_MAX_0_RESET               0
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_MSB          1
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_LSB          1
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_MASK         0x00000002
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_GET(x)       (((x) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_MASK) >> PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_LSB)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_SET(x)       (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_LSB) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_MASK)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2PM_ENABLE_0_RESET        0
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_MSB          0
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_LSB          0
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_MASK         0x00000001
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_GET(x)       (((x) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_MASK) >> PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_LSB)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_SET(x)       (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_LSB) & PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_MASK)
#define PHY_BB_PAPRD_CTRL1_B0_PAPRD_ADAPTIVE_AM2AM_ENABLE_0_RESET        0
#define PHY_BB_PAPRD_CTRL1_B0_ADDRESS                                    0x98f4
#define PHY_BB_PAPRD_CTRL1_B0_HW_MASK                                    0x20003fff
#define PHY_BB_PAPRD_CTRL1_B0_SW_MASK                                    0x20003fff
#define PHY_BB_PAPRD_CTRL1_B0_HW_WRITE_MASK                              0x00000000
#define PHY_BB_PAPRD_CTRL1_B0_SW_WRITE_MASK                              0x20003fff
#define PHY_BB_PAPRD_CTRL1_B0_RSTMASK                                    0xffffc003
#define PHY_BB_PAPRD_CTRL1_B0_RESET                                      0x00000000

// 0x98f8 (BB_PAPRD_CTRL2_B0)
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_GAIN_6_5_0_MSB                 30
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_GAIN_6_5_0_LSB                 21
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_GAIN_6_5_0_MASK                0x7fe00000
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_GAIN_6_5_0_GET(x)              (((x) & PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_GAIN_6_5_0_MASK) >> PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_GAIN_6_5_0_LSB)
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_GAIN_6_5_0_SET(x)              (((0 | (x)) << PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_GAIN_6_5_0_LSB) & PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_GAIN_6_5_0_MASK)
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_GAIN_6_5_0_RESET               0
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_MSB               20
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_LSB               0
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_MASK              0x001fffff
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_GET(x)            (((x) & PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_MASK) >> PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_LSB)
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_SET(x)            (((0 | (x)) << PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_LSB) & PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_MASK)
#define PHY_BB_PAPRD_CTRL2_B0_PAPRD_VALID_PA_SETTING_0_RESET             0
#define PHY_BB_PAPRD_CTRL2_B0_ADDRESS                                    0x98f8
#define PHY_BB_PAPRD_CTRL2_B0_HW_MASK                                    0x7fffffff
#define PHY_BB_PAPRD_CTRL2_B0_SW_MASK                                    0x7fffffff
#define PHY_BB_PAPRD_CTRL2_B0_HW_WRITE_MASK                              0x00000000
#define PHY_BB_PAPRD_CTRL2_B0_SW_WRITE_MASK                              0x7fffffff
#define PHY_BB_PAPRD_CTRL2_B0_RSTMASK                                    0x80000000
#define PHY_BB_PAPRD_CTRL2_B0_RESET                                      0x00000000

// 0x98fc (BB_PAPRD_CTRL3_B0)
#define PHY_BB_PAPRD_CTRL3_B0_PAPRD_TABLE_RFBMODE_0_MSB                  13
#define PHY_BB_PAPRD_CTRL3_B0_PAPRD_TABLE_RFBMODE_0_LSB                  7
#define PHY_BB_PAPRD_CTRL3_B0_PAPRD_TABLE_RFBMODE_0_MASK                 0x00003f80
#define PHY_BB_PAPRD_CTRL3_B0_PAPRD_TABLE_RFBMODE_0_GET(x)               (((x) & PHY_BB_PAPRD_CTRL3_B0_PAPRD_TABLE_RFBMODE_0_MASK) >> PHY_BB_PAPRD_CTRL3_B0_PAPRD_TABLE_RFBMODE_0_LSB)
#define PHY_BB_PAPRD_CTRL3_B0_PAPRD_TABLE_RFBMODE_0_SET(x)               (((0 | (x)) << PHY_BB_PAPRD_CTRL3_B0_PAPRD_TABLE_RFBMODE_0_LSB) & PHY_BB_PAPRD_CTRL3_B0_PAPRD_TABLE_RFBMODE_0_MASK)
#define PHY_BB_PAPRD_CTRL3_B0_PAPRD_TABLE_RFBMODE_0_RESET                0
#define PHY_BB_PAPRD_CTRL3_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_MSB           6
#define PHY_BB_PAPRD_CTRL3_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_LSB           0
#define PHY_BB_PAPRD_CTRL3_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_MASK          0x0000007f
#define PHY_BB_PAPRD_CTRL3_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_GET(x)        (((x) & PHY_BB_PAPRD_CTRL3_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_MASK) >> PHY_BB_PAPRD_CTRL3_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_LSB)
#define PHY_BB_PAPRD_CTRL3_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_SET(x)        (((0 | (x)) << PHY_BB_PAPRD_CTRL3_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_LSB) & PHY_BB_PAPRD_CTRL3_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_MASK)
#define PHY_BB_PAPRD_CTRL3_B0_PAPRD_ADAPTIVE_TABLE_VALID_0_RESET         0
#define PHY_BB_PAPRD_CTRL3_B0_ADDRESS                                    0x98fc
#define PHY_BB_PAPRD_CTRL3_B0_HW_MASK                                    0x00003fff
#define PHY_BB_PAPRD_CTRL3_B0_SW_MASK                                    0x00003fff
#define PHY_BB_PAPRD_CTRL3_B0_HW_WRITE_MASK                              0x00000000
#define PHY_BB_PAPRD_CTRL3_B0_SW_WRITE_MASK                              0x00003fff
#define PHY_BB_PAPRD_CTRL3_B0_RSTMASK                                    0xffffc000
#define PHY_BB_PAPRD_CTRL3_B0_RESET                                      0x00000000

// 0x9900 (BB_PAPRD_VHT80_MASK)
#define PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_MSB                     30
#define PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_LSB                     0
#define PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_MASK                    0x7fffffff
#define PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_GET(x)                  (((x) & PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_MASK) >> PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_LSB)
#define PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_SET(x)                  (((0 | (x)) << PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_LSB) & PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_MASK)
#define PHY_BB_PAPRD_VHT80_MASK_PAPRD_VHT80_MASK_RESET                   0
#define PHY_BB_PAPRD_VHT80_MASK_ADDRESS                                  0x9900
#define PHY_BB_PAPRD_VHT80_MASK_HW_MASK                                  0x7fffffff
#define PHY_BB_PAPRD_VHT80_MASK_SW_MASK                                  0x7fffffff
#define PHY_BB_PAPRD_VHT80_MASK_HW_WRITE_MASK                            0x00000000
#define PHY_BB_PAPRD_VHT80_MASK_SW_WRITE_MASK                            0x7fffffff
#define PHY_BB_PAPRD_VHT80_MASK_RSTMASK                                  0x80000000
#define PHY_BB_PAPRD_VHT80_MASK_RESET                                    0x00000000

// 0x9c00 (BB_TIMING_CONTROL_3A)
#define PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_MSB                30
#define PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_LSB                25
#define PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_MASK               0x7e000000
#define PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_GET(x)             (((x) & PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_MASK) >> PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_LSB)
#define PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_SET(x)             (((0 | (x)) << PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_LSB) & PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_MASK)
#define PHY_BB_TIMING_CONTROL_3A_STE_TO_LONG1_VH_RSSI_RESET              53
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_MSB                     24
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_LSB                     18
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_MASK                    0x01fc0000
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_GET(x)                  (((x) & PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_MASK) >> PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_LSB)
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_SET(x)                  (((0 | (x)) << PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_LSB) & PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_MASK)
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_VH_RSSI_RESET                   125
#define PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_MSB                      17
#define PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_LSB                      11
#define PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_MASK                     0x0003f800
#define PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_GET(x)                   (((x) & PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_MASK) >> PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_LSB)
#define PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_SET(x)                   (((0 | (x)) << PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_LSB) & PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_MASK)
#define PHY_BB_TIMING_CONTROL_3A_VH_RSSI_THRESH_RESET                    30
#define PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_MSB                10
#define PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_LSB                10
#define PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_MASK               0x00000400
#define PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_GET(x)             (((x) & PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_MASK) >> PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_LSB)
#define PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_SET(x)             (((0 | (x)) << PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_LSB) & PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_MASK)
#define PHY_BB_TIMING_CONTROL_3A_DISABLE_FTE_HIGH_SNR_RESET              0
#define PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_MSB               9
#define PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_LSB               9
#define PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_MASK              0x00000200
#define PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_GET(x)            (((x) & PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_MASK) >> PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_LSB)
#define PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_SET(x)            (((0 | (x)) << PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_LSB) & PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_MASK)
#define PHY_BB_TIMING_CONTROL_3A_USE_NON_HT_BW_FOR_CCA_RESET             0
#define PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_MSB                  8
#define PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_LSB                  8
#define PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_MASK                 0x00000100
#define PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_GET(x)               (((x) & PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_MASK) >> PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_LSB)
#define PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_SET(x)               (((0 | (x)) << PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_LSB) & PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_MASK)
#define PHY_BB_TIMING_CONTROL_3A_USE_VHT_BW_FOR_CCA_RESET                1
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_MSB                     6
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_LSB                     0
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_MASK                    0x0000007f
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_GET(x)                  (((x) & PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_MASK) >> PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_LSB)
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_SET(x)                  (((0 | (x)) << PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_LSB) & PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_MASK)
#define PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_RESET                   0
#define PHY_BB_TIMING_CONTROL_3A_ADDRESS                                 0x9c00
#define PHY_BB_TIMING_CONTROL_3A_HW_MASK                                 0x7fffff7f
#define PHY_BB_TIMING_CONTROL_3A_SW_MASK                                 0x7fffff7f
#define PHY_BB_TIMING_CONTROL_3A_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TIMING_CONTROL_3A_SW_WRITE_MASK                           0x7fffff7f
#define PHY_BB_TIMING_CONTROL_3A_RSTMASK                                 0xffffff80
#define PHY_BB_TIMING_CONTROL_3A_RESET                                   0x6bf4f100

// 0x9c04 (BB_LDPC_CNTL1)
#define PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_MSB                          31
#define PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_LSB                          0
#define PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_MASK                         0xffffffff
#define PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_GET(x)                       (((x) & PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_MASK) >> PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_LSB)
#define PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_SET(x)                       (((0 | (x)) << PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_LSB) & PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_MASK)
#define PHY_BB_LDPC_CNTL1_LDPC_LLR_SCALING0_RESET                        4294967125
#define PHY_BB_LDPC_CNTL1_ADDRESS                                        0x9c04
#define PHY_BB_LDPC_CNTL1_HW_MASK                                        0xffffffff
#define PHY_BB_LDPC_CNTL1_SW_MASK                                        0xffffffff
#define PHY_BB_LDPC_CNTL1_HW_WRITE_MASK                                  0x00000000
#define PHY_BB_LDPC_CNTL1_SW_WRITE_MASK                                  0xffffffff
#define PHY_BB_LDPC_CNTL1_RSTMASK                                        0xffffffff
#define PHY_BB_LDPC_CNTL1_RESET                                          0xffffff55

// 0x9c08 (BB_LDPC_CNTL2)
#define PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_MSB                           27
#define PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_LSB                           27
#define PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_MASK                          0x08000000
#define PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_GET(x)                        (((x) & PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_MASK) >> PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_LSB)
#define PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_SET(x)                        (((0 | (x)) << PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_LSB) & PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_MASK)
#define PHY_BB_LDPC_CNTL2_DISABLE_LDPC_DEC_RESET                         0
#define PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_MSB                        26
#define PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_LSB                        16
#define PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_MASK                       0x07ff0000
#define PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_GET(x)                     (((x) & PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_MASK) >> PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_LSB)
#define PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_SET(x)                     (((0 | (x)) << PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_LSB) & PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_MASK)
#define PHY_BB_LDPC_CNTL2_LDPC_LATENCY_LASTCW_RESET                      800
#define PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_MSB                          15
#define PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_LSB                          0
#define PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_MASK                         0x0000ffff
#define PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_GET(x)                       (((x) & PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_MASK) >> PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_LSB)
#define PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_SET(x)                       (((0 | (x)) << PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_LSB) & PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_MASK)
#define PHY_BB_LDPC_CNTL2_LDPC_LLR_SCALING1_RESET                        0
#define PHY_BB_LDPC_CNTL2_ADDRESS                                        0x9c08
#define PHY_BB_LDPC_CNTL2_HW_MASK                                        0x0fffffff
#define PHY_BB_LDPC_CNTL2_SW_MASK                                        0x0fffffff
#define PHY_BB_LDPC_CNTL2_HW_WRITE_MASK                                  0x00000000
#define PHY_BB_LDPC_CNTL2_SW_WRITE_MASK                                  0x0fffffff
#define PHY_BB_LDPC_CNTL2_RSTMASK                                        0xffff0000
#define PHY_BB_LDPC_CNTL2_RESET                                          0x03200000

// 0x9c0c (BB_VIT_SPUR_MASK_A)
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_MSB                    17
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_LSB                    10
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_MASK                   0x0003fc00
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_GET(x)                 (((x) & PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_MASK) >> PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_LSB)
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_SET(x)                 (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_LSB) & PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_MASK)
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_RESET                  0
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_MSB                        9
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_LSB                        0
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_MASK                       0x000003ff
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_GET(x)                     (((x) & PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_MASK) >> PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_LSB)
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_SET(x)                     (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_LSB) & PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_MASK)
#define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_RESET                      0
#define PHY_BB_VIT_SPUR_MASK_A_ADDRESS                                   0x9c0c
#define PHY_BB_VIT_SPUR_MASK_A_HW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_A_SW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_A_HW_WRITE_MASK                             0x00000000
#define PHY_BB_VIT_SPUR_MASK_A_SW_WRITE_MASK                             0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_A_RSTMASK                                   0xffffffff
#define PHY_BB_VIT_SPUR_MASK_A_RESET                                     0x00000000

// 0x9c10 (BB_VIT_SPUR_MASK_B)
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_MSB                    17
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_LSB                    10
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_MASK                   0x0003fc00
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_GET(x)                 (((x) & PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_MASK) >> PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_LSB)
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_SET(x)                 (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_LSB) & PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_MASK)
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_RESET                  0
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_MSB                        9
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_LSB                        0
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_MASK                       0x000003ff
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_GET(x)                     (((x) & PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_MASK) >> PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_LSB)
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_SET(x)                     (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_LSB) & PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_MASK)
#define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_RESET                      0
#define PHY_BB_VIT_SPUR_MASK_B_ADDRESS                                   0x9c10
#define PHY_BB_VIT_SPUR_MASK_B_HW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_B_SW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_B_HW_WRITE_MASK                             0x00000000
#define PHY_BB_VIT_SPUR_MASK_B_SW_WRITE_MASK                             0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_B_RSTMASK                                   0xffffffff
#define PHY_BB_VIT_SPUR_MASK_B_RESET                                     0x00000000

// 0x9c14 (BB_PILOT_SPUR_MASK)
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_MSB                   25
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_LSB                   18
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_MASK                  0x03fc0000
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_GET(x)                (((x) & PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_MASK) >> PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_LSB)
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_SET(x)                (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_LSB) & PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_MASK)
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_RESET                 0
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_MSB                       17
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_LSB                       13
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_MASK                      0x0003e000
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_GET(x)                    (((x) & PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_MASK) >> PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_LSB)
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_SET(x)                    (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_LSB) & PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_MASK)
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_RESET                     0
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_MSB                   12
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_LSB                   5
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_MASK                  0x00001fe0
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_GET(x)                (((x) & PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_MASK) >> PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_LSB)
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_SET(x)                (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_LSB) & PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_MASK)
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_RESET                 0
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_MSB                       4
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_LSB                       0
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_MASK                      0x0000001f
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_GET(x)                    (((x) & PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_MASK) >> PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_LSB)
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_SET(x)                    (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_LSB) & PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_MASK)
#define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_RESET                     0
#define PHY_BB_PILOT_SPUR_MASK_ADDRESS                                   0x9c14
#define PHY_BB_PILOT_SPUR_MASK_HW_MASK                                   0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_SW_MASK                                   0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_HW_WRITE_MASK                             0x00000000
#define PHY_BB_PILOT_SPUR_MASK_SW_WRITE_MASK                             0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_RSTMASK                                   0xffffffff
#define PHY_BB_PILOT_SPUR_MASK_RESET                                     0x00000000

// 0x9c18 (BB_CHAN_SPUR_MASK)
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_MSB                     25
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_LSB                     18
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_MASK                    0x03fc0000
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_GET(x)                  (((x) & PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_MASK) >> PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_LSB)
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_SET(x)                  (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_LSB) & PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_MASK)
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_RESET                   0
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_MSB                         17
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_LSB                         13
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_MASK                        0x0003e000
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_GET(x)                      (((x) & PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_MASK) >> PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_LSB)
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_SET(x)                      (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_LSB) & PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_MASK)
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_RESET                       0
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_MSB                     12
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_LSB                     5
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_MASK                    0x00001fe0
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_GET(x)                  (((x) & PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_MASK) >> PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_LSB)
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_SET(x)                  (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_LSB) & PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_MASK)
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_RESET                   0
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_MSB                         4
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_LSB                         0
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_MASK                        0x0000001f
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_GET(x)                      (((x) & PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_MASK) >> PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_LSB)
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_SET(x)                      (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_LSB) & PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_MASK)
#define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_RESET                       0
#define PHY_BB_CHAN_SPUR_MASK_ADDRESS                                    0x9c18
#define PHY_BB_CHAN_SPUR_MASK_HW_MASK                                    0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_SW_MASK                                    0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_HW_WRITE_MASK                              0x00000000
#define PHY_BB_CHAN_SPUR_MASK_SW_WRITE_MASK                              0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_RSTMASK                                    0xffffffff
#define PHY_BB_CHAN_SPUR_MASK_RESET                                      0x00000000

// 0x9c1c (BB_SHORT_GI_DELTA_SLOPE)
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_MSB    18
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_LSB    4
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_MASK   0x0007fff0
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_GET(x) (((x) & PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_MASK) >> PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_LSB)
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_SET(x) (((0 | (x)) << PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_LSB) & PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_MASK)
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_RESET  0
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_MSB    3
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_LSB    0
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_MASK   0x0000000f
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_GET(x) (((x) & PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_MASK) >> PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_LSB)
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_SET(x) (((0 | (x)) << PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_LSB) & PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_MASK)
#define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_RESET  0
#define PHY_BB_SHORT_GI_DELTA_SLOPE_ADDRESS                              0x9c1c
#define PHY_BB_SHORT_GI_DELTA_SLOPE_HW_MASK                              0x0007ffff
#define PHY_BB_SHORT_GI_DELTA_SLOPE_SW_MASK                              0x0007ffff
#define PHY_BB_SHORT_GI_DELTA_SLOPE_HW_WRITE_MASK                        0x00000000
#define PHY_BB_SHORT_GI_DELTA_SLOPE_SW_WRITE_MASK                        0x0007ffff
#define PHY_BB_SHORT_GI_DELTA_SLOPE_RSTMASK                              0xfff80000
#define PHY_BB_SHORT_GI_DELTA_SLOPE_RESET                                0x00000000

// 0x9c20 (BB_ML_CNTL1)
#define PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_MSB                         31
#define PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_LSB                         30
#define PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_MASK                        0xc0000000
#define PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_GET(x)                      (((x) & PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_MASK) >> PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_LSB)
#define PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_SET(x)                      (((0 | (x)) << PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_LSB) & PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_MASK)
#define PHY_BB_ML_CNTL1_CF_IS_FLAT_CH_THR_ML_RESET                       0
#define PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_MSB                        29
#define PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_LSB                        0
#define PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_MASK                       0x3fffffff
#define PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_GET(x)                     (((x) & PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_MASK) >> PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_LSB)
#define PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_SET(x)                     (((0 | (x)) << PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_LSB) & PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_MASK)
#define PHY_BB_ML_CNTL1_CF_ML_2S_WEIGHT_TABLE_RESET                      0
#define PHY_BB_ML_CNTL1_ADDRESS                                          0x9c20
#define PHY_BB_ML_CNTL1_HW_MASK                                          0xffffffff
#define PHY_BB_ML_CNTL1_SW_MASK                                          0xffffffff
#define PHY_BB_ML_CNTL1_HW_WRITE_MASK                                    0x00000000
#define PHY_BB_ML_CNTL1_SW_WRITE_MASK                                    0xffffffff
#define PHY_BB_ML_CNTL1_RSTMASK                                          0x00000000
#define PHY_BB_ML_CNTL1_RESET                                            0x00000000

// 0x9c24 (BB_ML_CNTL2)
#define PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_MSB                         31
#define PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_LSB                         30
#define PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_MASK                        0xc0000000
#define PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_GET(x)                      (((x) & PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_MASK) >> PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_LSB)
#define PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_SET(x)                      (((0 | (x)) << PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_LSB) & PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_MASK)
#define PHY_BB_ML_CNTL2_CF_IS_FLAT_CH_THR_ZF_RESET                       0
#define PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_MSB                        29
#define PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_LSB                        0
#define PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_MASK                       0x3fffffff
#define PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_GET(x)                     (((x) & PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_MASK) >> PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_LSB)
#define PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_SET(x)                     (((0 | (x)) << PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_LSB) & PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_MASK)
#define PHY_BB_ML_CNTL2_CF_ML_3S_WEIGHT_TABLE_RESET                      0
#define PHY_BB_ML_CNTL2_ADDRESS                                          0x9c24
#define PHY_BB_ML_CNTL2_HW_MASK                                          0xffffffff
#define PHY_BB_ML_CNTL2_SW_MASK                                          0xffffffff
#define PHY_BB_ML_CNTL2_HW_WRITE_MASK                                    0x00000000
#define PHY_BB_ML_CNTL2_SW_WRITE_MASK                                    0xffffffff
#define PHY_BB_ML_CNTL2_RSTMASK                                          0x00000000
#define PHY_BB_ML_CNTL2_RESET                                            0x00000000

// 0x9c28 (BB_TSTADC)
#define PHY_BB_TSTADC_TSTADC_OUT_I_MSB                                   19
#define PHY_BB_TSTADC_TSTADC_OUT_I_LSB                                   10
#define PHY_BB_TSTADC_TSTADC_OUT_I_MASK                                  0x000ffc00
#define PHY_BB_TSTADC_TSTADC_OUT_I_GET(x)                                (((x) & PHY_BB_TSTADC_TSTADC_OUT_I_MASK) >> PHY_BB_TSTADC_TSTADC_OUT_I_LSB)
#define PHY_BB_TSTADC_TSTADC_OUT_I_SET(x)                                (((0 | (x)) << PHY_BB_TSTADC_TSTADC_OUT_I_LSB) & PHY_BB_TSTADC_TSTADC_OUT_I_MASK)
#define PHY_BB_TSTADC_TSTADC_OUT_I_RESET                                 0
#define PHY_BB_TSTADC_TSTADC_OUT_Q_MSB                                   9
#define PHY_BB_TSTADC_TSTADC_OUT_Q_LSB                                   0
#define PHY_BB_TSTADC_TSTADC_OUT_Q_MASK                                  0x000003ff
#define PHY_BB_TSTADC_TSTADC_OUT_Q_GET(x)                                (((x) & PHY_BB_TSTADC_TSTADC_OUT_Q_MASK) >> PHY_BB_TSTADC_TSTADC_OUT_Q_LSB)
#define PHY_BB_TSTADC_TSTADC_OUT_Q_SET(x)                                (((0 | (x)) << PHY_BB_TSTADC_TSTADC_OUT_Q_LSB) & PHY_BB_TSTADC_TSTADC_OUT_Q_MASK)
#define PHY_BB_TSTADC_TSTADC_OUT_Q_RESET                                 0
#define PHY_BB_TSTADC_ADDRESS                                            0x9c28
#define PHY_BB_TSTADC_HW_MASK                                            0x000fffff
#define PHY_BB_TSTADC_SW_MASK                                            0x000fffff
#define PHY_BB_TSTADC_HW_WRITE_MASK                                      0x000fffff
#define PHY_BB_TSTADC_SW_WRITE_MASK                                      0x00000000
#define PHY_BB_TSTADC_RSTMASK                                            0xfff00000
#define PHY_BB_TSTADC_RESET                                              0x00000000

// 0x9c2c (BB_VIT_SPUR_MASK_C)
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_MSB                    17
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_LSB                    10
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_MASK                   0x0003fc00
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_GET(x)                 (((x) & PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_MASK) >> PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_LSB)
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_SET(x)                 (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_LSB) & PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_MASK)
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_IDX_C_RESET                  0
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_MSB                        9
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_LSB                        0
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_MASK                       0x000003ff
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_GET(x)                     (((x) & PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_MASK) >> PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_LSB)
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_SET(x)                     (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_LSB) & PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_MASK)
#define PHY_BB_VIT_SPUR_MASK_C_CF_PUNC_MASK_C_RESET                      0
#define PHY_BB_VIT_SPUR_MASK_C_ADDRESS                                   0x9c2c
#define PHY_BB_VIT_SPUR_MASK_C_HW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_C_SW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_C_HW_WRITE_MASK                             0x00000000
#define PHY_BB_VIT_SPUR_MASK_C_SW_WRITE_MASK                             0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_C_RSTMASK                                   0xffffffff
#define PHY_BB_VIT_SPUR_MASK_C_RESET                                     0x00000000

// 0x9c30 (BB_VIT_SPUR_MASK_D)
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_MSB                    17
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_LSB                    10
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_MASK                   0x0003fc00
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_GET(x)                 (((x) & PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_MASK) >> PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_LSB)
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_SET(x)                 (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_LSB) & PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_MASK)
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_IDX_D_RESET                  0
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_MSB                        9
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_LSB                        0
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_MASK                       0x000003ff
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_GET(x)                     (((x) & PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_MASK) >> PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_LSB)
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_SET(x)                     (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_LSB) & PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_MASK)
#define PHY_BB_VIT_SPUR_MASK_D_CF_PUNC_MASK_D_RESET                      0
#define PHY_BB_VIT_SPUR_MASK_D_ADDRESS                                   0x9c30
#define PHY_BB_VIT_SPUR_MASK_D_HW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_D_SW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_D_HW_WRITE_MASK                             0x00000000
#define PHY_BB_VIT_SPUR_MASK_D_SW_WRITE_MASK                             0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_D_RSTMASK                                   0xffffffff
#define PHY_BB_VIT_SPUR_MASK_D_RESET                                     0x00000000

// 0x9c34 (BB_PILOT_SPUR_MASK_CD)
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_MSB                25
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_LSB                18
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_MASK               0x03fc0000
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_GET(x)             (((x) & PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_MASK) >> PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_LSB)
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_SET(x)             (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_LSB) & PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_MASK)
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_D_RESET              0
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_MSB                    17
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_LSB                    13
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_MASK                   0x0003e000
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_GET(x)                 (((x) & PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_MASK) >> PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_LSB)
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_SET(x)                 (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_LSB) & PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_MASK)
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_D_RESET                  0
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_MSB                12
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_LSB                5
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_MASK               0x00001fe0
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_GET(x)             (((x) & PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_MASK) >> PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_LSB)
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_SET(x)             (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_LSB) & PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_MASK)
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_IDX_C_RESET              0
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_MSB                    4
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_LSB                    0
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_MASK                   0x0000001f
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_GET(x)                 (((x) & PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_MASK) >> PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_LSB)
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_SET(x)                 (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_LSB) & PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_MASK)
#define PHY_BB_PILOT_SPUR_MASK_CD_CF_PILOT_MASK_C_RESET                  0
#define PHY_BB_PILOT_SPUR_MASK_CD_ADDRESS                                0x9c34
#define PHY_BB_PILOT_SPUR_MASK_CD_HW_MASK                                0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_CD_SW_MASK                                0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_CD_HW_WRITE_MASK                          0x00000000
#define PHY_BB_PILOT_SPUR_MASK_CD_SW_WRITE_MASK                          0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_CD_RSTMASK                                0xffffffff
#define PHY_BB_PILOT_SPUR_MASK_CD_RESET                                  0x00000000

// 0x9c38 (BB_CHAN_SPUR_MASK_CD)
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_MSB                  25
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_LSB                  18
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_MASK                 0x03fc0000
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_GET(x)               (((x) & PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_MASK) >> PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_LSB)
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_SET(x)               (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_LSB) & PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_MASK)
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_D_RESET                0
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_MSB                      17
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_LSB                      13
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_MASK                     0x0003e000
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_GET(x)                   (((x) & PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_MASK) >> PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_LSB)
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_SET(x)                   (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_LSB) & PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_MASK)
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_D_RESET                    0
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_MSB                  12
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_LSB                  5
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_MASK                 0x00001fe0
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_GET(x)               (((x) & PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_MASK) >> PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_LSB)
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_SET(x)               (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_LSB) & PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_MASK)
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_IDX_C_RESET                0
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_MSB                      4
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_LSB                      0
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_MASK                     0x0000001f
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_GET(x)                   (((x) & PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_MASK) >> PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_LSB)
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_SET(x)                   (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_LSB) & PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_MASK)
#define PHY_BB_CHAN_SPUR_MASK_CD_CF_CHAN_MASK_C_RESET                    0
#define PHY_BB_CHAN_SPUR_MASK_CD_ADDRESS                                 0x9c38
#define PHY_BB_CHAN_SPUR_MASK_CD_HW_MASK                                 0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_CD_SW_MASK                                 0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_CD_HW_WRITE_MASK                           0x00000000
#define PHY_BB_CHAN_SPUR_MASK_CD_SW_WRITE_MASK                           0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_CD_RSTMASK                                 0xffffffff
#define PHY_BB_CHAN_SPUR_MASK_CD_RESET                                   0x00000000

// 0x9c3c (BB_VIT_SPUR_MASK_E)
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_MSB                    17
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_LSB                    10
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_MASK                   0x0003fc00
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_GET(x)                 (((x) & PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_MASK) >> PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_LSB)
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_SET(x)                 (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_LSB) & PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_MASK)
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_IDX_E_RESET                  0
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_MSB                        9
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_LSB                        0
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_MASK                       0x000003ff
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_GET(x)                     (((x) & PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_MASK) >> PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_LSB)
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_SET(x)                     (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_LSB) & PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_MASK)
#define PHY_BB_VIT_SPUR_MASK_E_CF_PUNC_MASK_E_RESET                      0
#define PHY_BB_VIT_SPUR_MASK_E_ADDRESS                                   0x9c3c
#define PHY_BB_VIT_SPUR_MASK_E_HW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_E_SW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_E_HW_WRITE_MASK                             0x00000000
#define PHY_BB_VIT_SPUR_MASK_E_SW_WRITE_MASK                             0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_E_RSTMASK                                   0xffffffff
#define PHY_BB_VIT_SPUR_MASK_E_RESET                                     0x00000000

// 0x9c40 (BB_VIT_SPUR_MASK_F)
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_MSB                    17
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_LSB                    10
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_MASK                   0x0003fc00
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_GET(x)                 (((x) & PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_MASK) >> PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_LSB)
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_SET(x)                 (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_LSB) & PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_MASK)
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_IDX_F_RESET                  0
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_MSB                        9
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_LSB                        0
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_MASK                       0x000003ff
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_GET(x)                     (((x) & PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_MASK) >> PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_LSB)
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_SET(x)                     (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_LSB) & PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_MASK)
#define PHY_BB_VIT_SPUR_MASK_F_CF_PUNC_MASK_F_RESET                      0
#define PHY_BB_VIT_SPUR_MASK_F_ADDRESS                                   0x9c40
#define PHY_BB_VIT_SPUR_MASK_F_HW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_F_SW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_F_HW_WRITE_MASK                             0x00000000
#define PHY_BB_VIT_SPUR_MASK_F_SW_WRITE_MASK                             0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_F_RSTMASK                                   0xffffffff
#define PHY_BB_VIT_SPUR_MASK_F_RESET                                     0x00000000

// 0x9c44 (BB_PILOT_SPUR_MASK_EF)
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_MSB                25
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_LSB                18
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_MASK               0x03fc0000
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_GET(x)             (((x) & PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_MASK) >> PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_LSB)
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_SET(x)             (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_LSB) & PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_MASK)
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_F_RESET              0
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_MSB                    17
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_LSB                    13
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_MASK                   0x0003e000
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_GET(x)                 (((x) & PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_MASK) >> PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_LSB)
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_SET(x)                 (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_LSB) & PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_MASK)
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_F_RESET                  0
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_MSB                12
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_LSB                5
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_MASK               0x00001fe0
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_GET(x)             (((x) & PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_MASK) >> PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_LSB)
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_SET(x)             (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_LSB) & PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_MASK)
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_IDX_E_RESET              0
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_MSB                    4
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_LSB                    0
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_MASK                   0x0000001f
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_GET(x)                 (((x) & PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_MASK) >> PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_LSB)
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_SET(x)                 (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_LSB) & PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_MASK)
#define PHY_BB_PILOT_SPUR_MASK_EF_CF_PILOT_MASK_E_RESET                  0
#define PHY_BB_PILOT_SPUR_MASK_EF_ADDRESS                                0x9c44
#define PHY_BB_PILOT_SPUR_MASK_EF_HW_MASK                                0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_EF_SW_MASK                                0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_EF_HW_WRITE_MASK                          0x00000000
#define PHY_BB_PILOT_SPUR_MASK_EF_SW_WRITE_MASK                          0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_EF_RSTMASK                                0xffffffff
#define PHY_BB_PILOT_SPUR_MASK_EF_RESET                                  0x00000000

// 0x9c48 (BB_CHAN_SPUR_MASK_EF)
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_MSB                  25
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_LSB                  18
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_MASK                 0x03fc0000
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_GET(x)               (((x) & PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_MASK) >> PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_LSB)
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_SET(x)               (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_LSB) & PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_MASK)
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_F_RESET                0
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_MSB                      17
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_LSB                      13
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_MASK                     0x0003e000
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_GET(x)                   (((x) & PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_MASK) >> PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_LSB)
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_SET(x)                   (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_LSB) & PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_MASK)
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_F_RESET                    0
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_MSB                  12
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_LSB                  5
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_MASK                 0x00001fe0
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_GET(x)               (((x) & PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_MASK) >> PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_LSB)
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_SET(x)               (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_LSB) & PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_MASK)
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_IDX_E_RESET                0
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_MSB                      4
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_LSB                      0
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_MASK                     0x0000001f
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_GET(x)                   (((x) & PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_MASK) >> PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_LSB)
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_SET(x)                   (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_LSB) & PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_MASK)
#define PHY_BB_CHAN_SPUR_MASK_EF_CF_CHAN_MASK_E_RESET                    0
#define PHY_BB_CHAN_SPUR_MASK_EF_ADDRESS                                 0x9c48
#define PHY_BB_CHAN_SPUR_MASK_EF_HW_MASK                                 0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_EF_SW_MASK                                 0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_EF_HW_WRITE_MASK                           0x00000000
#define PHY_BB_CHAN_SPUR_MASK_EF_SW_WRITE_MASK                           0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_EF_RSTMASK                                 0xffffffff
#define PHY_BB_CHAN_SPUR_MASK_EF_RESET                                   0x00000000

// 0x9c4c (BB_VIT_SPUR_MASK_G)
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_MSB                    17
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_LSB                    10
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_MASK                   0x0003fc00
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_GET(x)                 (((x) & PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_MASK) >> PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_LSB)
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_SET(x)                 (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_LSB) & PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_MASK)
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_IDX_G_RESET                  0
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_MSB                        9
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_LSB                        0
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_MASK                       0x000003ff
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_GET(x)                     (((x) & PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_MASK) >> PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_LSB)
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_SET(x)                     (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_LSB) & PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_MASK)
#define PHY_BB_VIT_SPUR_MASK_G_CF_PUNC_MASK_G_RESET                      0
#define PHY_BB_VIT_SPUR_MASK_G_ADDRESS                                   0x9c4c
#define PHY_BB_VIT_SPUR_MASK_G_HW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_G_SW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_G_HW_WRITE_MASK                             0x00000000
#define PHY_BB_VIT_SPUR_MASK_G_SW_WRITE_MASK                             0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_G_RSTMASK                                   0xffffffff
#define PHY_BB_VIT_SPUR_MASK_G_RESET                                     0x00000000

// 0x9c50 (BB_VIT_SPUR_MASK_H)
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_MSB                    17
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_LSB                    10
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_MASK                   0x0003fc00
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_GET(x)                 (((x) & PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_MASK) >> PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_LSB)
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_SET(x)                 (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_LSB) & PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_MASK)
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_IDX_H_RESET                  0
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_MSB                        9
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_LSB                        0
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_MASK                       0x000003ff
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_GET(x)                     (((x) & PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_MASK) >> PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_LSB)
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_SET(x)                     (((0 | (x)) << PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_LSB) & PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_MASK)
#define PHY_BB_VIT_SPUR_MASK_H_CF_PUNC_MASK_H_RESET                      0
#define PHY_BB_VIT_SPUR_MASK_H_ADDRESS                                   0x9c50
#define PHY_BB_VIT_SPUR_MASK_H_HW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_H_SW_MASK                                   0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_H_HW_WRITE_MASK                             0x00000000
#define PHY_BB_VIT_SPUR_MASK_H_SW_WRITE_MASK                             0x0003ffff
#define PHY_BB_VIT_SPUR_MASK_H_RSTMASK                                   0xffffffff
#define PHY_BB_VIT_SPUR_MASK_H_RESET                                     0x00000000

// 0x9c54 (BB_PILOT_SPUR_MASK_GH)
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_MSB                25
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_LSB                18
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_MASK               0x03fc0000
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_GET(x)             (((x) & PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_MASK) >> PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_LSB)
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_SET(x)             (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_LSB) & PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_MASK)
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_H_RESET              0
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_MSB                    17
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_LSB                    13
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_MASK                   0x0003e000
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_GET(x)                 (((x) & PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_MASK) >> PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_LSB)
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_SET(x)                 (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_LSB) & PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_MASK)
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_H_RESET                  0
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_MSB                12
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_LSB                5
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_MASK               0x00001fe0
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_GET(x)             (((x) & PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_MASK) >> PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_LSB)
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_SET(x)             (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_LSB) & PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_MASK)
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_IDX_G_RESET              0
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_MSB                    4
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_LSB                    0
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_MASK                   0x0000001f
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_GET(x)                 (((x) & PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_MASK) >> PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_LSB)
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_SET(x)                 (((0 | (x)) << PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_LSB) & PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_MASK)
#define PHY_BB_PILOT_SPUR_MASK_GH_CF_PILOT_MASK_G_RESET                  0
#define PHY_BB_PILOT_SPUR_MASK_GH_ADDRESS                                0x9c54
#define PHY_BB_PILOT_SPUR_MASK_GH_HW_MASK                                0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_GH_SW_MASK                                0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_GH_HW_WRITE_MASK                          0x00000000
#define PHY_BB_PILOT_SPUR_MASK_GH_SW_WRITE_MASK                          0x03ffffff
#define PHY_BB_PILOT_SPUR_MASK_GH_RSTMASK                                0xffffffff
#define PHY_BB_PILOT_SPUR_MASK_GH_RESET                                  0x00000000

// 0x9c58 (BB_CHAN_SPUR_MASK_GH)
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_MSB                  25
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_LSB                  18
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_MASK                 0x03fc0000
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_GET(x)               (((x) & PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_MASK) >> PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_LSB)
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_SET(x)               (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_LSB) & PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_MASK)
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_H_RESET                0
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_MSB                      17
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_LSB                      13
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_MASK                     0x0003e000
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_GET(x)                   (((x) & PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_MASK) >> PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_LSB)
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_SET(x)                   (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_LSB) & PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_MASK)
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_H_RESET                    0
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_MSB                  12
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_LSB                  5
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_MASK                 0x00001fe0
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_GET(x)               (((x) & PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_MASK) >> PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_LSB)
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_SET(x)               (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_LSB) & PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_MASK)
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_IDX_G_RESET                0
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_MSB                      4
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_LSB                      0
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_MASK                     0x0000001f
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_GET(x)                   (((x) & PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_MASK) >> PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_LSB)
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_SET(x)                   (((0 | (x)) << PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_LSB) & PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_MASK)
#define PHY_BB_CHAN_SPUR_MASK_GH_CF_CHAN_MASK_G_RESET                    0
#define PHY_BB_CHAN_SPUR_MASK_GH_ADDRESS                                 0x9c58
#define PHY_BB_CHAN_SPUR_MASK_GH_HW_MASK                                 0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_GH_SW_MASK                                 0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_GH_HW_WRITE_MASK                           0x00000000
#define PHY_BB_CHAN_SPUR_MASK_GH_SW_WRITE_MASK                           0x03ffffff
#define PHY_BB_CHAN_SPUR_MASK_GH_RSTMASK                                 0xffffffff
#define PHY_BB_CHAN_SPUR_MASK_GH_RESET                                   0x00000000

// 0x9c5c (BB_LDPC_CNTL3)
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_MSB                      31
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_LSB                      21
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_MASK                     0xffe00000
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_GET(x)                   (((x) & PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_MASK) >> PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_LSB)
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_SET(x)                   (((0 | (x)) << PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_LSB) & PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_MASK)
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE2_RESET                    70
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_MSB                       20
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_LSB                       10
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_MASK                      0x001ffc00
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_GET(x)                    (((x) & PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_MASK) >> PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_LSB)
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_SET(x)                    (((0 | (x)) << PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_LSB) & PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_MASK)
#define PHY_BB_LDPC_CNTL3_LDPC_LATENCY_GAP_PRE_RESET                     50
#define PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_MSB                        9
#define PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_LSB                        0
#define PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_MASK                       0x000003ff
#define PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_GET(x)                     (((x) & PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_MASK) >> PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_LSB)
#define PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_SET(x)                     (((0 | (x)) << PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_LSB) & PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_MASK)
#define PHY_BB_LDPC_CNTL3_LDPC_TIMEOUT_THRESH_RESET                      330
#define PHY_BB_LDPC_CNTL3_ADDRESS                                        0x9c5c
#define PHY_BB_LDPC_CNTL3_HW_MASK                                        0xffffffff
#define PHY_BB_LDPC_CNTL3_SW_MASK                                        0xffffffff
#define PHY_BB_LDPC_CNTL3_HW_WRITE_MASK                                  0x00000000
#define PHY_BB_LDPC_CNTL3_SW_WRITE_MASK                                  0xffffffff
#define PHY_BB_LDPC_CNTL3_RSTMASK                                        0xffffffff
#define PHY_BB_LDPC_CNTL3_RESET                                          0x08c0c94a

// 0x9c60 (BB_LDPC_CNTL4)
#define PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_MSB                   12
#define PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_LSB                   12
#define PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_MASK                  0x00001000
#define PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_GET(x)                (((x) & PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_MASK) >> PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_LSB)
#define PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_SET(x)                (((0 | (x)) << PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_LSB) & PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_MASK)
#define PHY_BB_LDPC_CNTL4_LDPC_FAST_INBUF_NEAR_RDY_RESET                 0
#define PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_MSB                 11
#define PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_LSB                 0
#define PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_MASK                0x00000fff
#define PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_GET(x)              (((x) & PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_MASK) >> PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_LSB)
#define PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_SET(x)              (((0 | (x)) << PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_LSB) & PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_MASK)
#define PHY_BB_LDPC_CNTL4_LDPC_INBUF_NEAR_RDY_THRESH_RESET               510
#define PHY_BB_LDPC_CNTL4_ADDRESS                                        0x9c60
#define PHY_BB_LDPC_CNTL4_HW_MASK                                        0x00001fff
#define PHY_BB_LDPC_CNTL4_SW_MASK                                        0x00001fff
#define PHY_BB_LDPC_CNTL4_HW_WRITE_MASK                                  0x00000000
#define PHY_BB_LDPC_CNTL4_SW_WRITE_MASK                                  0x00001fff
#define PHY_BB_LDPC_CNTL4_RSTMASK                                        0xffffffff
#define PHY_BB_LDPC_CNTL4_RESET                                          0x000001fe

// 0x9c64 (BB_GID_UPA_ENTRY_0_TO_15)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_MSB             31
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_LSB             30
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_MASK            0xc0000000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_GET(x)          (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_SET(x)          (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_15_RESET           0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_MSB             29
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_LSB             28
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_MASK            0x30000000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_GET(x)          (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_SET(x)          (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_14_RESET           0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_MSB             27
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_LSB             26
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_MASK            0x0c000000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_GET(x)          (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_SET(x)          (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_13_RESET           0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_MSB             25
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_LSB             24
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_MASK            0x03000000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_GET(x)          (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_SET(x)          (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_12_RESET           0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_MSB             23
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_LSB             22
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_MASK            0x00c00000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_GET(x)          (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_SET(x)          (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_11_RESET           0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_MSB             21
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_LSB             20
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_MASK            0x00300000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_GET(x)          (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_SET(x)          (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_10_RESET           0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_MSB              19
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_LSB              18
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_MASK             0x000c0000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_9_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_MSB              17
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_LSB              16
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_MASK             0x00030000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_8_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_MSB              15
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_LSB              14
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_MASK             0x0000c000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_7_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_MSB              13
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_LSB              12
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_MASK             0x00003000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_6_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_MSB              11
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_LSB              10
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_MASK             0x00000c00
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_5_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_MSB              9
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_LSB              8
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_MASK             0x00000300
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_4_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_MSB              7
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_LSB              6
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_MASK             0x000000c0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_3_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_MSB              5
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_LSB              4
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_MASK             0x00000030
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_2_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_MSB              3
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_LSB              2
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_MASK             0x0000000c
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_1_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_MSB              1
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_LSB              0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_MASK             0x00000003
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_GET(x)           (((x) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_MASK) >> PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_LSB)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_SET(x)           (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_LSB) & PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_MASK)
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_CF_GID_UPA_ENTRY_0_RESET            0
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_ADDRESS                             0x9c64
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_HW_MASK                             0xffffffff
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_SW_MASK                             0xffffffff
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_HW_WRITE_MASK                       0x00000000
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_SW_WRITE_MASK                       0xffffffff
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_RSTMASK                             0xffffffff
#define PHY_BB_GID_UPA_ENTRY_0_TO_15_RESET                               0x00000000

// 0x9c68 (BB_GID_UPA_ENTRY_16_TO_31)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_MSB            31
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_LSB            30
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_MASK           0xc0000000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_31_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_MSB            29
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_LSB            28
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_MASK           0x30000000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_30_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_MSB            27
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_LSB            26
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_MASK           0x0c000000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_29_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_MSB            25
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_LSB            24
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_MASK           0x03000000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_28_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_MSB            23
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_LSB            22
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_MASK           0x00c00000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_27_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_MSB            21
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_LSB            20
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_MASK           0x00300000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_26_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_MSB            19
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_LSB            18
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_MASK           0x000c0000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_25_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_MSB            17
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_LSB            16
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_MASK           0x00030000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_24_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_MSB            15
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_LSB            14
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_MASK           0x0000c000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_23_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_MSB            13
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_LSB            12
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_MASK           0x00003000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_22_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_MSB            11
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_LSB            10
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_MASK           0x00000c00
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_21_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_MSB            9
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_LSB            8
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_MASK           0x00000300
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_20_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_MSB            7
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_LSB            6
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_MASK           0x000000c0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_19_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_MSB            5
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_LSB            4
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_MASK           0x00000030
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_18_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_MSB            3
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_LSB            2
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_MASK           0x0000000c
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_17_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_MSB            1
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_LSB            0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_MASK           0x00000003
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_MASK) >> PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_LSB)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_LSB) & PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_MASK)
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_CF_GID_UPA_ENTRY_16_RESET          0
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_ADDRESS                            0x9c68
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_HW_MASK                            0xffffffff
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_SW_MASK                            0xffffffff
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_HW_WRITE_MASK                      0x00000000
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_SW_WRITE_MASK                      0xffffffff
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_RSTMASK                            0xffffffff
#define PHY_BB_GID_UPA_ENTRY_16_TO_31_RESET                              0x00000000

// 0x9c6c (BB_GID_UPA_ENTRY_32_TO_47)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_MSB            31
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_LSB            30
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_MASK           0xc0000000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_47_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_MSB            29
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_LSB            28
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_MASK           0x30000000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_46_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_MSB            27
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_LSB            26
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_MASK           0x0c000000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_45_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_MSB            25
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_LSB            24
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_MASK           0x03000000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_44_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_MSB            23
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_LSB            22
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_MASK           0x00c00000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_43_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_MSB            21
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_LSB            20
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_MASK           0x00300000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_42_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_MSB            19
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_LSB            18
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_MASK           0x000c0000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_41_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_MSB            17
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_LSB            16
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_MASK           0x00030000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_40_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_MSB            15
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_LSB            14
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_MASK           0x0000c000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_39_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_MSB            13
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_LSB            12
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_MASK           0x00003000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_38_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_MSB            11
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_LSB            10
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_MASK           0x00000c00
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_37_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_MSB            9
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_LSB            8
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_MASK           0x00000300
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_36_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_MSB            7
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_LSB            6
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_MASK           0x000000c0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_35_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_MSB            5
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_LSB            4
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_MASK           0x00000030
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_34_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_MSB            3
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_LSB            2
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_MASK           0x0000000c
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_33_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_MSB            1
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_LSB            0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_MASK           0x00000003
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_MASK) >> PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_LSB)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_LSB) & PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_MASK)
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_CF_GID_UPA_ENTRY_32_RESET          0
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_ADDRESS                            0x9c6c
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_HW_MASK                            0xffffffff
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_SW_MASK                            0xffffffff
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_HW_WRITE_MASK                      0x00000000
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_SW_WRITE_MASK                      0xffffffff
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_RSTMASK                            0xffffffff
#define PHY_BB_GID_UPA_ENTRY_32_TO_47_RESET                              0x00000000

// 0x9c70 (BB_GID_UPA_ENTRY_48_TO_63)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_MSB            31
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_LSB            30
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_MASK           0xc0000000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_63_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_MSB            29
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_LSB            28
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_MASK           0x30000000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_62_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_MSB            27
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_LSB            26
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_MASK           0x0c000000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_61_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_MSB            25
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_LSB            24
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_MASK           0x03000000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_60_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_MSB            23
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_LSB            22
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_MASK           0x00c00000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_59_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_MSB            21
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_LSB            20
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_MASK           0x00300000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_58_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_MSB            19
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_LSB            18
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_MASK           0x000c0000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_57_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_MSB            17
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_LSB            16
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_MASK           0x00030000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_56_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_MSB            15
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_LSB            14
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_MASK           0x0000c000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_55_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_MSB            13
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_LSB            12
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_MASK           0x00003000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_54_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_MSB            11
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_LSB            10
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_MASK           0x00000c00
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_53_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_MSB            9
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_LSB            8
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_MASK           0x00000300
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_52_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_MSB            7
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_LSB            6
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_MASK           0x000000c0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_51_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_MSB            5
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_LSB            4
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_MASK           0x00000030
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_50_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_MSB            3
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_LSB            2
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_MASK           0x0000000c
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_49_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_MSB            1
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_LSB            0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_MASK           0x00000003
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_GET(x)         (((x) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_MASK) >> PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_LSB)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_SET(x)         (((0 | (x)) << PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_LSB) & PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_MASK)
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_CF_GID_UPA_ENTRY_48_RESET          0
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_ADDRESS                            0x9c70
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_HW_MASK                            0xffffffff
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_SW_MASK                            0xffffffff
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_HW_WRITE_MASK                      0x00000000
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_SW_WRITE_MASK                      0xffffffff
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_RSTMASK                            0xffffffff
#define PHY_BB_GID_UPA_ENTRY_48_TO_63_RESET                              0x00000000

// 0x9d00 (BB_BBB_RX_CTRL_1)
#define PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_MSB                         24
#define PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_LSB                         24
#define PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_MASK                        0x01000000
#define PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_GET(x)                      (((x) & PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_MASK) >> PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_LSB)
#define PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_SET(x)                      (((0 | (x)) << PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_LSB) & PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_MASK)
#define PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_RESET                       0
#define PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_MSB                          23
#define PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_LSB                          21
#define PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_MASK                         0x00e00000
#define PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_GET(x)                       (((x) & PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_MASK) >> PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_LSB)
#define PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_SET(x)                       (((0 | (x)) << PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_LSB) & PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_MASK)
#define PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_RESET                        0
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_MSB                           20
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_LSB                           16
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_MASK                          0x001f0000
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_GET(x)                        (((x) & PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_MASK) >> PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_LSB)
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_SET(x)                        (((0 | (x)) << PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_LSB) & PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_MASK)
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_RESET                         0
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_MSB                            15
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_LSB                            11
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_MASK                           0x0000f800
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_GET(x)                         (((x) & PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_MASK) >> PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_LSB)
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_SET(x)                         (((0 | (x)) << PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_LSB) & PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_MASK)
#define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_RESET                          0
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_MSB                       10
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_LSB                       8
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_MASK                      0x00000700
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_GET(x)                    (((x) & PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_MASK) >> PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_LSB)
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_SET(x)                    (((0 | (x)) << PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_LSB) & PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_MASK)
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_RESET                     0
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_MSB                    7
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_LSB                    3
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_MASK                   0x000000f8
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_GET(x)                 (((x) & PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_MASK) >> PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_LSB)
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_SET(x)                 (((0 | (x)) << PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_LSB) & PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_MASK)
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_RESET                  0
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_MSB                  2
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_LSB                  0
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_MASK                 0x00000007
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_GET(x)               (((x) & PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_MASK) >> PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_LSB)
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_SET(x)               (((0 | (x)) << PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_LSB) & PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_MASK)
#define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_RESET                0
#define PHY_BB_BBB_RX_CTRL_1_ADDRESS                                     0x9d00
#define PHY_BB_BBB_RX_CTRL_1_HW_MASK                                     0x01ffffff
#define PHY_BB_BBB_RX_CTRL_1_SW_MASK                                     0x01ffffff
#define PHY_BB_BBB_RX_CTRL_1_HW_WRITE_MASK                               0x00000000
#define PHY_BB_BBB_RX_CTRL_1_SW_WRITE_MASK                               0x01ffffff
#define PHY_BB_BBB_RX_CTRL_1_RSTMASK                                     0xfe000000
#define PHY_BB_BBB_RX_CTRL_1_RESET                                       0x00000000

// 0x9d04 (BB_BBB_RX_CTRL_2)
#define PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_MSB                  31
#define PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_LSB                  26
#define PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_MASK                 0xfc000000
#define PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_GET(x)               (((x) & PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_MASK) >> PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_LSB)
#define PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_SET(x)               (((0 | (x)) << PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_LSB) & PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_MASK)
#define PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_RESET                0
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_MSB                 25
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_LSB                 22
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_MASK                0x03c00000
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_GET(x)              (((x) & PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_MASK) >> PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_LSB)
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_SET(x)              (((0 | (x)) << PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_LSB) & PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_MASK)
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_RESET               0
#define PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_MSB                21
#define PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_LSB                17
#define PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_MASK               0x003e0000
#define PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_GET(x)             (((x) & PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_MASK) >> PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_LSB)
#define PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_SET(x)             (((0 | (x)) << PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_LSB) & PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_MASK)
#define PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_RESET              0
#define PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_MSB                  16
#define PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_LSB                  12
#define PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_MASK                 0x0001f000
#define PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_GET(x)               (((x) & PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_MASK) >> PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_LSB)
#define PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_SET(x)               (((0 | (x)) << PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_LSB) & PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_MASK)
#define PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_RESET                0
#define PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_MSB                           11
#define PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_LSB                           6
#define PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_MASK                          0x00000fc0
#define PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_GET(x)                        (((x) & PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_MASK) >> PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_LSB)
#define PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_SET(x)                        (((0 | (x)) << PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_LSB) & PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_MASK)
#define PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_RESET                         0
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_MSB                     5
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_LSB                     0
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_MASK                    0x0000003f
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_GET(x)                  (((x) & PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_MASK) >> PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_LSB)
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_SET(x)                  (((0 | (x)) << PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_LSB) & PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_MASK)
#define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_RESET                   0
#define PHY_BB_BBB_RX_CTRL_2_ADDRESS                                     0x9d04
#define PHY_BB_BBB_RX_CTRL_2_HW_MASK                                     0xffffffff
#define PHY_BB_BBB_RX_CTRL_2_SW_MASK                                     0xffffffff
#define PHY_BB_BBB_RX_CTRL_2_HW_WRITE_MASK                               0x00000000
#define PHY_BB_BBB_RX_CTRL_2_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_BBB_RX_CTRL_2_RSTMASK                                     0x00000000
#define PHY_BB_BBB_RX_CTRL_2_RESET                                       0x00000000

// 0x9d08 (BB_BBB_RX_CTRL_3)
#define PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_MSB                             23
#define PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_LSB                             16
#define PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_MASK                            0x00ff0000
#define PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_GET(x)                          (((x) & PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_MASK) >> PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_LSB)
#define PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_SET(x)                          (((0 | (x)) << PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_LSB) & PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_MASK)
#define PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_RESET                           0
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_MSB                     15
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_LSB                     8
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_MASK                    0x0000ff00
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_GET(x)                  (((x) & PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_MASK) >> PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_LSB)
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_SET(x)                  (((0 | (x)) << PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_LSB) & PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_MASK)
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_RESET                   0
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_MSB                    7
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_LSB                    0
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_MASK                   0x000000ff
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_GET(x)                 (((x) & PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_MASK) >> PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_LSB)
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_SET(x)                 (((0 | (x)) << PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_LSB) & PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_MASK)
#define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_RESET                  0
#define PHY_BB_BBB_RX_CTRL_3_ADDRESS                                     0x9d08
#define PHY_BB_BBB_RX_CTRL_3_HW_MASK                                     0x00ffffff
#define PHY_BB_BBB_RX_CTRL_3_SW_MASK                                     0x00ffffff
#define PHY_BB_BBB_RX_CTRL_3_HW_WRITE_MASK                               0x00000000
#define PHY_BB_BBB_RX_CTRL_3_SW_WRITE_MASK                               0x00ffffff
#define PHY_BB_BBB_RX_CTRL_3_RSTMASK                                     0xff000000
#define PHY_BB_BBB_RX_CTRL_3_RESET                                       0x00000000

// 0x9d0c (BB_BBB_RX_CTRL_4)
#define PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_MSB                          31
#define PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_LSB                          31
#define PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_MASK                         0x80000000
#define PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_GET(x)                       (((x) & PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_MASK) >> PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_LSB)
#define PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_SET(x)                       (((0 | (x)) << PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_LSB) & PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_MASK)
#define PHY_BB_BBB_RX_CTRL_4_USE_MRC_WEIGHT_RESET                        0
#define PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_MSB                          30
#define PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_LSB                          25
#define PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_MASK                         0x7e000000
#define PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_GET(x)                       (((x) & PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_MASK) >> PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_LSB)
#define PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_SET(x)                       (((0 | (x)) << PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_LSB) & PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_MASK)
#define PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_RESET                        0
#define PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_MSB                    24
#define PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_LSB                    19
#define PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_MASK                   0x01f80000
#define PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_GET(x)                 (((x) & PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_MASK) >> PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_LSB)
#define PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_SET(x)                 (((0 | (x)) << PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_LSB) & PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_MASK)
#define PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_RESET                  0
#define PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_MSB                          18
#define PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_LSB                          18
#define PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_MASK                         0x00040000
#define PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_GET(x)                       (((x) & PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_MASK) >> PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_LSB)
#define PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_SET(x)                       (((0 | (x)) << PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_LSB) & PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_MASK)
#define PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_RESET                        0
#define PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_MSB                       17
#define PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_LSB                       17
#define PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_MASK                      0x00020000
#define PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_GET(x)                    (((x) & PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_MASK) >> PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_LSB)
#define PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_SET(x)                    (((0 | (x)) << PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_LSB) & PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_MASK)
#define PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_RESET                     0
#define PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_MSB                   16
#define PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_LSB                   16
#define PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_MASK                  0x00010000
#define PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_GET(x)                (((x) & PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_MASK) >> PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_LSB)
#define PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_SET(x)                (((0 | (x)) << PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_LSB) & PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_MASK)
#define PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_RESET                 0
#define PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_MSB                    15
#define PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_LSB                    4
#define PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_MASK                   0x0000fff0
#define PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_GET(x)                 (((x) & PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_MASK) >> PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_LSB)
#define PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_SET(x)                 (((0 | (x)) << PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_LSB) & PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_MASK)
#define PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_RESET                  0
#define PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_MSB                            3
#define PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_LSB                            0
#define PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_MASK                           0x0000000f
#define PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_GET(x)                         (((x) & PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_MASK) >> PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_LSB)
#define PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_SET(x)                         (((0 | (x)) << PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_LSB) & PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_MASK)
#define PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_RESET                          0
#define PHY_BB_BBB_RX_CTRL_4_ADDRESS                                     0x9d0c
#define PHY_BB_BBB_RX_CTRL_4_HW_MASK                                     0xffffffff
#define PHY_BB_BBB_RX_CTRL_4_SW_MASK                                     0xffffffff
#define PHY_BB_BBB_RX_CTRL_4_HW_WRITE_MASK                               0x00000000
#define PHY_BB_BBB_RX_CTRL_4_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_BBB_RX_CTRL_4_RSTMASK                                     0x00000000
#define PHY_BB_BBB_RX_CTRL_4_RESET                                       0x00000000

// 0x9d10 (BB_BBB_RX_CTRL_5)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_MSB                        26
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_LSB                        21
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_MASK                       0x07e00000
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_GET(x)                     (((x) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_MASK) >> PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_LSB)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_SET(x)                     (((0 | (x)) << PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_LSB) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_MASK)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_RESET                      0
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_MSB                        20
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_LSB                        16
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_MASK                       0x001f0000
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_GET(x)                     (((x) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_MASK) >> PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_LSB)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_SET(x)                     (((0 | (x)) << PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_LSB) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_MASK)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_RESET                      0
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_MSB                  15
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_LSB                  10
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_MASK                 0x0000fc00
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_GET(x)               (((x) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_MASK) >> PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_LSB)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_SET(x)               (((0 | (x)) << PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_LSB) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_MASK)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_RESET                0
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_MSB                  9
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_LSB                  5
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_MASK                 0x000003e0
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_GET(x)               (((x) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_MASK) >> PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_LSB)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_SET(x)               (((0 | (x)) << PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_LSB) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_MASK)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_RESET                0
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_MSB                  4
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_LSB                  0
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_MASK                 0x0000001f
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_GET(x)               (((x) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_MASK) >> PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_LSB)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_SET(x)               (((0 | (x)) << PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_LSB) & PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_MASK)
#define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_RESET                0
#define PHY_BB_BBB_RX_CTRL_5_ADDRESS                                     0x9d10
#define PHY_BB_BBB_RX_CTRL_5_HW_MASK                                     0x07ffffff
#define PHY_BB_BBB_RX_CTRL_5_SW_MASK                                     0x07ffffff
#define PHY_BB_BBB_RX_CTRL_5_HW_WRITE_MASK                               0x00000000
#define PHY_BB_BBB_RX_CTRL_5_SW_WRITE_MASK                               0x07ffffff
#define PHY_BB_BBB_RX_CTRL_5_RSTMASK                                     0xf8000000
#define PHY_BB_BBB_RX_CTRL_5_RESET                                       0x00000000

// 0x9d14 (BB_BBB_RX_CTRL_6)
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_MSB                      25
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_LSB                      25
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_MASK                     0x02000000
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_GET(x)                   (((x) & PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_MASK) >> PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_LSB)
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_SET(x)                   (((0 | (x)) << PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_LSB) & PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_MASK)
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CENTER_INDEX_RESET                    0
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_MSB                     24
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_LSB                     24
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_MASK                    0x01000000
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_GET(x)                  (((x) & PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_MASK) >> PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_LSB)
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_SET(x)                  (((0 | (x)) << PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_LSB) & PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_MASK)
#define PHY_BB_BBB_RX_CTRL_6_FORCE_CCK_SEL_CHAIN_RESET                   0
#define PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_MSB                     23
#define PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_LSB                     23
#define PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_MASK                    0x00800000
#define PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_GET(x)                  (((x) & PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_MASK) >> PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_LSB)
#define PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_SET(x)                  (((0 | (x)) << PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_LSB) & PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_MASK)
#define PHY_BB_BBB_RX_CTRL_6_CCK_SEL_CHAIN_BY_EO_RESET                   0
#define PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_MSB              22
#define PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_LSB              22
#define PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_MASK             0x00400000
#define PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_GET(x)           (((x) & PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_MASK) >> PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_LSB)
#define PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_SET(x)           (((0 | (x)) << PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_LSB) & PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_MASK)
#define PHY_BB_BBB_RX_CTRL_6_USE_BKPWR_FOR_CENTER_INDEX_RESET            0
#define PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_MSB                        21
#define PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_LSB                        21
#define PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_MASK                       0x00200000
#define PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_GET(x)                     (((x) & PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_MASK) >> PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_LSB)
#define PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_SET(x)                     (((0 | (x)) << PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_LSB) & PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_MASK)
#define PHY_BB_BBB_RX_CTRL_6_USE_MCORR_WEIGHT_RESET                      0
#define PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_MSB                         20
#define PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_LSB                         11
#define PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_MASK                        0x001ff800
#define PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_GET(x)                      (((x) & PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_MASK) >> PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_LSB)
#define PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_SET(x)                      (((0 | (x)) << PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_LSB) & PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_MASK)
#define PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_RESET                       0
#define PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_MSB                            10
#define PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_LSB                            10
#define PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_MASK                           0x00000400
#define PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_GET(x)                         (((x) & PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_MASK) >> PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_LSB)
#define PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_SET(x)                         (((0 | (x)) << PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_LSB) & PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_MASK)
#define PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_RESET                          0
#define PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_MSB                        9
#define PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_LSB                        0
#define PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_MASK                       0x000003ff
#define PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_GET(x)                     (((x) & PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_MASK) >> PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_LSB)
#define PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_SET(x)                     (((0 | (x)) << PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_LSB) & PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_MASK)
#define PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_RESET                      44
#define PHY_BB_BBB_RX_CTRL_6_ADDRESS                                     0x9d14
#define PHY_BB_BBB_RX_CTRL_6_HW_MASK                                     0x03ffffff
#define PHY_BB_BBB_RX_CTRL_6_SW_MASK                                     0x03ffffff
#define PHY_BB_BBB_RX_CTRL_6_HW_WRITE_MASK                               0x00000000
#define PHY_BB_BBB_RX_CTRL_6_SW_WRITE_MASK                               0x03ffffff
#define PHY_BB_BBB_RX_CTRL_6_RSTMASK                                     0xfffffbff
#define PHY_BB_BBB_RX_CTRL_6_RESET                                       0x0000002c

// 0x9d18 (BB_FORCE_CLKEN_CCK)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_MSB                      5
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_LSB                      5
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_MASK                     0x00000020
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_GET(x)                   (((x) & PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_MASK) >> PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_LSB)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_SET(x)                   (((0 | (x)) << PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_LSB) & PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_MASK)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_RESET                    0
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_MSB                       4
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_LSB                       4
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_MASK                      0x00000010
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_GET(x)                    (((x) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_MASK) >> PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_LSB)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_SET(x)                    (((0 | (x)) << PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_LSB) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_MASK)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_RESET                     0
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_MSB                      3
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_LSB                      3
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_MASK                     0x00000008
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_GET(x)                   (((x) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_MASK) >> PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_LSB)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_SET(x)                   (((0 | (x)) << PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_LSB) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_MASK)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_RESET                    0
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_MSB                      2
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_LSB                      2
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_MASK                     0x00000004
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_GET(x)                   (((x) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_MASK) >> PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_LSB)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_SET(x)                   (((0 | (x)) << PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_LSB) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_MASK)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_RESET                    0
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_MSB                      1
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_LSB                      1
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_MASK                     0x00000002
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_GET(x)                   (((x) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_MASK) >> PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_LSB)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_SET(x)                   (((0 | (x)) << PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_LSB) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_MASK)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_RESET                    0
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_MSB                      0
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_LSB                      0
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_MASK                     0x00000001
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_GET(x)                   (((x) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_MASK) >> PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_LSB)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_SET(x)                   (((0 | (x)) << PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_LSB) & PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_MASK)
#define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_RESET                    0
#define PHY_BB_FORCE_CLKEN_CCK_ADDRESS                                   0x9d18
#define PHY_BB_FORCE_CLKEN_CCK_HW_MASK                                   0x0000003f
#define PHY_BB_FORCE_CLKEN_CCK_SW_MASK                                   0x0000003f
#define PHY_BB_FORCE_CLKEN_CCK_HW_WRITE_MASK                             0x00000000
#define PHY_BB_FORCE_CLKEN_CCK_SW_WRITE_MASK                             0x0000003f
#define PHY_BB_FORCE_CLKEN_CCK_RSTMASK                                   0xffffffff
#define PHY_BB_FORCE_CLKEN_CCK_RESET                                     0x00000000

// 0x9e00 (BB_SETTLING_TIME)
#define PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_MSB                         29
#define PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_LSB                         26
#define PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_MASK                        0x3c000000
#define PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_GET(x)                      (((x) & PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_MASK) >> PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_LSB)
#define PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_SET(x)                      (((0 | (x)) << PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_LSB) & PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_MASK)
#define PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_RESET                       0
#define PHY_BB_SETTLING_TIME_ADCSAT_THRH_MSB                             25
#define PHY_BB_SETTLING_TIME_ADCSAT_THRH_LSB                             20
#define PHY_BB_SETTLING_TIME_ADCSAT_THRH_MASK                            0x03f00000
#define PHY_BB_SETTLING_TIME_ADCSAT_THRH_GET(x)                          (((x) & PHY_BB_SETTLING_TIME_ADCSAT_THRH_MASK) >> PHY_BB_SETTLING_TIME_ADCSAT_THRH_LSB)
#define PHY_BB_SETTLING_TIME_ADCSAT_THRH_SET(x)                          (((0 | (x)) << PHY_BB_SETTLING_TIME_ADCSAT_THRH_LSB) & PHY_BB_SETTLING_TIME_ADCSAT_THRH_MASK)
#define PHY_BB_SETTLING_TIME_ADCSAT_THRH_RESET                           0
#define PHY_BB_SETTLING_TIME_ADCSAT_THRL_MSB                             19
#define PHY_BB_SETTLING_TIME_ADCSAT_THRL_LSB                             14
#define PHY_BB_SETTLING_TIME_ADCSAT_THRL_MASK                            0x000fc000
#define PHY_BB_SETTLING_TIME_ADCSAT_THRL_GET(x)                          (((x) & PHY_BB_SETTLING_TIME_ADCSAT_THRL_MASK) >> PHY_BB_SETTLING_TIME_ADCSAT_THRL_LSB)
#define PHY_BB_SETTLING_TIME_ADCSAT_THRL_SET(x)                          (((0 | (x)) << PHY_BB_SETTLING_TIME_ADCSAT_THRL_LSB) & PHY_BB_SETTLING_TIME_ADCSAT_THRL_MASK)
#define PHY_BB_SETTLING_TIME_ADCSAT_THRL_RESET                           0
#define PHY_BB_SETTLING_TIME_SWITCH_SETTLING_MSB                         13
#define PHY_BB_SETTLING_TIME_SWITCH_SETTLING_LSB                         7
#define PHY_BB_SETTLING_TIME_SWITCH_SETTLING_MASK                        0x00003f80
#define PHY_BB_SETTLING_TIME_SWITCH_SETTLING_GET(x)                      (((x) & PHY_BB_SETTLING_TIME_SWITCH_SETTLING_MASK) >> PHY_BB_SETTLING_TIME_SWITCH_SETTLING_LSB)
#define PHY_BB_SETTLING_TIME_SWITCH_SETTLING_SET(x)                      (((0 | (x)) << PHY_BB_SETTLING_TIME_SWITCH_SETTLING_LSB) & PHY_BB_SETTLING_TIME_SWITCH_SETTLING_MASK)
#define PHY_BB_SETTLING_TIME_SWITCH_SETTLING_RESET                       0
#define PHY_BB_SETTLING_TIME_AGC_SETTLING_MSB                            6
#define PHY_BB_SETTLING_TIME_AGC_SETTLING_LSB                            0
#define PHY_BB_SETTLING_TIME_AGC_SETTLING_MASK                           0x0000007f
#define PHY_BB_SETTLING_TIME_AGC_SETTLING_GET(x)                         (((x) & PHY_BB_SETTLING_TIME_AGC_SETTLING_MASK) >> PHY_BB_SETTLING_TIME_AGC_SETTLING_LSB)
#define PHY_BB_SETTLING_TIME_AGC_SETTLING_SET(x)                         (((0 | (x)) << PHY_BB_SETTLING_TIME_AGC_SETTLING_LSB) & PHY_BB_SETTLING_TIME_AGC_SETTLING_MASK)
#define PHY_BB_SETTLING_TIME_AGC_SETTLING_RESET                          0
#define PHY_BB_SETTLING_TIME_ADDRESS                                     0x9e00
#define PHY_BB_SETTLING_TIME_HW_MASK                                     0x3fffffff
#define PHY_BB_SETTLING_TIME_SW_MASK                                     0x3fffffff
#define PHY_BB_SETTLING_TIME_HW_WRITE_MASK                               0x00000000
#define PHY_BB_SETTLING_TIME_SW_WRITE_MASK                               0x3fffffff
#define PHY_BB_SETTLING_TIME_RSTMASK                                     0xfc000000
#define PHY_BB_SETTLING_TIME_RESET                                       0x00000000

// 0x9e04 (BB_GAIN_FORCE_MAX_GAINS_B0)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_MSB         31
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_LSB         25
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_MASK        0xfe000000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_GET(x)      (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_SET(x)      (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_RESET       0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_MSB         24
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_LSB         18
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_MASK        0x01fc0000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_GET(x)      (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_SET(x)      (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_RESET       0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_MSB                17
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_LSB                17
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_MASK               0x00020000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_GET(x)             (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_SET(x)             (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_SW_F_0_RESET              0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_MSB                16
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_LSB                16
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_MASK               0x00010000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_GET(x)             (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_SET(x)             (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_SW_F_0_RESET              0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_MSB                   15
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_LSB                   8
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_MASK                  0x0000ff00
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_GET(x)                (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_SET(x)                (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_MB_GAIN_F_0_RESET                 0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_MSB                   7
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_LSB                   0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_MASK                  0x000000ff
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_GET(x)                (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_SET(x)                (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RF_GAIN_F_0_RESET                 0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_ADDRESS                           0x9e04
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_HW_MASK                           0xffffffff
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_SW_MASK                           0xffffffff
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_HW_WRITE_MASK                     0x00000000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_SW_WRITE_MASK                     0xffffffff
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RSTMASK                           0x00000000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_RESET                             0x00000000

// 0x9e08 (BB_GAINS_MIN_OFFSETS)
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_MSB             24
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_LSB             24
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_MASK            0x01000000
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_GET(x)          (((x) & PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_SET(x)          (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_LSB) & PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_ANT_FAST_GC_CTRL_RESET           0
#define PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_MSB                      23
#define PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_LSB                      23
#define PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_MASK                     0x00800000
#define PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_GET(x)                   (((x) & PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_SET(x)                   (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_LSB) & PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_USE_FIXED_GAIN_RESET                    0
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_MSB              22
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_LSB              22
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_MASK             0x00400000
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_GET(x)           (((x) & PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_SET(x)           (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_LSB) & PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_ENABLE_SRCH_START_GAIN_RESET            0
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_MSB                 21
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_LSB                 21
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_MASK                0x00200000
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_GET(x)              (((x) & PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_SET(x)              (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_LSB) & PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_PHY_ERR_RESET               0
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_MSB                  20
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_LSB                  20
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_MASK                 0x00100000
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_GET(x)               (((x) & PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_SET(x)               (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_LSB) & PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_VOTING_RESET                0
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_MSB                      19
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_LSB                      19
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_MASK                     0x00080000
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_GET(x)                   (((x) & PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_SET(x)                   (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_LSB) & PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_GC_RESET                    0
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_MSB                  18
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_LSB                  18
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_MASK                 0x00040000
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_GET(x)               (((x) & PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_SET(x)               (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_LSB) & PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_CF_AGC_HIST_ENABLE_RESET                0
#define PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_MSB                          17
#define PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_LSB                          17
#define PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_MASK                         0x00020000
#define PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_GET(x)                       (((x) & PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_SET(x)                       (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_LSB) & PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_GAIN_FORCE_RESET                        0
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_MSB                            16
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_LSB                            12
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_MASK                           0x0001f000
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_GET(x)                         (((x) & PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_SET(x)                         (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_LSB) & PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC3_RESET                          0
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_MSB                            11
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_LSB                            7
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_MASK                           0x00000f80
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_GET(x)                         (((x) & PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_SET(x)                         (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_LSB) & PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC2_RESET                          0
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_MSB                            6
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_LSB                            0
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_MASK                           0x0000007f
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_GET(x)                         (((x) & PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_MASK) >> PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_LSB)
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_SET(x)                         (((0 | (x)) << PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_LSB) & PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_MASK)
#define PHY_BB_GAINS_MIN_OFFSETS_OFFSETC1_RESET                          0
#define PHY_BB_GAINS_MIN_OFFSETS_ADDRESS                                 0x9e08
#define PHY_BB_GAINS_MIN_OFFSETS_HW_MASK                                 0x01ffffff
#define PHY_BB_GAINS_MIN_OFFSETS_SW_MASK                                 0x01ffffff
#define PHY_BB_GAINS_MIN_OFFSETS_HW_WRITE_MASK                           0x00000000
#define PHY_BB_GAINS_MIN_OFFSETS_SW_WRITE_MASK                           0x01ffffff
#define PHY_BB_GAINS_MIN_OFFSETS_RSTMASK                                 0xfec3ffff
#define PHY_BB_GAINS_MIN_OFFSETS_RESET                                   0x00000000

// 0x9e0c (BB_DESIRED_SIGSIZE)
#define PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_MSB                         31
#define PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_LSB                         31
#define PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_MASK                        0x80000000
#define PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_GET(x)                      (((x) & PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_MASK) >> PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_LSB)
#define PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_SET(x)                      (((0 | (x)) << PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_LSB) & PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_MASK)
#define PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_RESET                       0
#define PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_MSB                  30
#define PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_LSB                  30
#define PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_MASK                 0x40000000
#define PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_GET(x)               (((x) & PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_MASK) >> PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_LSB)
#define PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_SET(x)               (((0 | (x)) << PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_LSB) & PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_MASK)
#define PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_RESET                0
#define PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_MSB                     29
#define PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_LSB                     28
#define PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_MASK                    0x30000000
#define PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_GET(x)                  (((x) & PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_MASK) >> PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_LSB)
#define PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_SET(x)                  (((0 | (x)) << PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_LSB) & PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_MASK)
#define PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_RESET                   0
#define PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_MSB                         27
#define PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_LSB                         20
#define PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_MASK                        0x0ff00000
#define PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_GET(x)                      (((x) & PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_MASK) >> PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_LSB)
#define PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_SET(x)                      (((0 | (x)) << PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_LSB) & PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_MASK)
#define PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_RESET                       0
#define PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_MSB                      7
#define PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_LSB                      0
#define PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_MASK                     0x000000ff
#define PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_GET(x)                   (((x) & PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_MASK) >> PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_LSB)
#define PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_SET(x)                   (((0 | (x)) << PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_LSB) & PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_MASK)
#define PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_RESET                    0
#define PHY_BB_DESIRED_SIGSIZE_ADDRESS                                   0x9e0c
#define PHY_BB_DESIRED_SIGSIZE_HW_MASK                                   0xfff000ff
#define PHY_BB_DESIRED_SIGSIZE_SW_MASK                                   0xfff000ff
#define PHY_BB_DESIRED_SIGSIZE_HW_WRITE_MASK                             0x00000000
#define PHY_BB_DESIRED_SIGSIZE_SW_WRITE_MASK                             0xfff000ff
#define PHY_BB_DESIRED_SIGSIZE_RSTMASK                                   0x000fff00
#define PHY_BB_DESIRED_SIGSIZE_RESET                                     0x00000000

// 0x9e10 (BB_FIND_SIGNAL)
#define PHY_BB_FIND_SIGNAL_M1COUNT_MAX_MSB                               31
#define PHY_BB_FIND_SIGNAL_M1COUNT_MAX_LSB                               26
#define PHY_BB_FIND_SIGNAL_M1COUNT_MAX_MASK                              0xfc000000
#define PHY_BB_FIND_SIGNAL_M1COUNT_MAX_GET(x)                            (((x) & PHY_BB_FIND_SIGNAL_M1COUNT_MAX_MASK) >> PHY_BB_FIND_SIGNAL_M1COUNT_MAX_LSB)
#define PHY_BB_FIND_SIGNAL_M1COUNT_MAX_SET(x)                            (((0 | (x)) << PHY_BB_FIND_SIGNAL_M1COUNT_MAX_LSB) & PHY_BB_FIND_SIGNAL_M1COUNT_MAX_MASK)
#define PHY_BB_FIND_SIGNAL_M1COUNT_MAX_RESET                             0
#define PHY_BB_FIND_SIGNAL_FIRPWR_MSB                                    25
#define PHY_BB_FIND_SIGNAL_FIRPWR_LSB                                    18
#define PHY_BB_FIND_SIGNAL_FIRPWR_MASK                                   0x03fc0000
#define PHY_BB_FIND_SIGNAL_FIRPWR_GET(x)                                 (((x) & PHY_BB_FIND_SIGNAL_FIRPWR_MASK) >> PHY_BB_FIND_SIGNAL_FIRPWR_LSB)
#define PHY_BB_FIND_SIGNAL_FIRPWR_SET(x)                                 (((0 | (x)) << PHY_BB_FIND_SIGNAL_FIRPWR_LSB) & PHY_BB_FIND_SIGNAL_FIRPWR_MASK)
#define PHY_BB_FIND_SIGNAL_FIRPWR_RESET                                  0
#define PHY_BB_FIND_SIGNAL_FIRSTEP_MSB                                   17
#define PHY_BB_FIND_SIGNAL_FIRSTEP_LSB                                   12
#define PHY_BB_FIND_SIGNAL_FIRSTEP_MASK                                  0x0003f000
#define PHY_BB_FIND_SIGNAL_FIRSTEP_GET(x)                                (((x) & PHY_BB_FIND_SIGNAL_FIRSTEP_MASK) >> PHY_BB_FIND_SIGNAL_FIRSTEP_LSB)
#define PHY_BB_FIND_SIGNAL_FIRSTEP_SET(x)                                (((0 | (x)) << PHY_BB_FIND_SIGNAL_FIRSTEP_LSB) & PHY_BB_FIND_SIGNAL_FIRSTEP_MASK)
#define PHY_BB_FIND_SIGNAL_FIRSTEP_RESET                                 0
#define PHY_BB_FIND_SIGNAL_RELPWR_MSB                                    11
#define PHY_BB_FIND_SIGNAL_RELPWR_LSB                                    6
#define PHY_BB_FIND_SIGNAL_RELPWR_MASK                                   0x00000fc0
#define PHY_BB_FIND_SIGNAL_RELPWR_GET(x)                                 (((x) & PHY_BB_FIND_SIGNAL_RELPWR_MASK) >> PHY_BB_FIND_SIGNAL_RELPWR_LSB)
#define PHY_BB_FIND_SIGNAL_RELPWR_SET(x)                                 (((0 | (x)) << PHY_BB_FIND_SIGNAL_RELPWR_LSB) & PHY_BB_FIND_SIGNAL_RELPWR_MASK)
#define PHY_BB_FIND_SIGNAL_RELPWR_RESET                                  0
#define PHY_BB_FIND_SIGNAL_RELSTEP_MSB                                   5
#define PHY_BB_FIND_SIGNAL_RELSTEP_LSB                                   0
#define PHY_BB_FIND_SIGNAL_RELSTEP_MASK                                  0x0000003f
#define PHY_BB_FIND_SIGNAL_RELSTEP_GET(x)                                (((x) & PHY_BB_FIND_SIGNAL_RELSTEP_MASK) >> PHY_BB_FIND_SIGNAL_RELSTEP_LSB)
#define PHY_BB_FIND_SIGNAL_RELSTEP_SET(x)                                (((0 | (x)) << PHY_BB_FIND_SIGNAL_RELSTEP_LSB) & PHY_BB_FIND_SIGNAL_RELSTEP_MASK)
#define PHY_BB_FIND_SIGNAL_RELSTEP_RESET                                 0
#define PHY_BB_FIND_SIGNAL_ADDRESS                                       0x9e10
#define PHY_BB_FIND_SIGNAL_HW_MASK                                       0xffffffff
#define PHY_BB_FIND_SIGNAL_SW_MASK                                       0xffffffff
#define PHY_BB_FIND_SIGNAL_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_FIND_SIGNAL_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_FIND_SIGNAL_RSTMASK                                       0x00000000
#define PHY_BB_FIND_SIGNAL_RESET                                         0x00000000

// 0x9e14 (BB_AGC)
#define PHY_BB_AGC_RSSI_OUT_SELECT_MSB                                   31
#define PHY_BB_AGC_RSSI_OUT_SELECT_LSB                                   30
#define PHY_BB_AGC_RSSI_OUT_SELECT_MASK                                  0xc0000000
#define PHY_BB_AGC_RSSI_OUT_SELECT_GET(x)                                (((x) & PHY_BB_AGC_RSSI_OUT_SELECT_MASK) >> PHY_BB_AGC_RSSI_OUT_SELECT_LSB)
#define PHY_BB_AGC_RSSI_OUT_SELECT_SET(x)                                (((0 | (x)) << PHY_BB_AGC_RSSI_OUT_SELECT_LSB) & PHY_BB_AGC_RSSI_OUT_SELECT_MASK)
#define PHY_BB_AGC_RSSI_OUT_SELECT_RESET                                 0
#define PHY_BB_AGC_QUICK_DROP_MSB                                        29
#define PHY_BB_AGC_QUICK_DROP_LSB                                        22
#define PHY_BB_AGC_QUICK_DROP_MASK                                       0x3fc00000
#define PHY_BB_AGC_QUICK_DROP_GET(x)                                     (((x) & PHY_BB_AGC_QUICK_DROP_MASK) >> PHY_BB_AGC_QUICK_DROP_LSB)
#define PHY_BB_AGC_QUICK_DROP_SET(x)                                     (((0 | (x)) << PHY_BB_AGC_QUICK_DROP_LSB) & PHY_BB_AGC_QUICK_DROP_MASK)
#define PHY_BB_AGC_QUICK_DROP_RESET                                      0
#define PHY_BB_AGC_COARSE_HIGH_MSB                                       21
#define PHY_BB_AGC_COARSE_HIGH_LSB                                       15
#define PHY_BB_AGC_COARSE_HIGH_MASK                                      0x003f8000
#define PHY_BB_AGC_COARSE_HIGH_GET(x)                                    (((x) & PHY_BB_AGC_COARSE_HIGH_MASK) >> PHY_BB_AGC_COARSE_HIGH_LSB)
#define PHY_BB_AGC_COARSE_HIGH_SET(x)                                    (((0 | (x)) << PHY_BB_AGC_COARSE_HIGH_LSB) & PHY_BB_AGC_COARSE_HIGH_MASK)
#define PHY_BB_AGC_COARSE_HIGH_RESET                                     0
#define PHY_BB_AGC_COARSE_LOW_MSB                                        14
#define PHY_BB_AGC_COARSE_LOW_LSB                                        7
#define PHY_BB_AGC_COARSE_LOW_MASK                                       0x00007f80
#define PHY_BB_AGC_COARSE_LOW_GET(x)                                     (((x) & PHY_BB_AGC_COARSE_LOW_MASK) >> PHY_BB_AGC_COARSE_LOW_LSB)
#define PHY_BB_AGC_COARSE_LOW_SET(x)                                     (((0 | (x)) << PHY_BB_AGC_COARSE_LOW_LSB) & PHY_BB_AGC_COARSE_LOW_MASK)
#define PHY_BB_AGC_COARSE_LOW_RESET                                      0
#define PHY_BB_AGC_COARSEPWR_CONST_MSB                                   6
#define PHY_BB_AGC_COARSEPWR_CONST_LSB                                   0
#define PHY_BB_AGC_COARSEPWR_CONST_MASK                                  0x0000007f
#define PHY_BB_AGC_COARSEPWR_CONST_GET(x)                                (((x) & PHY_BB_AGC_COARSEPWR_CONST_MASK) >> PHY_BB_AGC_COARSEPWR_CONST_LSB)
#define PHY_BB_AGC_COARSEPWR_CONST_SET(x)                                (((0 | (x)) << PHY_BB_AGC_COARSEPWR_CONST_LSB) & PHY_BB_AGC_COARSEPWR_CONST_MASK)
#define PHY_BB_AGC_COARSEPWR_CONST_RESET                                 0
#define PHY_BB_AGC_ADDRESS                                               0x9e14
#define PHY_BB_AGC_HW_MASK                                               0xffffffff
#define PHY_BB_AGC_SW_MASK                                               0xffffffff
#define PHY_BB_AGC_HW_WRITE_MASK                                         0x00000000
#define PHY_BB_AGC_SW_WRITE_MASK                                         0xffffffff
#define PHY_BB_AGC_RSTMASK                                               0x00000000
#define PHY_BB_AGC_RESET                                                 0x00000000

// 0x9e18 (BB_EXT_ATTEN_SWITCH_CTL_B0)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_MSB                26
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_LSB                22
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_MASK               0x07c00000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_GET(x)             (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_SET(x)             (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XLNA_GAIN_DB_0_RESET              0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_MSB              21
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_LSB              17
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_MASK             0x003e0000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_GET(x)           (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_SET(x)           (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_RESET            0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_MSB              16
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_LSB              12
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_MASK             0x0001f000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_GET(x)           (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_SET(x)           (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_RESET            0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_MSB                  11
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_LSB                  6
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_MASK                 0x00000fc0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_GET(x)               (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_SET(x)               (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_RESET                0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_MSB                  5
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_LSB                  0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_MASK                 0x0000003f
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_GET(x)               (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_SET(x)               (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_RESET                0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_ADDRESS                           0x9e18
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_HW_MASK                           0x07ffffff
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_SW_MASK                           0x07ffffff
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_HW_WRITE_MASK                     0x00000000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_SW_WRITE_MASK                     0x07ffffff
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_RSTMASK                           0xf8000000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_RESET                             0x00000000

// 0x9e1c (BB_CCA_B0)
#define PHY_BB_CCA_B0_MINCCAPWR_0_MSB                                    28
#define PHY_BB_CCA_B0_MINCCAPWR_0_LSB                                    20
#define PHY_BB_CCA_B0_MINCCAPWR_0_MASK                                   0x1ff00000
#define PHY_BB_CCA_B0_MINCCAPWR_0_GET(x)                                 (((x) & PHY_BB_CCA_B0_MINCCAPWR_0_MASK) >> PHY_BB_CCA_B0_MINCCAPWR_0_LSB)
#define PHY_BB_CCA_B0_MINCCAPWR_0_SET(x)                                 (((0 | (x)) << PHY_BB_CCA_B0_MINCCAPWR_0_LSB) & PHY_BB_CCA_B0_MINCCAPWR_0_MASK)
#define PHY_BB_CCA_B0_MINCCAPWR_0_RESET                                  0
#define PHY_BB_CCA_B0_THR_CCA_MSB                                        19
#define PHY_BB_CCA_B0_THR_CCA_LSB                                        12
#define PHY_BB_CCA_B0_THR_CCA_MASK                                       0x000ff000
#define PHY_BB_CCA_B0_THR_CCA_GET(x)                                     (((x) & PHY_BB_CCA_B0_THR_CCA_MASK) >> PHY_BB_CCA_B0_THR_CCA_LSB)
#define PHY_BB_CCA_B0_THR_CCA_SET(x)                                     (((0 | (x)) << PHY_BB_CCA_B0_THR_CCA_LSB) & PHY_BB_CCA_B0_THR_CCA_MASK)
#define PHY_BB_CCA_B0_THR_CCA_RESET                                      28
#define PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_MSB                              11
#define PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_LSB                              9
#define PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_MASK                             0x00000e00
#define PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_GET(x)                           (((x) & PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_MASK) >> PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_LSB)
#define PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_SET(x)                           (((0 | (x)) << PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_LSB) & PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_MASK)
#define PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_RESET                            3
#define PHY_BB_CCA_B0_CF_MAXCCAPWR_0_MSB                                 8
#define PHY_BB_CCA_B0_CF_MAXCCAPWR_0_LSB                                 0
#define PHY_BB_CCA_B0_CF_MAXCCAPWR_0_MASK                                0x000001ff
#define PHY_BB_CCA_B0_CF_MAXCCAPWR_0_GET(x)                              (((x) & PHY_BB_CCA_B0_CF_MAXCCAPWR_0_MASK) >> PHY_BB_CCA_B0_CF_MAXCCAPWR_0_LSB)
#define PHY_BB_CCA_B0_CF_MAXCCAPWR_0_SET(x)                              (((0 | (x)) << PHY_BB_CCA_B0_CF_MAXCCAPWR_0_LSB) & PHY_BB_CCA_B0_CF_MAXCCAPWR_0_MASK)
#define PHY_BB_CCA_B0_CF_MAXCCAPWR_0_RESET                               422
#define PHY_BB_CCA_B0_ADDRESS                                            0x9e1c
#define PHY_BB_CCA_B0_HW_MASK                                            0x1fffffff
#define PHY_BB_CCA_B0_SW_MASK                                            0x1fffffff
#define PHY_BB_CCA_B0_HW_WRITE_MASK                                      0x1ff00000
#define PHY_BB_CCA_B0_SW_WRITE_MASK                                      0x000fffff
#define PHY_BB_CCA_B0_RSTMASK                                            0xe00fffff
#define PHY_BB_CCA_B0_RESET                                              0x0001c7a6

// 0x9e20 (BB_CCA_CTRL_2_B0)
#define PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_MSB                       27
#define PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_LSB                       20
#define PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_MASK                      0x0ff00000
#define PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_GET(x)                    (((x) & PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_MASK) >> PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_LSB)
#define PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_SET(x)                    (((0 | (x)) << PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_LSB) & PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_MASK)
#define PHY_BB_CCA_CTRL_2_B0_MINCCA_FIRPWR_THR_RESET                     166
#define PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_MSB                             19
#define PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_LSB                             19
#define PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_MASK                            0x00080000
#define PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_GET(x)                          (((x) & PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_MASK) >> PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_LSB)
#define PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_SET(x)                          (((0 | (x)) << PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_LSB) & PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_MASK)
#define PHY_BB_CCA_CTRL_2_B0_CCA_AVG_ENA_RESET                           1
#define PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_MSB                            18
#define PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_LSB                            18
#define PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_MASK                           0x00040000
#define PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_GET(x)                         (((x) & PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_MASK) >> PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_LSB)
#define PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_SET(x)                         (((0 | (x)) << PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_LSB) & PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_MASK)
#define PHY_BB_CCA_CTRL_2_B0_THR_CCA_MODE_RESET                          0
#define PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_MSB                          17
#define PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_LSB                          10
#define PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_MASK                         0x0003fc00
#define PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_GET(x)                       (((x) & PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_MASK) >> PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_LSB)
#define PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_SET(x)                       (((0 | (x)) << PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_LSB) & PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_MASK)
#define PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_RESET                        0
#define PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_MSB                    9
#define PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_LSB                    9
#define PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_MASK                   0x00000200
#define PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_GET(x)                 (((x) & PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_MASK) >> PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_LSB)
#define PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_SET(x)                 (((0 | (x)) << PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_LSB) & PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_MASK)
#define PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_RESET                  0
#define PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_MSB                         8
#define PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_LSB                         0
#define PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_MASK                        0x000001ff
#define PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_GET(x)                      (((x) & PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_MASK) >> PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_LSB)
#define PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_SET(x)                      (((0 | (x)) << PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_LSB) & PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_MASK)
#define PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_RESET                       0
#define PHY_BB_CCA_CTRL_2_B0_ADDRESS                                     0x9e20
#define PHY_BB_CCA_CTRL_2_B0_HW_MASK                                     0x0fffffff
#define PHY_BB_CCA_CTRL_2_B0_SW_MASK                                     0x0fffffff
#define PHY_BB_CCA_CTRL_2_B0_HW_WRITE_MASK                               0x00000000
#define PHY_BB_CCA_CTRL_2_B0_SW_WRITE_MASK                               0x0fffffff
#define PHY_BB_CCA_CTRL_2_B0_RSTMASK                                     0xffffffff
#define PHY_BB_CCA_CTRL_2_B0_RESET                                       0x0a680000

// 0x9e24 (BB_RESTART)
#define PHY_BB_RESTART_DFS_RESTART_MODE_MSB                              31
#define PHY_BB_RESTART_DFS_RESTART_MODE_LSB                              31
#define PHY_BB_RESTART_DFS_RESTART_MODE_MASK                             0x80000000
#define PHY_BB_RESTART_DFS_RESTART_MODE_GET(x)                           (((x) & PHY_BB_RESTART_DFS_RESTART_MODE_MASK) >> PHY_BB_RESTART_DFS_RESTART_MODE_LSB)
#define PHY_BB_RESTART_DFS_RESTART_MODE_SET(x)                           (((0 | (x)) << PHY_BB_RESTART_DFS_RESTART_MODE_LSB) & PHY_BB_RESTART_DFS_RESTART_MODE_MASK)
#define PHY_BB_RESTART_DFS_RESTART_MODE_RESET                            1
#define PHY_BB_RESTART_DFS_RESTART_ENA_MSB                               30
#define PHY_BB_RESTART_DFS_RESTART_ENA_LSB                               30
#define PHY_BB_RESTART_DFS_RESTART_ENA_MASK                              0x40000000
#define PHY_BB_RESTART_DFS_RESTART_ENA_GET(x)                            (((x) & PHY_BB_RESTART_DFS_RESTART_ENA_MASK) >> PHY_BB_RESTART_DFS_RESTART_ENA_LSB)
#define PHY_BB_RESTART_DFS_RESTART_ENA_SET(x)                            (((0 | (x)) << PHY_BB_RESTART_DFS_RESTART_ENA_LSB) & PHY_BB_RESTART_DFS_RESTART_ENA_MASK)
#define PHY_BB_RESTART_DFS_RESTART_ENA_RESET                             1
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_MSB                       29
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_LSB                       29
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_MASK                      0x20000000
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_GET(x)                    (((x) & PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_MASK) >> PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_LSB)
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_SET(x)                    (((0 | (x)) << PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_LSB) & PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_MASK)
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_RESET                     0
#define PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_MSB                            28
#define PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_LSB                            22
#define PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_MASK                           0x1fc00000
#define PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_GET(x)                         (((x) & PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_MASK) >> PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_LSB)
#define PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_SET(x)                         (((0 | (x)) << PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_LSB) & PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_MASK)
#define PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_RESET                          100
#define PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_MSB                    21
#define PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_LSB                    21
#define PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_MASK                   0x00200000
#define PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_GET(x)                 (((x) & PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_MASK) >> PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_LSB)
#define PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_SET(x)                 (((0 | (x)) << PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_LSB) & PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_MASK)
#define PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_RESET                  0
#define PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_MSB                         20
#define PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_LSB                         18
#define PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_MASK                        0x001c0000
#define PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_GET(x)                      (((x) & PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_MASK) >> PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_LSB)
#define PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_SET(x)                      (((0 | (x)) << PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_LSB) & PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_MASK)
#define PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_RESET                       2
#define PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_MSB                            17
#define PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_LSB                            12
#define PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_MASK                           0x0003f000
#define PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_GET(x)                         (((x) & PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_MASK) >> PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_LSB)
#define PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_SET(x)                         (((0 | (x)) << PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_LSB) & PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_MASK)
#define PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_RESET                          59
#define PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_MSB                        11
#define PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_LSB                        7
#define PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_MASK                       0x00000f80
#define PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_GET(x)                     (((x) & PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_MASK) >> PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_LSB)
#define PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_SET(x)                     (((0 | (x)) << PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_LSB) & PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_MASK)
#define PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_RESET                      10
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_MSB                           6
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_LSB                           6
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_MASK                          0x00000040
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_GET(x)                        (((x) & PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_MASK) >> PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_LSB)
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_SET(x)                        (((0 | (x)) << PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_LSB) & PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_MASK)
#define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_RESET                         0
#define PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_MSB                        5
#define PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_LSB                        1
#define PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_MASK                       0x0000003e
#define PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_GET(x)                     (((x) & PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_MASK) >> PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_LSB)
#define PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_SET(x)                     (((0 | (x)) << PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_LSB) & PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_MASK)
#define PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_RESET                      10
#define PHY_BB_RESTART_ENABLE_RESTART_MSB                                0
#define PHY_BB_RESTART_ENABLE_RESTART_LSB                                0
#define PHY_BB_RESTART_ENABLE_RESTART_MASK                               0x00000001
#define PHY_BB_RESTART_ENABLE_RESTART_GET(x)                             (((x) & PHY_BB_RESTART_ENABLE_RESTART_MASK) >> PHY_BB_RESTART_ENABLE_RESTART_LSB)
#define PHY_BB_RESTART_ENABLE_RESTART_SET(x)                             (((0 | (x)) << PHY_BB_RESTART_ENABLE_RESTART_LSB) & PHY_BB_RESTART_ENABLE_RESTART_MASK)
#define PHY_BB_RESTART_ENABLE_RESTART_RESET                              0
#define PHY_BB_RESTART_ADDRESS                                           0x9e24
#define PHY_BB_RESTART_HW_MASK                                           0xffffffff
#define PHY_BB_RESTART_SW_MASK                                           0xffffffff
#define PHY_BB_RESTART_HW_WRITE_MASK                                     0x00000000
#define PHY_BB_RESTART_SW_WRITE_MASK                                     0xffffffff
#define PHY_BB_RESTART_RSTMASK                                           0xffffffff
#define PHY_BB_RESTART_RESET                                             0xd90bb514

// 0x9e28 (BB_MULTICHAIN_GAIN_CTRL)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_MSB              31
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_LSB              31
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_MASK             0x80000000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_GET(x)           (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_SET(x)           (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_SW_COM_LOCK_RESET            0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_MSB              30
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_LSB              30
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_MASK             0x40000000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_GET(x)           (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_SET(x)           (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_RESET            0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_MSB               29
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_LSB               29
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_MASK              0x20000000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_GET(x)            (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_SET(x)            (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_RESET             0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_MSB             28
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_LSB             27
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_MASK            0x18000000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_GET(x)          (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_SET(x)          (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_RESET           2
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_MSB              26
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_LSB              25
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_MASK             0x06000000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_GET(x)           (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_SET(x)           (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_RESET            1
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_MSB            24
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_LSB            24
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_MASK           0x01000000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_GET(x)         (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_SET(x)         (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_RESET          0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_MSB            23
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_LSB            23
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_MASK           0x00800000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_GET(x)         (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_SET(x)         (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_RESET          0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_MSB              22
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_LSB              22
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_MASK             0x00400000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_GET(x)           (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_SET(x)           (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_RESET            0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_MSB               21
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_LSB               21
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_MASK              0x00200000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_GET(x)            (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_SET(x)            (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_RESET             0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_MSB               20
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_LSB               15
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_MASK              0x001f8000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_GET(x)            (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_SET(x)            (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_RESET             0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_MSB                14
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_LSB                9
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_MASK               0x00007e00
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_GET(x)             (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_SET(x)             (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_RESET              0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_MSB          8
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_LSB          8
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_MASK         0x00000100
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_GET(x)       (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_SET(x)       (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_RESET        0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_MSB                    7
#define PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_LSB                    0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_MASK                   0x000000ff
#define PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_GET(x)                 (((x) & PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_MASK) >> PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_LSB)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_SET(x)                 (((0 | (x)) << PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_LSB) & PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_MASK)
#define PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_RESET                  0
#define PHY_BB_MULTICHAIN_GAIN_CTRL_ADDRESS                              0x9e28
#define PHY_BB_MULTICHAIN_GAIN_CTRL_HW_MASK                              0xffffffff
#define PHY_BB_MULTICHAIN_GAIN_CTRL_SW_MASK                              0xffffffff
#define PHY_BB_MULTICHAIN_GAIN_CTRL_HW_WRITE_MASK                        0x00000000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_SW_WRITE_MASK                        0xffffffff
#define PHY_BB_MULTICHAIN_GAIN_CTRL_RSTMASK                              0x1e000000
#define PHY_BB_MULTICHAIN_GAIN_CTRL_RESET                                0x12000000

// 0x9e2c (BB_EXT_CHAN_PWR_THR_1)
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_MSB            26
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_LSB            21
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_MASK           0x07e00000
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_GET(x)         (((x) & PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_MASK) >> PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_LSB)
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_SET(x)         (((0 | (x)) << PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_LSB) & PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_MASK)
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_RESET          0
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_MSB       20
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_LSB       16
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_MASK      0x001f0000
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_GET(x)    (((x) & PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_MASK) >> PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_LSB)
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_SET(x)    (((0 | (x)) << PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_LSB) & PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_MASK)
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_RESET     0
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_MSB         15
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_LSB         8
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_MASK        0x0000ff00
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_GET(x)      (((x) & PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_MASK) >> PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_LSB)
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_SET(x)      (((0 | (x)) << PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_LSB) & PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_MASK)
#define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_RESET       0
#define PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_MSB                      7
#define PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_LSB                      0
#define PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_MASK                     0x000000ff
#define PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_GET(x)                   (((x) & PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_MASK) >> PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_LSB)
#define PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_SET(x)                   (((0 | (x)) << PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_LSB) & PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_MASK)
#define PHY_BB_EXT_CHAN_PWR_THR_1_THR_CCA_EXT40_RESET                    0
#define PHY_BB_EXT_CHAN_PWR_THR_1_ADDRESS                                0x9e2c
#define PHY_BB_EXT_CHAN_PWR_THR_1_HW_MASK                                0x07ffffff
#define PHY_BB_EXT_CHAN_PWR_THR_1_SW_MASK                                0x07ffffff
#define PHY_BB_EXT_CHAN_PWR_THR_1_HW_WRITE_MASK                          0x00000000
#define PHY_BB_EXT_CHAN_PWR_THR_1_SW_WRITE_MASK                          0x07ffffff
#define PHY_BB_EXT_CHAN_PWR_THR_1_RSTMASK                                0xf8000000
#define PHY_BB_EXT_CHAN_PWR_THR_1_RESET                                  0x00000000

// 0x9e30 (BB_EXT_BW_PWR_THR)
#define PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_MSB                      25
#define PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_LSB                      18
#define PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_MASK                     0x03fc0000
#define PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_GET(x)                   (((x) & PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_MASK) >> PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_LSB)
#define PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_SET(x)                   (((0 | (x)) << PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_LSB) & PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_MASK)
#define PHY_BB_EXT_BW_PWR_THR_MINCCA_RELPWR_THR_RESET                    224
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_MSB              17
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_LSB              12
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_MASK             0x0003f000
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_GET(x)           (((x) & PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_MASK) >> PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_LSB)
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_SET(x)           (((0 | (x)) << PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_LSB) & PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_MASK)
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT40_MAX_DELTA_DB_RESET            10
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_MSB              11
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_LSB              6
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_MASK             0x00000fc0
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_GET(x)           (((x) & PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_MASK) >> PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_LSB)
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_SET(x)           (((0 | (x)) << PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_LSB) & PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_MASK)
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_EXT20_MAX_DELTA_DB_RESET            10
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_MSB                     5
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_LSB                     0
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_MASK                    0x0000003f
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_GET(x)                  (((x) & PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_MASK) >> PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_LSB)
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_SET(x)                  (((0 | (x)) << PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_LSB) & PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_MASK)
#define PHY_BB_EXT_BW_PWR_THR_BW_DET_MIN_RSSI_DB_RESET                   8
#define PHY_BB_EXT_BW_PWR_THR_ADDRESS                                    0x9e30
#define PHY_BB_EXT_BW_PWR_THR_HW_MASK                                    0x03ffffff
#define PHY_BB_EXT_BW_PWR_THR_SW_MASK                                    0x03ffffff
#define PHY_BB_EXT_BW_PWR_THR_HW_WRITE_MASK                              0x00000000
#define PHY_BB_EXT_BW_PWR_THR_SW_WRITE_MASK                              0x03ffffff
#define PHY_BB_EXT_BW_PWR_THR_RSTMASK                                    0xffffffff
#define PHY_BB_EXT_BW_PWR_THR_RESET                                      0x0380a288

// 0x9e38 (BB_RIFS_SRCH)
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_MSB                        27
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_LSB                        27
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_MASK                       0x08000000
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_GET(x)                     (((x) & PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_MASK) >> PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_LSB)
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_SET(x)                     (((0 | (x)) << PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_LSB) & PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_MASK)
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_RESET                      1
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_MSB                      26
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_LSB                      26
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_MASK                     0x04000000
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_GET(x)                   (((x) & PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_MASK) >> PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_LSB)
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_SET(x)                   (((0 | (x)) << PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_LSB) & PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_MASK)
#define PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_RESET                    1
#define PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_MSB                             25
#define PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_LSB                             16
#define PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_MASK                            0x03ff0000
#define PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_GET(x)                          (((x) & PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_MASK) >> PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_LSB)
#define PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_SET(x)                          (((0 | (x)) << PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_LSB) & PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_MASK)
#define PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_RESET                           400
#define PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_MSB                         15
#define PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_LSB                         8
#define PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_MASK                        0x0000ff00
#define PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_GET(x)                      (((x) & PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_MASK) >> PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_LSB)
#define PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_SET(x)                      (((0 | (x)) << PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_LSB) & PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_MASK)
#define PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_RESET                       12
#define PHY_BB_RIFS_SRCH_ADDRESS                                         0x9e38
#define PHY_BB_RIFS_SRCH_HW_MASK                                         0x0fffff00
#define PHY_BB_RIFS_SRCH_SW_MASK                                         0x0fffff00
#define PHY_BB_RIFS_SRCH_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_RIFS_SRCH_SW_WRITE_MASK                                   0x0fffff00
#define PHY_BB_RIFS_SRCH_RSTMASK                                         0xffffffff
#define PHY_BB_RIFS_SRCH_RESET                                           0x0d900c00

// 0x9e3c (BB_PEAK_DET_CTRL_1)
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_MSB                   31
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_LSB                   31
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_MASK                  0x80000000
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_GET(x)                (((x) & PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_MASK) >> PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_LSB)
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_SET(x)                (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_LSB) & PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_MASK)
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_RESET                 1
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_MSB                  30
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_LSB                  30
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_MASK                 0x40000000
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_GET(x)               (((x) & PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_MASK) >> PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_LSB)
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_SET(x)               (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_LSB) & PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_MASK)
#define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_RESET                1
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_MSB                     29
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_LSB                     23
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_MASK                    0x3f800000
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_GET(x)                  (((x) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_MASK) >> PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_LSB)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_SET(x)                  (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_LSB) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_MASK)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_RESET                   31
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_MSB             22
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_LSB             18
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_MASK            0x007c0000
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_GET(x)          (((x) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_MASK) >> PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_LSB)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_SET(x)          (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_LSB) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_MASK)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_0_RESET           21
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_MSB              17
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_LSB              13
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_MASK             0x0003e000
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_GET(x)           (((x) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_MASK) >> PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_LSB)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_SET(x)           (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_LSB) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_MASK)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_0_RESET            14
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_MSB              12
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_LSB              8
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_MASK             0x00001f00
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_GET(x)           (((x) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_MASK) >> PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_LSB)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_SET(x)           (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_LSB) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_MASK)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_0_RESET            7
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_MSB                      7
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_LSB                      2
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_MASK                     0x000000fc
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_GET(x)                   (((x) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_MASK) >> PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_LSB)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_SET(x)                   (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_LSB) & PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_MASK)
#define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_RESET                    8
#define PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_MSB                          1
#define PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_LSB                          1
#define PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_MASK                         0x00000002
#define PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_GET(x)                       (((x) & PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_MASK) >> PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_LSB)
#define PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_SET(x)                       (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_LSB) & PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_MASK)
#define PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_RESET                        1
#define PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_MSB                     0
#define PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_LSB                     0
#define PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_MASK                    0x00000001
#define PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_GET(x)                  (((x) & PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_MASK) >> PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_LSB)
#define PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_SET(x)                  (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_LSB) & PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_MASK)
#define PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_RESET                   0
#define PHY_BB_PEAK_DET_CTRL_1_ADDRESS                                   0x9e3c
#define PHY_BB_PEAK_DET_CTRL_1_HW_MASK                                   0xffffffff
#define PHY_BB_PEAK_DET_CTRL_1_SW_MASK                                   0xffffffff
#define PHY_BB_PEAK_DET_CTRL_1_HW_WRITE_MASK                             0x00000000
#define PHY_BB_PEAK_DET_CTRL_1_SW_WRITE_MASK                             0xffffffff
#define PHY_BB_PEAK_DET_CTRL_1_RSTMASK                                   0xffffffff
#define PHY_BB_PEAK_DET_CTRL_1_RESET                                     0xcfd5c722

// 0x9e40 (BB_PEAK_DET_CTRL_2)
#define PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_MSB                  30
#define PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_LSB                  30
#define PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_MASK                 0x40000000
#define PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_GET(x)               (((x) & PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_MASK) >> PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_LSB)
#define PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_SET(x)               (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_LSB) & PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_MASK)
#define PHY_BB_PEAK_DET_CTRL_2_ENABLE_RFSAT_RESTART_RESET                0
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_MSB                 29
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_LSB                 25
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_MASK                0x3e000000
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_GET(x)              (((x) & PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_MASK) >> PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_LSB)
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_SET(x)              (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_LSB) & PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_MASK)
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_0_RESET               12
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_MSB                24
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_LSB                20
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_MASK               0x01f00000
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_GET(x)             (((x) & PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_MASK) >> PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_LSB)
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_SET(x)             (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_LSB) & PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_MASK)
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_0_RESET              18
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_MSB                 19
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_LSB                 15
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_MASK                0x000f8000
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_GET(x)              (((x) & PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_MASK) >> PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_LSB)
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_SET(x)              (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_LSB) & PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_MASK)
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_0_RESET               12
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_MSB                 14
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_LSB                 10
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_MASK                0x00007c00
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_GET(x)              (((x) & PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_MASK) >> PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_LSB)
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_SET(x)              (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_LSB) & PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_MASK)
#define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_0_RESET               12
#define PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_MSB                9
#define PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_LSB                0
#define PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_MASK               0x000003ff
#define PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_GET(x)             (((x) & PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_MASK) >> PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_LSB)
#define PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_SET(x)             (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_LSB) & PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_MASK)
#define PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_RESET              32
#define PHY_BB_PEAK_DET_CTRL_2_ADDRESS                                   0x9e40
#define PHY_BB_PEAK_DET_CTRL_2_HW_MASK                                   0x7fffffff
#define PHY_BB_PEAK_DET_CTRL_2_SW_MASK                                   0x7fffffff
#define PHY_BB_PEAK_DET_CTRL_2_HW_WRITE_MASK                             0x00000000
#define PHY_BB_PEAK_DET_CTRL_2_SW_WRITE_MASK                             0x7fffffff
#define PHY_BB_PEAK_DET_CTRL_2_RSTMASK                                   0xffffffff
#define PHY_BB_PEAK_DET_CTRL_2_RESET                                     0x19263020

// 0x9e44 (BB_RX_GAIN_BOUNDS_1)
#define PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_MSB              31
#define PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_LSB              26
#define PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_MASK             0xfc000000
#define PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_GET(x)           (((x) & PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_MASK) >> PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_SET(x)           (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_LSB) & PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_1_RF_MB_GAIN_DELTA_MAX_DB_RESET            63
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_MSB                     25
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_LSB                     25
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_MASK                    0x02000000
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_GET(x)                  (((x) & PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_MASK) >> PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_SET(x)                  (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_LSB) & PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_RESET                   0
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_MSB                     24
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_LSB                     24
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_MASK                    0x01000000
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_GET(x)                  (((x) & PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_MASK) >> PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_SET(x)                  (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_LSB) & PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_RESET                   0
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_MSB                       23
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_LSB                       16
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_MASK                      0x00ff0000
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_GET(x)                    (((x) & PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_MASK) >> PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_SET(x)                    (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_LSB) & PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_RESET                     46
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_MSB                   15
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_LSB                   8
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_MASK                  0x0000ff00
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_GET(x)                (((x) & PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_MASK) >> PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_SET(x)                (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_LSB) & PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_RESET                 40
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_MSB                       7
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_LSB                       0
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_MASK                      0x000000ff
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_GET(x)                    (((x) & PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_MASK) >> PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_SET(x)                    (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_LSB) & PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_RESET                     39
#define PHY_BB_RX_GAIN_BOUNDS_1_ADDRESS                                  0x9e44
#define PHY_BB_RX_GAIN_BOUNDS_1_HW_MASK                                  0xffffffff
#define PHY_BB_RX_GAIN_BOUNDS_1_SW_MASK                                  0xffffffff
#define PHY_BB_RX_GAIN_BOUNDS_1_HW_WRITE_MASK                            0x00000000
#define PHY_BB_RX_GAIN_BOUNDS_1_SW_WRITE_MASK                            0xffffffff
#define PHY_BB_RX_GAIN_BOUNDS_1_RSTMASK                                  0xffffffff
#define PHY_BB_RX_GAIN_BOUNDS_1_RESET                                    0xfc2e2827

// 0x9e48 (BB_RX_GAIN_BOUNDS_2)
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_MSB                31
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_LSB                24
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_MASK               0xff000000
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_GET(x)             (((x) & PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_MASK) >> PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_SET(x)             (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_LSB) & PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_RESET              80
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_MSB                    23
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_LSB                    16
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_MASK                   0x00ff0000
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_GET(x)                 (((x) & PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_MASK) >> PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_SET(x)                 (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_LSB) & PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_RESET                  48
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_MSB                15
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_LSB                8
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_MASK               0x0000ff00
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_GET(x)             (((x) & PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_MASK) >> PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_SET(x)             (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_LSB) & PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_RESET              32
#define PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_MSB                       7
#define PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_LSB                       0
#define PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_MASK                      0x000000ff
#define PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_GET(x)                    (((x) & PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_MASK) >> PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_LSB)
#define PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_SET(x)                    (((0 | (x)) << PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_LSB) & PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_MASK)
#define PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_RESET                     3
#define PHY_BB_RX_GAIN_BOUNDS_2_ADDRESS                                  0x9e48
#define PHY_BB_RX_GAIN_BOUNDS_2_HW_MASK                                  0xffffffff
#define PHY_BB_RX_GAIN_BOUNDS_2_SW_MASK                                  0xffffffff
#define PHY_BB_RX_GAIN_BOUNDS_2_HW_WRITE_MASK                            0x00000000
#define PHY_BB_RX_GAIN_BOUNDS_2_SW_WRITE_MASK                            0xffffffff
#define PHY_BB_RX_GAIN_BOUNDS_2_RSTMASK                                  0xffffffff
#define PHY_BB_RX_GAIN_BOUNDS_2_RESET                                    0x50302003

// 0x9e4c (BB_PEAK_DET_CAL_CTRL)
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_MSB             13
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_LSB             12
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_MASK            0x00003000
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_GET(x)          (((x) & PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_MASK) >> PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_LSB)
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_SET(x)          (((0 | (x)) << PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_LSB) & PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_MASK)
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_RESET           1
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_MSB                      11
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_LSB                      6
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_MASK                     0x00000fc0
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_GET(x)                   (((x) & PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_MASK) >> PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_LSB)
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_SET(x)                   (((0 | (x)) << PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_LSB) & PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_MASK)
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_RESET                    0
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_MSB                   5
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_LSB                   0
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_MASK                  0x0000003f
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_GET(x)                (((x) & PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_MASK) >> PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_LSB)
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_SET(x)                (((0 | (x)) << PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_LSB) & PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_MASK)
#define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_RESET                 4
#define PHY_BB_PEAK_DET_CAL_CTRL_ADDRESS                                 0x9e4c
#define PHY_BB_PEAK_DET_CAL_CTRL_HW_MASK                                 0x00003fff
#define PHY_BB_PEAK_DET_CAL_CTRL_SW_MASK                                 0x00003fff
#define PHY_BB_PEAK_DET_CAL_CTRL_HW_WRITE_MASK                           0x00000000
#define PHY_BB_PEAK_DET_CAL_CTRL_SW_WRITE_MASK                           0x00003fff
#define PHY_BB_PEAK_DET_CAL_CTRL_RSTMASK                                 0xffffffff
#define PHY_BB_PEAK_DET_CAL_CTRL_RESET                                   0x00001004

// 0x9e50 (BB_AGC_DIG_DC_CTRL)
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_MSB                14
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_LSB                11
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_MASK               0x00007800
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_GET(x)             (((x) & PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_MASK) >> PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_LSB)
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_SET(x)             (((0 | (x)) << PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_LSB) & PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_MASK)
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB_RESET              0
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_MSB                     10
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_LSB                     10
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_MASK                    0x00000400
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_GET(x)                  (((x) & PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_MASK) >> PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_LSB)
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_SET(x)                  (((0 | (x)) << PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_LSB) & PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_MASK)
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SWITCH_CCK_RESET                   0
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB                    9
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_LSB                    4
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MASK                   0x000003f0
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_GET(x)                 (((x) & PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MASK) >> PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_LSB)
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_SET(x)                 (((0 | (x)) << PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_LSB) & PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MASK)
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_RESET                  63
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_MSB                     3
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_LSB                     1
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_MASK                    0x0000000e
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_GET(x)                  (((x) & PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_MASK) >> PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_LSB)
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_SET(x)                  (((0 | (x)) << PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_LSB) & PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_MASK)
#define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_RESET                   0
#define PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_MSB                            0
#define PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_LSB                            0
#define PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_MASK                           0x00000001
#define PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_GET(x)                         (((x) & PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_MASK) >> PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_LSB)
#define PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_SET(x)                         (((0 | (x)) << PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_LSB) & PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_MASK)
#define PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_RESET                          1
#define PHY_BB_AGC_DIG_DC_CTRL_ADDRESS                                   0x9e50
#define PHY_BB_AGC_DIG_DC_CTRL_HW_MASK                                   0x00007fff
#define PHY_BB_AGC_DIG_DC_CTRL_SW_MASK                                   0x00007fff
#define PHY_BB_AGC_DIG_DC_CTRL_HW_WRITE_MASK                             0x00000000
#define PHY_BB_AGC_DIG_DC_CTRL_SW_WRITE_MASK                             0x00007fff
#define PHY_BB_AGC_DIG_DC_CTRL_RSTMASK                                   0xffffffff
#define PHY_BB_AGC_DIG_DC_CTRL_RESET                                     0x000003f1

// 0x9e54 (BB_BT_COEX_1)
#define PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_MSB                        31
#define PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_LSB                        31
#define PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_MASK                       0x80000000
#define PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_GET(x)                     (((x) & PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_MASK) >> PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_LSB)
#define PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_SET(x)                     (((0 | (x)) << PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_LSB) & PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_MASK)
#define PHY_BB_BT_COEX_1_BT_RX_DISABLE_NF_CAL_RESET                      0
#define PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_MSB                        30
#define PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_LSB                        30
#define PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_MASK                       0x40000000
#define PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_GET(x)                     (((x) & PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_MASK) >> PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_LSB)
#define PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_SET(x)                     (((0 | (x)) << PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_LSB) & PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_MASK)
#define PHY_BB_BT_COEX_1_BT_TX_DISABLE_NF_CAL_RESET                      0
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_MSB                      29
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_LSB                      25
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_MASK                     0x3e000000
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_GET(x)                   (((x) & PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_MASK) >> PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_LSB)
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_SET(x)                   (((0 | (x)) << PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_LSB) & PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_MASK)
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_HIGH_1_RESET                    0
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_MSB                       24
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_LSB                       20
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_MASK                      0x01f00000
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_GET(x)                    (((x) & PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_MASK) >> PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_LSB)
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_SET(x)                    (((0 | (x)) << PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_LSB) & PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_MASK)
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_MED_1_RESET                     0
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_MSB                       19
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_LSB                       15
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_MASK                      0x000f8000
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_GET(x)                    (((x) & PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_MASK) >> PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_LSB)
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_SET(x)                    (((0 | (x)) << PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_LSB) & PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_MASK)
#define PHY_BB_BT_COEX_1_RF_GAIN_DROP_DB_LOW_1_RESET                     0
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_MSB                   14
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_LSB                   10
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_MASK                  0x00007c00
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_GET(x)                (((x) & PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_MASK) >> PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_LSB)
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_SET(x)                (((0 | (x)) << PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_LSB) & PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_MASK)
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_HIGH_1_RESET                 0
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_MSB                    9
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_LSB                    5
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_MASK                   0x000003e0
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_GET(x)                 (((x) & PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_MASK) >> PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_LSB)
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_SET(x)                 (((0 | (x)) << PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_LSB) & PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_MASK)
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_MED_1_RESET                  0
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_MSB                    4
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_LSB                    0
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_MASK                   0x0000001f
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_GET(x)                 (((x) & PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_MASK) >> PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_LSB)
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_SET(x)                 (((0 | (x)) << PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_LSB) & PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_MASK)
#define PHY_BB_BT_COEX_1_PEAK_DET_TALLY_THR_LOW_1_RESET                  0
#define PHY_BB_BT_COEX_1_ADDRESS                                         0x9e54
#define PHY_BB_BT_COEX_1_HW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_1_SW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_1_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_BT_COEX_1_SW_WRITE_MASK                                   0xffffffff
#define PHY_BB_BT_COEX_1_RSTMASK                                         0x00000000
#define PHY_BB_BT_COEX_1_RESET                                           0x00000000

// 0x9e58 (BB_BT_COEX_2)
#define PHY_BB_BT_COEX_2_RFSAT_RX_RX_MSB                                 31
#define PHY_BB_BT_COEX_2_RFSAT_RX_RX_LSB                                 30
#define PHY_BB_BT_COEX_2_RFSAT_RX_RX_MASK                                0xc0000000
#define PHY_BB_BT_COEX_2_RFSAT_RX_RX_GET(x)                              (((x) & PHY_BB_BT_COEX_2_RFSAT_RX_RX_MASK) >> PHY_BB_BT_COEX_2_RFSAT_RX_RX_LSB)
#define PHY_BB_BT_COEX_2_RFSAT_RX_RX_SET(x)                              (((0 | (x)) << PHY_BB_BT_COEX_2_RFSAT_RX_RX_LSB) & PHY_BB_BT_COEX_2_RFSAT_RX_RX_MASK)
#define PHY_BB_BT_COEX_2_RFSAT_RX_RX_RESET                               0
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_MSB                      29
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_LSB                      25
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_MASK                     0x3e000000
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_GET(x)                   (((x) & PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_MASK) >> PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_LSB)
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_SET(x)                   (((0 | (x)) << PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_LSB) & PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_MASK)
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_HIGH_2_RESET                    0
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_MSB                       24
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_LSB                       20
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_MASK                      0x01f00000
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_GET(x)                    (((x) & PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_MASK) >> PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_LSB)
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_SET(x)                    (((0 | (x)) << PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_LSB) & PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_MASK)
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_MED_2_RESET                     0
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_MSB                       19
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_LSB                       15
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_MASK                      0x000f8000
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_GET(x)                    (((x) & PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_MASK) >> PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_LSB)
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_SET(x)                    (((0 | (x)) << PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_LSB) & PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_MASK)
#define PHY_BB_BT_COEX_2_RF_GAIN_DROP_DB_LOW_2_RESET                     0
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_MSB                   14
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_LSB                   10
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_MASK                  0x00007c00
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_GET(x)                (((x) & PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_MASK) >> PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_LSB)
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_SET(x)                (((0 | (x)) << PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_LSB) & PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_MASK)
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_HIGH_2_RESET                 0
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_MSB                    9
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_LSB                    5
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_MASK                   0x000003e0
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_GET(x)                 (((x) & PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_MASK) >> PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_LSB)
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_SET(x)                 (((0 | (x)) << PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_LSB) & PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_MASK)
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_MED_2_RESET                  0
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_MSB                    4
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_LSB                    0
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_MASK                   0x0000001f
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_GET(x)                 (((x) & PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_MASK) >> PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_LSB)
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_SET(x)                 (((0 | (x)) << PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_LSB) & PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_MASK)
#define PHY_BB_BT_COEX_2_PEAK_DET_TALLY_THR_LOW_2_RESET                  0
#define PHY_BB_BT_COEX_2_ADDRESS                                         0x9e58
#define PHY_BB_BT_COEX_2_HW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_2_SW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_2_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_BT_COEX_2_SW_WRITE_MASK                                   0xffffffff
#define PHY_BB_BT_COEX_2_RSTMASK                                         0x00000000
#define PHY_BB_BT_COEX_2_RESET                                           0x00000000

// 0x9e5c (BB_BT_COEX_3)
#define PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_MSB                           31
#define PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_LSB                           28
#define PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_MASK                          0xf0000000
#define PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_GET(x)                        (((x) & PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_MASK) >> PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_LSB)
#define PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_SET(x)                        (((0 | (x)) << PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_LSB) & PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_MASK)
#define PHY_BB_BT_COEX_3_BT_RX_FIRPWR_INCR_RESET                         0
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_MSB                       27
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_LSB                       23
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_MASK                      0x0f800000
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_GET(x)                    (((x) & PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_MASK) >> PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_LSB)
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_SET(x)                    (((0 | (x)) << PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_LSB) & PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_MASK)
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_2_RESET                     0
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_MSB                       22
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_LSB                       18
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_MASK                      0x007c0000
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_GET(x)                    (((x) & PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_MASK) >> PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_LSB)
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_SET(x)                    (((0 | (x)) << PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_LSB) & PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_MASK)
#define PHY_BB_BT_COEX_3_RF_GAIN_DROP_DB_NON_1_RESET                     0
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_MSB                            17
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_LSB                            16
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_MASK                           0x00030000
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_GET(x)                         (((x) & PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_MASK) >> PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_LSB)
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_LSB) & PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_MASK)
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_RX_RESET                          0
#define PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_MSB                            15
#define PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_LSB                            14
#define PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_MASK                           0x0000c000
#define PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_GET(x)                         (((x) & PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_MASK) >> PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_LSB)
#define PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_LSB) & PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_MASK)
#define PHY_BB_BT_COEX_3_RFSAT_EQ_RX_SRCH_RESET                          0
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_MSB                          13
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_LSB                          12
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_MASK                         0x00003000
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_GET(x)                       (((x) & PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_MASK) >> PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_LSB)
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_SET(x)                       (((0 | (x)) << PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_LSB) & PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_MASK)
#define PHY_BB_BT_COEX_3_RFSAT_EQ_SRCH_SRCH_RESET                        0
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_MSB                          11
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_LSB                          10
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_MASK                         0x00000c00
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_GET(x)                       (((x) & PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_MASK) >> PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_LSB)
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_SET(x)                       (((0 | (x)) << PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_LSB) & PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_MASK)
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_RX_RESET                        0
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_MSB                          9
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_LSB                          8
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_MASK                         0x00000300
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_GET(x)                       (((x) & PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_MASK) >> PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_LSB)
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_SET(x)                       (((0 | (x)) << PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_LSB) & PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_MASK)
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_RX_SRCH_RESET                        0
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_MSB                        7
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_LSB                        6
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_MASK                       0x000000c0
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_GET(x)                     (((x) & PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_MASK) >> PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_LSB)
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_SET(x)                     (((0 | (x)) << PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_LSB) & PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_MASK)
#define PHY_BB_BT_COEX_3_RFSAT_WLAN_SRCH_SRCH_RESET                      0
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_MSB                            5
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_LSB                            4
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_MASK                           0x00000030
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_GET(x)                         (((x) & PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_MASK) >> PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_LSB)
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_LSB) & PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_MASK)
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_RX_RESET                          0
#define PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_MSB                            3
#define PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_LSB                            2
#define PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_MASK                           0x0000000c
#define PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_GET(x)                         (((x) & PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_MASK) >> PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_LSB)
#define PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_LSB) & PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_MASK)
#define PHY_BB_BT_COEX_3_RFSAT_BT_RX_SRCH_RESET                          0
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_MSB                          1
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_LSB                          0
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_MASK                         0x00000003
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_GET(x)                       (((x) & PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_MASK) >> PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_LSB)
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_SET(x)                       (((0 | (x)) << PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_LSB) & PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_MASK)
#define PHY_BB_BT_COEX_3_RFSAT_BT_SRCH_SRCH_RESET                        0
#define PHY_BB_BT_COEX_3_ADDRESS                                         0x9e5c
#define PHY_BB_BT_COEX_3_HW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_3_SW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_3_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_BT_COEX_3_SW_WRITE_MASK                                   0xffffffff
#define PHY_BB_BT_COEX_3_RSTMASK                                         0x00000000
#define PHY_BB_BT_COEX_3_RESET                                           0x00000000

// 0x9e60 (BB_BT_COEX_4)
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_MSB                            31
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_LSB                            24
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_MASK                           0xff000000
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_GET(x)                         (((x) & PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_MASK) >> PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_LSB)
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_LSB) & PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_MASK)
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_3_RESET                          0
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_MSB                            23
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_LSB                            16
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_MASK                           0x00ff0000
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_GET(x)                         (((x) & PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_MASK) >> PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_LSB)
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_LSB) & PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_MASK)
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_2_RESET                          0
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_MSB                            15
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_LSB                            8
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_MASK                           0x0000ff00
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_GET(x)                         (((x) & PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_MASK) >> PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_LSB)
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_LSB) & PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_MASK)
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_1_RESET                          0
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_MSB                            7
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_LSB                            0
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_MASK                           0x000000ff
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_GET(x)                         (((x) & PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_MASK) >> PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_LSB)
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_LSB) & PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_MASK)
#define PHY_BB_BT_COEX_4_RFGAIN_EQV_LNA_0_RESET                          0
#define PHY_BB_BT_COEX_4_ADDRESS                                         0x9e60
#define PHY_BB_BT_COEX_4_HW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_4_SW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_4_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_BT_COEX_4_SW_WRITE_MASK                                   0xffffffff
#define PHY_BB_BT_COEX_4_RSTMASK                                         0x00000000
#define PHY_BB_BT_COEX_4_RESET                                           0x00000000

// 0x9e64 (BB_BT_COEX_5)
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_MSB                            31
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_LSB                            24
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_MASK                           0xff000000
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_GET(x)                         (((x) & PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_MASK) >> PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_LSB)
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_LSB) & PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_MASK)
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_7_RESET                          0
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_MSB                            23
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_LSB                            16
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_MASK                           0x00ff0000
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_GET(x)                         (((x) & PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_MASK) >> PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_LSB)
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_LSB) & PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_MASK)
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_6_RESET                          0
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_MSB                            15
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_LSB                            8
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_MASK                           0x0000ff00
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_GET(x)                         (((x) & PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_MASK) >> PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_LSB)
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_LSB) & PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_MASK)
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_5_RESET                          0
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_MSB                            7
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_LSB                            0
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_MASK                           0x000000ff
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_GET(x)                         (((x) & PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_MASK) >> PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_LSB)
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_SET(x)                         (((0 | (x)) << PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_LSB) & PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_MASK)
#define PHY_BB_BT_COEX_5_RFGAIN_EQV_LNA_4_RESET                          0
#define PHY_BB_BT_COEX_5_ADDRESS                                         0x9e64
#define PHY_BB_BT_COEX_5_HW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_5_SW_MASK                                         0xffffffff
#define PHY_BB_BT_COEX_5_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_BT_COEX_5_SW_WRITE_MASK                                   0xffffffff
#define PHY_BB_BT_COEX_5_RSTMASK                                         0x00000000
#define PHY_BB_BT_COEX_5_RESET                                           0x00000000

// 0x9e68 (BB_DYN_ADC_SIZE_CTRL)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_MSB            31
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_LSB            24
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_MASK           0xff000000
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_GET(x)         (((x) & PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_MASK) >> PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_LSB)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_SET(x)         (((0 | (x)) << PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_LSB) & PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_MASK)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MIN_DB2_RESET          182
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_MSB            23
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_LSB            16
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_MASK           0x00ff0000
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_GET(x)         (((x) & PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_MASK) >> PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_LSB)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_SET(x)         (((0 | (x)) << PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_LSB) & PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_MASK)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADC_SIZE_DESIRED_MAX_DB2_RESET          226
#define PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_MSB                   14
#define PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_LSB                   8
#define PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_MASK                  0x00007f00
#define PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_GET(x)                (((x) & PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_MASK) >> PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_LSB)
#define PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_SET(x)                (((0 | (x)) << PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_LSB) & PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_MASK)
#define PHY_BB_DYN_ADC_SIZE_CTRL_RSSI_PRI_HIGH_THR_RESET                 37
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_MSB               4
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_LSB               3
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_MASK              0x00000018
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_GET(x)            (((x) & PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_MASK) >> PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_LSB)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_SET(x)            (((0 | (x)) << PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_LSB) & PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_MASK)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RELPWR_RESET             0
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_MSB                 2
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_LSB                 1
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_MASK                0x00000006
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_GET(x)              (((x) & PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_MASK) >> PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_LSB)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_SET(x)              (((0 | (x)) << PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_LSB) & PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_MASK)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ALPHA_ADC_SIZE_RSSI_RESET               1
#define PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_MSB           0
#define PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_LSB           0
#define PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_MASK          0x00000001
#define PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_GET(x)        (((x) & PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_MASK) >> PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_LSB)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_SET(x)        (((0 | (x)) << PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_LSB) & PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_MASK)
#define PHY_BB_DYN_ADC_SIZE_CTRL_ENABLE_DYNAMIC_ADC_SIZING_RESET         0
#define PHY_BB_DYN_ADC_SIZE_CTRL_ADDRESS                                 0x9e68
#define PHY_BB_DYN_ADC_SIZE_CTRL_HW_MASK                                 0xffff7f1f
#define PHY_BB_DYN_ADC_SIZE_CTRL_SW_MASK                                 0xffff7f1f
#define PHY_BB_DYN_ADC_SIZE_CTRL_HW_WRITE_MASK                           0x00000000
#define PHY_BB_DYN_ADC_SIZE_CTRL_SW_WRITE_MASK                           0xffff7f1f
#define PHY_BB_DYN_ADC_SIZE_CTRL_RSTMASK                                 0xffffffff
#define PHY_BB_DYN_ADC_SIZE_CTRL_RESET                                   0xb6e22502

// 0x9e6c (BB_RX_LO_DCCAL_CTRL)
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_MSB                          5
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_LSB                          3
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_MASK                         0x00000038
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_GET(x)                       (((x) & PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_MASK) >> PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_LSB)
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_SET(x)                       (((0 | (x)) << PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_LSB) & PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_MASK)
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_TXLB_RESET                        4
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_MSB                            2
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_LSB                            0
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_MASK                           0x00000007
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_GET(x)                         (((x) & PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_MASK) >> PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_LSB)
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_SET(x)                         (((0 | (x)) << PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_LSB) & PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_MASK)
#define PHY_BB_RX_LO_DCCAL_CTRL_CALNUM_RX_RESET                          4
#define PHY_BB_RX_LO_DCCAL_CTRL_ADDRESS                                  0x9e6c
#define PHY_BB_RX_LO_DCCAL_CTRL_HW_MASK                                  0x0000003f
#define PHY_BB_RX_LO_DCCAL_CTRL_SW_MASK                                  0x0000003f
#define PHY_BB_RX_LO_DCCAL_CTRL_HW_WRITE_MASK                            0x00000000
#define PHY_BB_RX_LO_DCCAL_CTRL_SW_WRITE_MASK                            0x0000003f
#define PHY_BB_RX_LO_DCCAL_CTRL_RSTMASK                                  0xffffffff
#define PHY_BB_RX_LO_DCCAL_CTRL_RESET                                    0x00000024

// 0x9e70 (BB_ADC_CAPTURE)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_MSB                       23
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_LSB                       22
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_MASK                      0x00c00000
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_GET(x)                    (((x) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_MASK) >> PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_LSB)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_SET(x)                    (((0 | (x)) << PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_LSB) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_MASK)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_CHN_IDX_RESET                     0
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_MSB                        21
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_LSB                        8
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_MASK                       0x003fff00
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_GET(x)                     (((x) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_MASK) >> PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_LSB)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_SET(x)                     (((0 | (x)) << PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_LSB) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_MASK)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_LENGTH_RESET                      2048
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_MSB                         7
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_LSB                         6
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_MASK                        0x000000c0
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_GET(x)                      (((x) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_MASK) >> PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_LSB)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_SET(x)                      (((0 | (x)) << PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_LSB) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_MASK)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SCALE_RESET                       0
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_MSB                        5
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_LSB                        5
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_MASK                       0x00000020
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_GET(x)                     (((x) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_MASK) >> PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_LSB)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_SET(x)                     (((0 | (x)) << PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_LSB) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_MASK)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_GC_ENA_RESET                      1
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_MSB                        4
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_LSB                        4
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_MASK                       0x00000010
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_GET(x)                     (((x) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_MASK) >> PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_LSB)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_SET(x)                     (((0 | (x)) << PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_LSB) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_MASK)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_FORMAT_RESET                      0
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_MSB                  3
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_LSB                  3
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_MASK                 0x00000008
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_GET(x)               (((x) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_MASK) >> PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_LSB)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_SET(x)               (((0 | (x)) << PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_LSB) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_MASK)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_OVERRUN_FLAG_RESET                0
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_MSB                      2
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_LSB                      2
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_MASK                     0x00000004
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_GET(x)                   (((x) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_MASK) >> PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_LSB)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_SET(x)                   (((0 | (x)) << PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_LSB) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_MASK)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_SAT_FLAG_RESET                    0
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_MSB                    1
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_LSB                    1
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_MASK                   0x00000002
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_GET(x)                 (((x) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_MASK) >> PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_LSB)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_SET(x)                 (((0 | (x)) << PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_LSB) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_MASK)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ERROR_FLAG_RESET                  0
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_MSB                        0
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_LSB                        0
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_MASK                       0x00000001
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_GET(x)                     (((x) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_MASK) >> PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_LSB)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_SET(x)                     (((0 | (x)) << PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_LSB) & PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_MASK)
#define PHY_BB_ADC_CAPTURE_ADC_CAPTURE_ACTIVE_RESET                      0
#define PHY_BB_ADC_CAPTURE_ADDRESS                                       0x9e70
#define PHY_BB_ADC_CAPTURE_HW_MASK                                       0x00ffffff
#define PHY_BB_ADC_CAPTURE_SW_MASK                                       0x00ffffff
#define PHY_BB_ADC_CAPTURE_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_ADC_CAPTURE_SW_WRITE_MASK                                 0x00ffffff
#define PHY_BB_ADC_CAPTURE_RSTMASK                                       0xffffffff
#define PHY_BB_ADC_CAPTURE_RESET                                         0x00080020

// 0x9e74 (BB_FIND_SIGNAL_2)
#define PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_MSB              17
#define PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_LSB              17
#define PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_MASK             0x00020000
#define PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_GET(x)           (((x) & PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_MASK) >> PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_LSB)
#define PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_SET(x)           (((0 | (x)) << PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_LSB) & PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_MASK)
#define PHY_BB_FIND_SIGNAL_2_AGCSM_SKIP_CAL_AFTER_RESET_RESET            0
#define PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_MSB       16
#define PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_LSB       16
#define PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_MASK      0x00010000
#define PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_GET(x)    (((x) & PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_MASK) >> PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_LSB)
#define PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_SET(x)    (((0 | (x)) << PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_LSB) & PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_MASK)
#define PHY_BB_FIND_SIGNAL_2_DISABLE_PWR_DROP_LAST_TWO_SYM_VHT_RESET     0
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_MSB                               15
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_LSB                               8
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_MASK                              0x0000ff00
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_GET(x)                            (((x) & PHY_BB_FIND_SIGNAL_2_FOUND_LOW_MASK) >> PHY_BB_FIND_SIGNAL_2_FOUND_LOW_LSB)
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_SET(x)                            (((0 | (x)) << PHY_BB_FIND_SIGNAL_2_FOUND_LOW_LSB) & PHY_BB_FIND_SIGNAL_2_FOUND_LOW_MASK)
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_RESET                             196
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_MSB                           7
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_LSB                           7
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_MASK                          0x00000080
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_GET(x)                        (((x) & PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_MASK) >> PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_LSB)
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_SET(x)                        (((0 | (x)) << PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_LSB) & PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_MASK)
#define PHY_BB_FIND_SIGNAL_2_FOUND_LOW_ENA_RESET                         1
#define PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_MSB                          5
#define PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_LSB                          0
#define PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_MASK                         0x0000003f
#define PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_GET(x)                       (((x) & PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_MASK) >> PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_LSB)
#define PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_SET(x)                       (((0 | (x)) << PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_LSB) & PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_MASK)
#define PHY_BB_FIND_SIGNAL_2_RELPWR_WEAK_DB_RESET                        44
#define PHY_BB_FIND_SIGNAL_2_ADDRESS                                     0x9e74
#define PHY_BB_FIND_SIGNAL_2_HW_MASK                                     0x0003ffbf
#define PHY_BB_FIND_SIGNAL_2_SW_MASK                                     0x0003ffbf
#define PHY_BB_FIND_SIGNAL_2_HW_WRITE_MASK                               0x00000000
#define PHY_BB_FIND_SIGNAL_2_SW_WRITE_MASK                               0x0003ffbf
#define PHY_BB_FIND_SIGNAL_2_RSTMASK                                     0xffffffff
#define PHY_BB_FIND_SIGNAL_2_RESET                                       0x0000c4ac

// 0x9e78 (BB_PEAK_DET_CTRL_3)
#define PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_MSB                 3
#define PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_LSB                 0
#define PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_MASK                0x0000000f
#define PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_GET(x)              (((x) & PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_MASK) >> PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_LSB)
#define PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_SET(x)              (((0 | (x)) << PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_LSB) & PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_MASK)
#define PHY_BB_PEAK_DET_CTRL_3_AGC_DBDAC_REG_SETTING_RESET               0
#define PHY_BB_PEAK_DET_CTRL_3_ADDRESS                                   0x9e78
#define PHY_BB_PEAK_DET_CTRL_3_HW_MASK                                   0x0000000f
#define PHY_BB_PEAK_DET_CTRL_3_SW_MASK                                   0x0000000f
#define PHY_BB_PEAK_DET_CTRL_3_HW_WRITE_MASK                             0x00000000
#define PHY_BB_PEAK_DET_CTRL_3_SW_WRITE_MASK                             0x0000000f
#define PHY_BB_PEAK_DET_CTRL_3_RSTMASK                                   0xffffffff
#define PHY_BB_PEAK_DET_CTRL_3_RESET                                     0x00000000

// 0x9e80 (BB_SRCH_FFT_CTRL_1)
#define PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_MSB                  31
#define PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_LSB                  31
#define PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_MASK                 0x80000000
#define PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_GET(x)               (((x) & PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_SET(x)               (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_LSB) & PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_PULSE_CHECK_SRCH_FFT_RESET                0
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_MSB                 30
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_LSB                 30
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_MASK                0x40000000
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_GET(x)              (((x) & PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_SET(x)              (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_LSB) & PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_DBM_ADJ_RESET               1
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_MSB                     29
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_LSB                     29
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_MASK                    0x20000000
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_GET(x)                  (((x) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_SET(x)                  (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_LSB) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_DBM_ADJ_RESET                   0
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_MSB                    28
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_LSB                    28
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_MASK                   0x10000000
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_GET(x)                 (((x) & PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_SET(x)                 (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_LSB) & PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_FINE_ENA_RESET                  0
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_MSB                 27
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_LSB                 24
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_MASK                0x0f000000
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_GET(x)              (((x) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_SET(x)              (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_LSB) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_LONG_PERIOD_RESET               8
#define PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_MSB                    23
#define PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_LSB                    12
#define PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_MASK                   0x00fff000
#define PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_GET(x)                 (((x) & PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_SET(x)                 (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_LSB) & PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_SRCH_FFT_SCALE_VEC_RESET                  4095
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_MSB               11
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_LSB               10
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_MASK              0x00000c00
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_GET(x)            (((x) & PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_SET(x)            (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_LSB) & PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_BIN_SCALE_RESET             0
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_MSB                   9
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_LSB                   8
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_MASK                  0x00000300
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_GET(x)                (((x) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_SET(x)                (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_LSB) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_BIN_SCALE_RESET                 0
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_MSB                7
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_LSB                6
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_MASK               0x000000c0
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_GET(x)             (((x) & PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_SET(x)             (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_LSB) & PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_RPT_MODE_RESET              2
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_MSB                    5
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_LSB                    4
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_MASK                   0x00000030
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_GET(x)                 (((x) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_SET(x)                 (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_LSB) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_RPT_MODE_RESET                  1
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_MSB              3
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_LSB              3
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_MASK             0x00000008
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_GET(x)           (((x) & PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_SET(x)           (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_LSB) & PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_SPECTRAL_SCAN_PWR_FORMAT_RESET            1
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_MSB                  2
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_LSB                  2
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_MASK                 0x00000004
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_GET(x)               (((x) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_SET(x)               (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_LSB) & PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_RADAR_FFT_PWR_FORMAT_RESET                1
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_MSB                   1
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_LSB                   1
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_MASK                  0x00000002
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_GET(x)                (((x) & PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_SET(x)                (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_LSB) & PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_RADAR_ENA_RESET                 0
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_MSB                    0
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_LSB                    0
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_MASK                   0x00000001
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_GET(x)                 (((x) & PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_MASK) >> PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_LSB)
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_SET(x)                 (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_LSB) & PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_MASK)
#define PHY_BB_SRCH_FFT_CTRL_1_FFT_CHECK_WLAN_ENA_RESET                  0
#define PHY_BB_SRCH_FFT_CTRL_1_ADDRESS                                   0x9e80
#define PHY_BB_SRCH_FFT_CTRL_1_HW_MASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_1_SW_MASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_1_HW_WRITE_MASK                             0x00000000
#define PHY_BB_SRCH_FFT_CTRL_1_SW_WRITE_MASK                             0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_1_RSTMASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_1_RESET                                     0x48fff09c

// 0x9e84 (BB_SRCH_FFT_CTRL_2)
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_MSB                     31
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_LSB                     26
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_MASK                    0xfc000000
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_GET(x)                  (((x) & PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_MASK) >> PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_LSB)
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_SET(x)                  (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_LSB) & PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_MASK)
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_RADAR_RESET                   8
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_MSB                      25
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_LSB                      20
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_MASK                     0x03f00000
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_GET(x)                   (((x) & PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_MASK) >> PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_LSB)
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_SET(x)                   (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_LSB) & PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_MASK)
#define PHY_BB_SRCH_FFT_CTRL_2_STR_BIN_THR_WLAN_RESET                    12
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_MSB                       18
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_LSB                       12
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_MASK                      0x0007f000
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_GET(x)                    (((x) & PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_MASK) >> PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_LSB)
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_SET(x)                    (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_LSB) & PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_MASK)
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_IB_THR_RESET                     0
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_MSB                      11
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_LSB                      0
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_MASK                     0x00000fff
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_GET(x)                   (((x) & PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_MASK) >> PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_LSB)
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_SET(x)                   (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_LSB) & PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_MASK)
#define PHY_BB_SRCH_FFT_CTRL_2_SRCH_FFT_SB_FREQ_RESET                    931
#define PHY_BB_SRCH_FFT_CTRL_2_ADDRESS                                   0x9e84
#define PHY_BB_SRCH_FFT_CTRL_2_HW_MASK                                   0xfff7ffff
#define PHY_BB_SRCH_FFT_CTRL_2_SW_MASK                                   0xfff7ffff
#define PHY_BB_SRCH_FFT_CTRL_2_HW_WRITE_MASK                             0x00000000
#define PHY_BB_SRCH_FFT_CTRL_2_SW_WRITE_MASK                             0xfff7ffff
#define PHY_BB_SRCH_FFT_CTRL_2_RSTMASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_2_RESET                                     0x20c003a3

// 0x9e88 (BB_SRCH_FFT_CTRL_3)
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_MSB                 31
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_LSB                 24
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_MASK                0xff000000
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_GET(x)              (((x) & PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_MASK) >> PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_LSB)
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_SET(x)              (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_LSB) & PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_MASK)
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_BLK_RESET               20
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_MSB                23
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_LSB                16
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_MASK               0x00ff0000
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_GET(x)             (((x) & PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_MASK) >> PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_LSB)
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_SET(x)             (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_LSB) & PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_MASK)
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_FINE_RESET              8
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_MSB              15
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_LSB              8
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_MASK             0x0000ff00
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_GET(x)           (((x) & PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_MASK) >> PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_LSB)
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_SET(x)           (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_LSB) & PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_MASK)
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_RADAR_COARSE_RESET            12
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_MSB                      7
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_LSB                      0
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_MASK                     0x000000ff
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_GET(x)                   (((x) & PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_MASK) >> PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_LSB)
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_SET(x)                   (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_LSB) & PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_MASK)
#define PHY_BB_SRCH_FFT_CTRL_3_NB_TONE_THR_WLAN_RESET                    20
#define PHY_BB_SRCH_FFT_CTRL_3_ADDRESS                                   0x9e88
#define PHY_BB_SRCH_FFT_CTRL_3_HW_MASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_3_SW_MASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_3_HW_WRITE_MASK                             0x00000000
#define PHY_BB_SRCH_FFT_CTRL_3_SW_WRITE_MASK                             0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_3_RSTMASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_3_RESET                                     0x14080c14

// 0x9e8c (BB_SRCH_FFT_CTRL_4)
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_MSB               31
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_LSB               31
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_MASK              0x80000000
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_GET(x)            (((x) & PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_MASK) >> PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_LSB)
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_SET(x)            (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_LSB) & PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_MASK)
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_SHORT_RPT_SEL_RESET             0
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_MSB              30
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_LSB              28
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_MASK             0x70000000
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_GET(x)           (((x) & PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_MASK) >> PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_LSB)
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_SET(x)           (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_LSB) & PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_MASK)
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_DC_SCALE_INBAND_RESET            2
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_MSB               27
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_LSB               24
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_MASK              0x0f000000
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_GET(x)            (((x) & PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_MASK) >> PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_LSB)
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_SET(x)            (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_LSB) & PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_MASK)
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_DROP_RATIO_RESET             3
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_MSB                  23
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_LSB                  18
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_MASK                 0x00fc0000
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_GET(x)               (((x) & PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_MASK) >> PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_LSB)
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_SET(x)               (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_LSB) & PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_MASK)
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_PWR_LOW_CAP_RESET                25
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_MSB            17
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_LSB            8
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_MASK           0x0003ff00
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_GET(x)         (((x) & PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_MASK) >> PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_LSB)
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_SET(x)         (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_LSB) & PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_MASK)
#define PHY_BB_SRCH_FFT_CTRL_4_SRCH_FFT_RFSAT_PEAKMAG_THR_RESET          255
#define PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_MSB                7
#define PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_LSB                4
#define PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_MASK               0x000000f0
#define PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_GET(x)             (((x) & PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_MASK) >> PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_LSB)
#define PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_SET(x)             (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_LSB) & PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_MASK)
#define PHY_BB_SRCH_FFT_CTRL_4_SPECTRAL_SCAN_CHN_MASK_RESET              1
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_MSB                    3
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_LSB                    0
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_MASK                   0x0000000f
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_GET(x)                 (((x) & PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_MASK) >> PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_LSB)
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_SET(x)                 (((0 | (x)) << PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_LSB) & PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_MASK)
#define PHY_BB_SRCH_FFT_CTRL_4_RADAR_FFT_CHN_MASK_RESET                  1
#define PHY_BB_SRCH_FFT_CTRL_4_ADDRESS                                   0x9e8c
#define PHY_BB_SRCH_FFT_CTRL_4_HW_MASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_4_SW_MASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_4_HW_WRITE_MASK                             0x00000000
#define PHY_BB_SRCH_FFT_CTRL_4_SW_WRITE_MASK                             0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_4_RSTMASK                                   0xffffffff
#define PHY_BB_SRCH_FFT_CTRL_4_RESET                                     0x2364ff11

// 0x9e90 (BB_RADAR_CHIRP_DETECT)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_MSB              27
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_LSB              23
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_MASK             0x0f800000
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_GET(x)           (((x) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_MASK) >> PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_LSB)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_SET(x)           (((0 | (x)) << PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_LSB) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_MASK)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_FFT_RPT_RESET            4
#define PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_MSB           22
#define PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_LSB           17
#define PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_MASK          0x007e0000
#define PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_GET(x)        (((x) & PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_MASK) >> PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_LSB)
#define PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_SET(x)        (((0 | (x)) << PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_LSB) & PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_MASK)
#define PHY_BB_RADAR_CHIRP_DETECT_SRCH_FFT_STR_RSSI_THRESH_RESET         15
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_MSB               16
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_LSB               13
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_MASK              0x0001e000
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_GET(x)            (((x) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_MASK) >> PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_LSB)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_SET(x)            (((0 | (x)) << PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_LSB) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_MASK)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_DIFF_RESET             2
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_MSB                12
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_LSB                8
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_MASK               0x00001f00
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_GET(x)             (((x) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_MASK) >> PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_LSB)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_SET(x)             (((0 | (x)) << PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_LSB) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_MASK)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_DELTA_BIN_RESET              11
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_MSB                7
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_LSB                3
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_MASK               0x000000f8
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_GET(x)             (((x) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_MASK) >> PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_LSB)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_SET(x)             (((0 | (x)) << PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_LSB) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_MASK)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MIN_DELTA_BIN_RESET              1
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_MSB                 2
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_LSB                 0
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_MASK                0x00000007
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_GET(x)              (((x) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_MASK) >> PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_LSB)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_SET(x)              (((0 | (x)) << PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_LSB) & PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_MASK)
#define PHY_BB_RADAR_CHIRP_DETECT_CHIRP_MAX_NUM_DIFF_RESET               3
#define PHY_BB_RADAR_CHIRP_DETECT_ADDRESS                                0x9e90
#define PHY_BB_RADAR_CHIRP_DETECT_HW_MASK                                0x0fffffff
#define PHY_BB_RADAR_CHIRP_DETECT_SW_MASK                                0x0fffffff
#define PHY_BB_RADAR_CHIRP_DETECT_HW_WRITE_MASK                          0x00000000
#define PHY_BB_RADAR_CHIRP_DETECT_SW_WRITE_MASK                          0x0fffffff
#define PHY_BB_RADAR_CHIRP_DETECT_RSTMASK                                0xffffffff
#define PHY_BB_RADAR_CHIRP_DETECT_RESET                                  0x021e4b0b

// 0x9e98 (BB_SPECTRAL_SCAN_2)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_MSB           31
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_LSB           31
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_MASK          0x80000000
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_GET(x)        (((x) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_MASK) >> PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_LSB)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_SET(x)        (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_LSB) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_MASK)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_RSSI_RPT_MODE_RESET         0
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_MSB             30
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_LSB             30
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_MASK            0x40000000
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_GET(x)          (((x) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_MASK) >> PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_LSB)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_SET(x)          (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_LSB) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_MASK)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_WB_RPT_MODE_RESET           0
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_MSB             29
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_LSB             24
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_MASK            0x3f000000
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_GET(x)          (((x) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_MASK) >> PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_LSB)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_SET(x)          (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_LSB) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_MASK)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_STR_BIN_THR_RESET           8
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_MSB             23
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_LSB             16
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_MASK            0x00ff0000
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_GET(x)          (((x) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_MASK) >> PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_LSB)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_SET(x)          (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_LSB) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_MASK)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NB_TONE_THR_RESET           12
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_MSB              14
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_LSB              8
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_MASK             0x00007f00
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_GET(x)           (((x) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_MASK) >> PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_LSB)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_SET(x)           (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_LSB) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_MASK)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_INIT_DELAY_RESET            80
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_MSB         7
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_LSB         0
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_MASK        0x000000ff
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_GET(x)      (((x) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_MASK) >> PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_LSB)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_SET(x)      (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_LSB) & PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_MASK)
#define PHY_BB_SPECTRAL_SCAN_2_SPECTRAL_SCAN_NOISE_FLOOR_REF_RESET       160
#define PHY_BB_SPECTRAL_SCAN_2_ADDRESS                                   0x9e98
#define PHY_BB_SPECTRAL_SCAN_2_HW_MASK                                   0xffff7fff
#define PHY_BB_SPECTRAL_SCAN_2_SW_MASK                                   0xffff7fff
#define PHY_BB_SPECTRAL_SCAN_2_HW_WRITE_MASK                             0x00000000
#define PHY_BB_SPECTRAL_SCAN_2_SW_WRITE_MASK                             0xffff7fff
#define PHY_BB_SPECTRAL_SCAN_2_RSTMASK                                   0xffffffff
#define PHY_BB_SPECTRAL_SCAN_2_RESET                                     0x080c50a0

// 0x9e9c (BB_SPECTRAL_SCAN_3)
#define PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_MSB                7
#define PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_LSB                0
#define PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_MASK               0x000000ff
#define PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_GET(x)             (((x) & PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_MASK) >> PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_LSB)
#define PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_SET(x)             (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_LSB) & PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_MASK)
#define PHY_BB_SPECTRAL_SCAN_3_SPECTRAL_SCAN_RSSI_THR_RESET              240
#define PHY_BB_SPECTRAL_SCAN_3_ADDRESS                                   0x9e9c
#define PHY_BB_SPECTRAL_SCAN_3_HW_MASK                                   0x000000ff
#define PHY_BB_SPECTRAL_SCAN_3_SW_MASK                                   0x000000ff
#define PHY_BB_SPECTRAL_SCAN_3_HW_WRITE_MASK                             0x00000000
#define PHY_BB_SPECTRAL_SCAN_3_SW_WRITE_MASK                             0x000000ff
#define PHY_BB_SPECTRAL_SCAN_3_RSTMASK                                   0xffffffff
#define PHY_BB_SPECTRAL_SCAN_3_RESET                                     0x000000f0

// 0x9ea0 (BB_AGC_TIMEOUT_1)
#define PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_MSB                        15
#define PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_LSB                        8
#define PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_MASK                       0x0000ff00
#define PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_GET(x)                     (((x) & PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_MASK) >> PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_LSB)
#define PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_SET(x)                     (((0 | (x)) << PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_LSB) & PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_MASK)
#define PHY_BB_AGC_TIMEOUT_1_SSCAN_SM_TIMEOUT_RESET                      0
#define PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_MSB                        7
#define PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_LSB                        0
#define PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_MASK                       0x000000ff
#define PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_GET(x)                     (((x) & PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_MASK) >> PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_LSB)
#define PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_SET(x)                     (((0 | (x)) << PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_LSB) & PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_MASK)
#define PHY_BB_AGC_TIMEOUT_1_RADAR_SM_TIMEOUT_RESET                      0
#define PHY_BB_AGC_TIMEOUT_1_ADDRESS                                     0x9ea0
#define PHY_BB_AGC_TIMEOUT_1_HW_MASK                                     0x0000ffff
#define PHY_BB_AGC_TIMEOUT_1_SW_MASK                                     0x0000ffff
#define PHY_BB_AGC_TIMEOUT_1_HW_WRITE_MASK                               0x00000000
#define PHY_BB_AGC_TIMEOUT_1_SW_WRITE_MASK                               0x0000ffff
#define PHY_BB_AGC_TIMEOUT_1_RSTMASK                                     0xffffffff
#define PHY_BB_AGC_TIMEOUT_1_RESET                                       0x00000000

// 0x9eb0 (BB_AGC_HT_STF_CTRL_1)
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_MSB                7
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_LSB                2
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_MASK               0x000000fc
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_GET(x)             (((x) & PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_MASK) >> PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_LSB)
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_SET(x)             (((0 | (x)) << PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_LSB) & PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_MASK)
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_PWR_DELAY_RESET              0
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_MSB                      0
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_LSB                      0
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_MASK                     0x00000001
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_GET(x)                   (((x) & PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_MASK) >> PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_LSB)
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_SET(x)                   (((0 | (x)) << PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_LSB) & PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_MASK)
#define PHY_BB_AGC_HT_STF_CTRL_1_AGC_HT_STF_ENA_RESET                    1
#define PHY_BB_AGC_HT_STF_CTRL_1_ADDRESS                                 0x9eb0
#define PHY_BB_AGC_HT_STF_CTRL_1_HW_MASK                                 0x000000fd
#define PHY_BB_AGC_HT_STF_CTRL_1_SW_MASK                                 0x000000fd
#define PHY_BB_AGC_HT_STF_CTRL_1_HW_WRITE_MASK                           0x00000000
#define PHY_BB_AGC_HT_STF_CTRL_1_SW_WRITE_MASK                           0x000000fd
#define PHY_BB_AGC_HT_STF_CTRL_1_RSTMASK                                 0xffffffff
#define PHY_BB_AGC_HT_STF_CTRL_1_RESET                                   0x00000001

// 0x9f80 (BB_RSSI_B0)
#define PHY_BB_RSSI_B0_RSSI_EXT80_0_MSB                                  31
#define PHY_BB_RSSI_B0_RSSI_EXT80_0_LSB                                  24
#define PHY_BB_RSSI_B0_RSSI_EXT80_0_MASK                                 0xff000000
#define PHY_BB_RSSI_B0_RSSI_EXT80_0_GET(x)                               (((x) & PHY_BB_RSSI_B0_RSSI_EXT80_0_MASK) >> PHY_BB_RSSI_B0_RSSI_EXT80_0_LSB)
#define PHY_BB_RSSI_B0_RSSI_EXT80_0_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B0_RSSI_EXT80_0_LSB) & PHY_BB_RSSI_B0_RSSI_EXT80_0_MASK)
#define PHY_BB_RSSI_B0_RSSI_EXT80_0_RESET                                0
#define PHY_BB_RSSI_B0_RSSI_EXT40_0_MSB                                  23
#define PHY_BB_RSSI_B0_RSSI_EXT40_0_LSB                                  16
#define PHY_BB_RSSI_B0_RSSI_EXT40_0_MASK                                 0x00ff0000
#define PHY_BB_RSSI_B0_RSSI_EXT40_0_GET(x)                               (((x) & PHY_BB_RSSI_B0_RSSI_EXT40_0_MASK) >> PHY_BB_RSSI_B0_RSSI_EXT40_0_LSB)
#define PHY_BB_RSSI_B0_RSSI_EXT40_0_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B0_RSSI_EXT40_0_LSB) & PHY_BB_RSSI_B0_RSSI_EXT40_0_MASK)
#define PHY_BB_RSSI_B0_RSSI_EXT40_0_RESET                                0
#define PHY_BB_RSSI_B0_RSSI_EXT20_0_MSB                                  15
#define PHY_BB_RSSI_B0_RSSI_EXT20_0_LSB                                  8
#define PHY_BB_RSSI_B0_RSSI_EXT20_0_MASK                                 0x0000ff00
#define PHY_BB_RSSI_B0_RSSI_EXT20_0_GET(x)                               (((x) & PHY_BB_RSSI_B0_RSSI_EXT20_0_MASK) >> PHY_BB_RSSI_B0_RSSI_EXT20_0_LSB)
#define PHY_BB_RSSI_B0_RSSI_EXT20_0_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B0_RSSI_EXT20_0_LSB) & PHY_BB_RSSI_B0_RSSI_EXT20_0_MASK)
#define PHY_BB_RSSI_B0_RSSI_EXT20_0_RESET                                0
#define PHY_BB_RSSI_B0_RSSI_PRI20_0_MSB                                  7
#define PHY_BB_RSSI_B0_RSSI_PRI20_0_LSB                                  0
#define PHY_BB_RSSI_B0_RSSI_PRI20_0_MASK                                 0x000000ff
#define PHY_BB_RSSI_B0_RSSI_PRI20_0_GET(x)                               (((x) & PHY_BB_RSSI_B0_RSSI_PRI20_0_MASK) >> PHY_BB_RSSI_B0_RSSI_PRI20_0_LSB)
#define PHY_BB_RSSI_B0_RSSI_PRI20_0_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B0_RSSI_PRI20_0_LSB) & PHY_BB_RSSI_B0_RSSI_PRI20_0_MASK)
#define PHY_BB_RSSI_B0_RSSI_PRI20_0_RESET                                0
#define PHY_BB_RSSI_B0_ADDRESS                                           0x9f80
#define PHY_BB_RSSI_B0_HW_MASK                                           0xffffffff
#define PHY_BB_RSSI_B0_SW_MASK                                           0xffffffff
#define PHY_BB_RSSI_B0_HW_WRITE_MASK                                     0xffffffff
#define PHY_BB_RSSI_B0_SW_WRITE_MASK                                     0x00000000
#define PHY_BB_RSSI_B0_RSTMASK                                           0x00000000
#define PHY_BB_RSSI_B0_RESET                                             0x00000000

// 0x9f84 (BB_SPUR_EST_CCK_REPORT_B0)
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_MSB               31
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_LSB               24
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_MASK              0xff000000
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_GET(x)            (((x) & PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_MASK) >> PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_LSB)
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_SET(x)            (((0 | (x)) << PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_LSB) & PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_MASK)
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_RESET             0
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_MSB               23
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_LSB               16
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_MASK              0x00ff0000
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_GET(x)            (((x) & PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_MASK) >> PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_LSB)
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_SET(x)            (((0 | (x)) << PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_LSB) & PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_MASK)
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_RESET             0
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_MSB            15
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_LSB            8
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_MASK           0x0000ff00
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_GET(x)         (((x) & PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_MASK) >> PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_LSB)
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_SET(x)         (((0 | (x)) << PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_LSB) & PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_MASK)
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_RESET          0
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_MSB            7
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_LSB            0
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_MASK           0x000000ff
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_GET(x)         (((x) & PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_MASK) >> PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_LSB)
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_SET(x)         (((0 | (x)) << PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_LSB) & PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_MASK)
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_RESET          0
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_ADDRESS                            0x9f84
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_HW_MASK                            0xffffffff
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SW_MASK                            0xffffffff
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_HW_WRITE_MASK                      0xffffffff
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_SW_WRITE_MASK                      0x00000000
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_RSTMASK                            0x00000000
#define PHY_BB_SPUR_EST_CCK_REPORT_B0_RESET                              0x00000000

// 0x9f88 (BB_AGC_DIG_DC_STATUS_I_0_B0)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESDC_SW_WRITE0_0_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_MSB        29
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_LSB        20
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_MASK       0x3ff00000
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER2_RES_I_0_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_MSB        19
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_LSB        10
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_MASK       0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER1_RES_I_0_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_MSB        9
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_LSB        0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_MASK       0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_DIG_DC_MIXER0_RES_I_0_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_ADDRESS                          0x9f88
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_HW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_SW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_HW_WRITE_MASK                    0x3fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_SW_WRITE_MASK                    0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RSTMASK                          0xc0000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B0_RESET                            0x00000000

// 0x9f8c (BB_AGC_DIG_DC_STATUS_I_1_B0)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESDC_SW_WRITE1_0_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_MSB 29
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_LSB 20
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_MASK 0x3ff00000
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_I_0_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_MSB 19
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_LSB 10
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_MASK 0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_I_0_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_MSB        9
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_LSB        0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_MASK       0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_DIG_DC_MIXER3_RES_I_0_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_ADDRESS                          0x9f8c
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_HW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_SW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_HW_WRITE_MASK                    0x3fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_SW_WRITE_MASK                    0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RSTMASK                          0xc0000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B0_RESET                            0x00000000

// 0x9f90 (BB_AGC_DIG_DC_STATUS_I_2_B0)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESDC_SW_WRITE2_0_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_MSB 19
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_LSB 10
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_MASK 0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_I_0_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_MSB 9
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_LSB 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_MASK 0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_I_0_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_ADDRESS                          0x9f90
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_HW_MASK                          0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_SW_MASK                          0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_HW_WRITE_MASK                    0x000fffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_SW_WRITE_MASK                    0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RSTMASK                          0xfff00000
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B0_RESET                            0x00000000

// 0x9f94 (BB_AGC_DIG_DC_STATUS_Q_0_B0)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESDC_SW_WRITE3_0_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_MSB        29
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_LSB        20
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_MASK       0x3ff00000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER2_RES_Q_0_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_MSB        19
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_LSB        10
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_MASK       0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER1_RES_Q_0_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_MSB        9
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_LSB        0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_MASK       0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_DIG_DC_MIXER0_RES_Q_0_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_ADDRESS                          0x9f94
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_HW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_SW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_HW_WRITE_MASK                    0x3fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_SW_WRITE_MASK                    0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RSTMASK                          0xc0000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B0_RESET                            0x00000000

// 0x9f98 (BB_AGC_DIG_DC_STATUS_Q_1_B0)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESDC_SW_WRITE4_0_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_MSB 29
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_LSB 20
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_MASK 0x3ff00000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER1_LOOPBACK_RES_Q_0_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_MSB 19
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_LSB 10
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_MASK 0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER0_LOOPBACK_RES_Q_0_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_MSB        9
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_LSB        0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_MASK       0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_DIG_DC_MIXER3_RES_Q_0_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_ADDRESS                          0x9f98
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_HW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_SW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_HW_WRITE_MASK                    0x3fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_SW_WRITE_MASK                    0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RSTMASK                          0xc0000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B0_RESET                            0x00000000

// 0x9f9c (BB_AGC_DIG_DC_STATUS_Q_2_B0)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESDC_SW_WRITE5_0_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_MSB 19
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_LSB 10
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_MASK 0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER3_LOOPBACK_RES_Q_0_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_MSB 9
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_LSB 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_MASK 0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_DIG_DC_MIXER2_LOOPBACK_RES_Q_0_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_ADDRESS                          0x9f9c
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_HW_MASK                          0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_SW_MASK                          0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_HW_WRITE_MASK                    0x000fffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_SW_WRITE_MASK                    0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RSTMASK                          0xfff00000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B0_RESET                            0x00000000

// 0x9fa0 (BB_DC_CAL_STATUS_B0)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_MSB                          29
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_LSB                          25
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_MASK                         0x3e000000
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_MASK) >> PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_LSB)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_LSB) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_MASK)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3Q_0_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_MSB                          24
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_LSB                          20
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_MASK                         0x01f00000
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_MASK) >> PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_LSB)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_LSB) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_MASK)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC3I_0_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_MSB                          19
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_LSB                          15
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_MASK                         0x000f8000
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_MASK) >> PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_LSB)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_LSB) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_MASK)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2Q_0_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_MSB                          14
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_LSB                          10
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_MASK                         0x00007c00
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_MASK) >> PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_LSB)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_LSB) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_MASK)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC2I_0_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_MSB                          9
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_LSB                          5
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_MASK                         0x000003e0
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_MASK) >> PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_LSB)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_LSB) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_MASK)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1Q_0_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_MSB                          4
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_LSB                          0
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_MASK                         0x0000001f
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_MASK) >> PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_LSB)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_LSB) & PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_MASK)
#define PHY_BB_DC_CAL_STATUS_B0_OFFSETC1I_0_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B0_ADDRESS                                  0x9fa0
#define PHY_BB_DC_CAL_STATUS_B0_HW_MASK                                  0x3fffffff
#define PHY_BB_DC_CAL_STATUS_B0_SW_MASK                                  0x3fffffff
#define PHY_BB_DC_CAL_STATUS_B0_HW_WRITE_MASK                            0x3fffffff
#define PHY_BB_DC_CAL_STATUS_B0_SW_WRITE_MASK                            0x00000000
#define PHY_BB_DC_CAL_STATUS_B0_RSTMASK                                  0xc0000000
#define PHY_BB_DC_CAL_STATUS_B0_RESET                                    0x00000000

// 0x9fc0 (BB_BBB_SIG_DETECT)
#define PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_MSB                31
#define PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_LSB                31
#define PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_MASK               0x80000000
#define PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_GET(x)             (((x) & PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_MASK) >> PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_LSB)
#define PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_SET(x)             (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_LSB) & PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_MASK)
#define PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_RESET              0
#define PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_MSB              30
#define PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_LSB              30
#define PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_MASK             0x40000000
#define PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_GET(x)           (((x) & PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_SET(x)           (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_DISABLE_STR_CHAIN_SEL_CCK_RESET            0
#define PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_MSB                       29
#define PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_LSB                       29
#define PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_MASK                      0x20000000
#define PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_GET(x)                    (((x) & PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_MASK) >> PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_LSB)
#define PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_SET(x)                    (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_LSB) & PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_MASK)
#define PHY_BB_BBB_SIG_DETECT_ENA_DC_EST_BCORR_RESET                     1
#define PHY_BB_BBB_SIG_DETECT_DELAY_DAGC_FIRPWR_MEAS_MSB                 28
#define PHY_BB_BBB_SIG_DETECT_DELAY_DAGC_FIRPWR_MEAS_LSB                 28
#define PHY_BB_BBB_SIG_DETECT_DELAY_DAGC_FIRPWR_MEAS_MASK                0x10000000
#define PHY_BB_BBB_SIG_DETECT_DELAY_DAGC_FIRPWR_MEAS_GET(x)              (((x) & PHY_BB_BBB_SIG_DETECT_DELAY_DAGC_FIRPWR_MEAS_MASK) >> PHY_BB_BBB_SIG_DETECT_DELAY_DAGC_FIRPWR_MEAS_LSB)
#define PHY_BB_BBB_SIG_DETECT_DELAY_DAGC_FIRPWR_MEAS_SET(x)              (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_DELAY_DAGC_FIRPWR_MEAS_LSB) & PHY_BB_BBB_SIG_DETECT_DELAY_DAGC_FIRPWR_MEAS_MASK)
#define PHY_BB_BBB_SIG_DETECT_DELAY_DAGC_FIRPWR_MEAS_RESET               1
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_MSB                  27
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_LSB                  27
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_MASK                 0x08000000
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_GET(x)               (((x) & PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_SET(x)               (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_DCOFF_CCK_RESET                1
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_MSB                   26
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_LSB                   26
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_MASK                  0x04000000
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_GET(x)                (((x) & PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_SET(x)                (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SPUR_CCK_RESET                 1
#define PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_MSB               25
#define PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_LSB               25
#define PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_MASK              0x02000000
#define PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_GET(x)            (((x) & PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_SET(x)            (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_START_DCOFF_PRIORITY_CCK_RESET             1
#define PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_MSB                 24
#define PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_LSB                 24
#define PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_MASK                0x01000000
#define PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_GET(x)              (((x) & PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_SET(x)              (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_SWAP_DEFAULT_CHAIN_CCK_RESET               0
#define PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_MSB                    23
#define PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_LSB                    23
#define PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_MASK                   0x00800000
#define PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_GET(x)                 (((x) & PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_MASK) >> PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_LSB)
#define PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_SET(x)                 (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_LSB) & PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_MASK)
#define PHY_BB_BBB_SIG_DETECT_BBB_MRC_OFF_NO_SWAP_RESET                  0
#define PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_MSB                 22
#define PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_LSB                 22
#define PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_MASK                0x00400000
#define PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_GET(x)              (((x) & PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_MASK) >> PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_LSB)
#define PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_SET(x)              (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_LSB) & PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_MASK)
#define PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_RESET               0
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_MSB                   21
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_LSB                   21
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_MASK                  0x00200000
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_GET(x)                (((x) & PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_SET(x)                (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_RESET                 0
#define PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_MSB                     20
#define PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_LSB                     20
#define PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_MASK                    0x00100000
#define PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_GET(x)                  (((x) & PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_SET(x)                  (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_RESET                   0
#define PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_MSB                 19
#define PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_LSB                 19
#define PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_MASK                0x00080000
#define PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_GET(x)              (((x) & PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_SET(x)              (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_RESET               0
#define PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_MSB                   18
#define PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_LSB                   18
#define PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_MASK                  0x00040000
#define PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_GET(x)                (((x) & PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_SET(x)                (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_RESET                 0
#define PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_MSB                17
#define PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_LSB                17
#define PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_MASK               0x00020000
#define PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_GET(x)             (((x) & PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_SET(x)             (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_RESET              0
#define PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_MSB                16
#define PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_LSB                16
#define PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_MASK               0x00010000
#define PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_GET(x)             (((x) & PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_SET(x)             (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_RESET              0
#define PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_MSB                       15
#define PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_LSB                       15
#define PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_MASK                      0x00008000
#define PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_GET(x)                    (((x) & PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_SET(x)                    (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_RESET                     0
#define PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_MSB                       14
#define PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_LSB                       14
#define PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_MASK                      0x00004000
#define PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_GET(x)                    (((x) & PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_SET(x)                    (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_RESET                     0
#define PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_MSB                    13
#define PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_LSB                    13
#define PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_MASK                   0x00002000
#define PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_GET(x)                 (((x) & PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_MASK) >> PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_LSB)
#define PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_SET(x)                 (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_LSB) & PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_MASK)
#define PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_RESET                  0
#define PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_MSB                        12
#define PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_LSB                        6
#define PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_MASK                       0x00001fc0
#define PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_GET(x)                     (((x) & PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_MASK) >> PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_LSB)
#define PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_SET(x)                     (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_LSB) & PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_MASK)
#define PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_RESET                      0
#define PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_MSB                       5
#define PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_LSB                       0
#define PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_MASK                      0x0000003f
#define PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_GET(x)                    (((x) & PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_MASK) >> PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_LSB)
#define PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_SET(x)                    (((0 | (x)) << PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_LSB) & PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_MASK)
#define PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_RESET                     0
#define PHY_BB_BBB_SIG_DETECT_ADDRESS                                    0x9fc0
#define PHY_BB_BBB_SIG_DETECT_HW_MASK                                    0xffffffff
#define PHY_BB_BBB_SIG_DETECT_SW_MASK                                    0xffffffff
#define PHY_BB_BBB_SIG_DETECT_HW_WRITE_MASK                              0x00000000
#define PHY_BB_BBB_SIG_DETECT_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_BBB_SIG_DETECT_RSTMASK                                    0x7f800000
#define PHY_BB_BBB_SIG_DETECT_RESET                                      0x3e000000

// 0x9fc4 (BB_BBB_DAGC_CTRL)
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_MSB                    31
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_LSB                    30
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_MASK                   0xc0000000
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_GET(x)                 (((x) & PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_MASK) >> PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_LSB)
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_SET(x)                 (((0 | (x)) << PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_LSB) & PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_MASK)
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_1_RESET                  0
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_MSB                    29
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_LSB                    28
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_MASK                   0x30000000
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_GET(x)                 (((x) & PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_MASK) >> PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_LSB)
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_SET(x)                 (((0 | (x)) << PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_LSB) & PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_MASK)
#define PHY_BB_BBB_DAGC_CTRL_FORCE_RX_CHAIN_CCK_0_RESET                  0
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_MSB                     27
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_LSB                     24
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_MASK                    0x0f000000
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_GET(x)                  (((x) & PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_MASK) >> PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_LSB)
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_SET(x)                  (((0 | (x)) << PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_LSB) & PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_MASK)
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_RESET                   0
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_MSB                               23
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_LSB                               18
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_MASK                              0x00fc0000
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_GET(x)                            (((x) & PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_MASK) >> PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_LSB)
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_SET(x)                            (((0 | (x)) << PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_LSB) & PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_MASK)
#define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_RESET                             12
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_MSB                      17
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_LSB                      17
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_MASK                     0x00020000
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_GET(x)                   (((x) & PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_MASK) >> PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_LSB)
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_SET(x)                   (((0 | (x)) << PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_LSB) & PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_MASK)
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_RESET                    0
#define PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_MSB                         16
#define PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_LSB                         10
#define PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_MASK                        0x0001fc00
#define PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_GET(x)                      (((x) & PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_MASK) >> PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_LSB)
#define PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_SET(x)                      (((0 | (x)) << PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_LSB) & PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_MASK)
#define PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_RESET                       0
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_MSB                  9
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_LSB                  9
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_MASK                 0x00000200
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_GET(x)               (((x) & PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_MASK) >> PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_LSB)
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_SET(x)               (((0 | (x)) << PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_LSB) & PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_MASK)
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_RESET                0
#define PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_MSB                     8
#define PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_LSB                     1
#define PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_MASK                    0x000001fe
#define PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_GET(x)                  (((x) & PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_MASK) >> PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_LSB)
#define PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_SET(x)                  (((0 | (x)) << PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_LSB) & PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_MASK)
#define PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_RESET                   0
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_MSB                         0
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_LSB                         0
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_MASK                        0x00000001
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_GET(x)                      (((x) & PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_MASK) >> PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_LSB)
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_SET(x)                      (((0 | (x)) << PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_LSB) & PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_MASK)
#define PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_RESET                       0
#define PHY_BB_BBB_DAGC_CTRL_ADDRESS                                     0x9fc4
#define PHY_BB_BBB_DAGC_CTRL_HW_MASK                                     0xffffffff
#define PHY_BB_BBB_DAGC_CTRL_SW_MASK                                     0xffffffff
#define PHY_BB_BBB_DAGC_CTRL_HW_WRITE_MASK                               0x00000000
#define PHY_BB_BBB_DAGC_CTRL_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_BBB_DAGC_CTRL_RSTMASK                                     0xf0fe0000
#define PHY_BB_BBB_DAGC_CTRL_RESET                                       0x00300000

// 0x9fc8 (BB_IQCORR_CTRL_CCK)
#define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_MSB                    20
#define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_LSB                    16
#define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_MASK                   0x001f0000
#define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_GET(x)                 (((x) & PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_MASK) >> PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_LSB)
#define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_SET(x)                 (((0 | (x)) << PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_LSB) & PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_MASK)
#define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_RESET                  2
#define PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_MSB                   15
#define PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_LSB                   14
#define PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_MASK                  0x0000c000
#define PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_GET(x)                (((x) & PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_MASK) >> PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_LSB)
#define PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_SET(x)                (((0 | (x)) << PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_LSB) & PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_MASK)
#define PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_RESET                 2
#define PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_MSB                   13
#define PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_LSB                   12
#define PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_MASK                  0x00003000
#define PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_GET(x)                (((x) & PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_MASK) >> PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_LSB)
#define PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_SET(x)                (((0 | (x)) << PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_LSB) & PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_MASK)
#define PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_RESET                 2
#define PHY_BB_IQCORR_CTRL_CCK_ADDRESS                                   0x9fc8
#define PHY_BB_IQCORR_CTRL_CCK_HW_MASK                                   0x001ff000
#define PHY_BB_IQCORR_CTRL_CCK_SW_MASK                                   0x001ff000
#define PHY_BB_IQCORR_CTRL_CCK_HW_WRITE_MASK                             0x00000000
#define PHY_BB_IQCORR_CTRL_CCK_SW_WRITE_MASK                             0x001ff000
#define PHY_BB_IQCORR_CTRL_CCK_RSTMASK                                   0xffffffff
#define PHY_BB_IQCORR_CTRL_CCK_RESET                                     0x0002a000

// 0x9fcc (BB_CCK_SPUR_MIT)
#define PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_MSB                         30
#define PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_LSB                         29
#define PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_MASK                        0x60000000
#define PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_GET(x)                      (((x) & PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_MASK) >> PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_LSB)
#define PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_SET(x)                      (((0 | (x)) << PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_LSB) & PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_MASK)
#define PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_RESET                       2
#define PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_MSB                            28
#define PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_LSB                            9
#define PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_MASK                           0x1ffffe00
#define PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_GET(x)                         (((x) & PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_MASK) >> PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_LSB)
#define PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_SET(x)                         (((0 | (x)) << PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_LSB) & PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_MASK)
#define PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_RESET                          0
#define PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_MSB                            8
#define PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_LSB                            1
#define PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_MASK                           0x000001fe
#define PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_GET(x)                         (((x) & PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_MASK) >> PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_LSB)
#define PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_SET(x)                         (((0 | (x)) << PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_LSB) & PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_MASK)
#define PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_RESET                          127
#define PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_MSB                         0
#define PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_LSB                         0
#define PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_MASK                        0x00000001
#define PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_GET(x)                      (((x) & PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_MASK) >> PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_LSB)
#define PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_SET(x)                      (((0 | (x)) << PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_LSB) & PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_MASK)
#define PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_RESET                       0
#define PHY_BB_CCK_SPUR_MIT_ADDRESS                                      0x9fcc
#define PHY_BB_CCK_SPUR_MIT_HW_MASK                                      0x7fffffff
#define PHY_BB_CCK_SPUR_MIT_SW_MASK                                      0x7fffffff
#define PHY_BB_CCK_SPUR_MIT_HW_WRITE_MASK                                0x00000000
#define PHY_BB_CCK_SPUR_MIT_SW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CCK_SPUR_MIT_RSTMASK                                      0xffffffff
#define PHY_BB_CCK_SPUR_MIT_RESET                                        0x400000fe

// 0x9fd0 (BB_MRC_CCK_CTRL)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_MSB                      27
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_LSB                      22
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_MASK                     0x0fc00000
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_GET(x)                   (((x) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_MASK) >> PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_LSB)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_SET(x)                   (((0 | (x)) << PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_LSB) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_MASK)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MIN_VALUE_RESET                    4
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_MSB                 21
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_LSB                 17
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_MASK                0x003e0000
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_GET(x)              (((x) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_MASK) >> PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_LSB)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_SET(x)              (((0 | (x)) << PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_LSB) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_MASK)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_LOW_RESET               12
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_MSB                  16
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_LSB                  12
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_MASK                 0x0001f000
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_GET(x)               (((x) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_MASK) >> PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_LSB)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_SET(x)               (((0 | (x)) << PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_LSB) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_MASK)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_BK_THR_HI_RESET                19
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_MSB                11
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_LSB                8
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_MASK               0x00000f00
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_GET(x)             (((x) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_MASK) >> PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_LSB)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_SET(x)             (((0 | (x)) << PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_LSB) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_MASK)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_BARKER_RSSI_THR_RESET              11
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_MSB                7
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_LSB                5
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_MASK               0x000000e0
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_GET(x)             (((x) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_MASK) >> PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_LSB)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_SET(x)             (((0 | (x)) << PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_LSB) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_MASK)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_LOW_RESET              4
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_MSB                 4
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_LSB                 2
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_MASK                0x0000001c
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_GET(x)              (((x) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_MASK) >> PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_LSB)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_SET(x)              (((0 | (x)) << PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_LSB) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_MASK)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_PD_ACCU_THR_HI_RESET               4
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_MSB                    1
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_LSB                    1
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_MASK                   0x00000002
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_GET(x)                 (((x) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_MASK) >> PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_LSB)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_SET(x)                 (((0 | (x)) << PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_LSB) & PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_MASK)
#define PHY_BB_MRC_CCK_CTRL_AGCDP_CCK_MRC_MUX_REG_RESET                  0
#define PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_MSB                               0
#define PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_LSB                               0
#define PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_MASK                              0x00000001
#define PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_GET(x)                            (((x) & PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_MASK) >> PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_LSB)
#define PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_SET(x)                            (((0 | (x)) << PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_LSB) & PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_MASK)
#define PHY_BB_MRC_CCK_CTRL_BBB_MRC_EN_RESET                             0
#define PHY_BB_MRC_CCK_CTRL_ADDRESS                                      0x9fd0
#define PHY_BB_MRC_CCK_CTRL_HW_MASK                                      0x0fffffff
#define PHY_BB_MRC_CCK_CTRL_SW_MASK                                      0x0fffffff
#define PHY_BB_MRC_CCK_CTRL_HW_WRITE_MASK                                0x00000000
#define PHY_BB_MRC_CCK_CTRL_SW_WRITE_MASK                                0x0fffffff
#define PHY_BB_MRC_CCK_CTRL_RSTMASK                                      0xffffffff
#define PHY_BB_MRC_CCK_CTRL_RESET                                        0x01193b90

// 0x9fd4 (BB_CCK_BLOCKER_DET)
#define PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_MSB                      31
#define PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_LSB                      27
#define PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_MASK                     0xf8000000
#define PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_GET(x)                   (((x) & PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_MASK) >> PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_LSB)
#define PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_SET(x)                   (((0 | (x)) << PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_LSB) & PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_MASK)
#define PHY_BB_CCK_BLOCKER_DET_CCK_DET_RAMP_THR_RESET                    16
#define PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_MSB                      26
#define PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_LSB                      26
#define PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_MASK                     0x04000000
#define PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_GET(x)                   (((x) & PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_MASK) >> PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_LSB)
#define PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_SET(x)                   (((0 | (x)) << PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_LSB) & PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_MASK)
#define PHY_BB_CCK_BLOCKER_DET_SKIP_RAMP_ENABLE_RESET                    1
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_MSB              25
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_LSB              20
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_MASK             0x03f00000
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_GET(x)           (((x) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_MASK) >> PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_LSB)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_SET(x)           (((0 | (x)) << PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_LSB) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_MASK)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_MONITOR_TIME_RESET            30
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_MSB             19
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_LSB             14
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_MASK            0x000fc000
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_GET(x)          (((x) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_MASK) >> PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_LSB)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_SET(x)          (((0 | (x)) << PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_LSB) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_MASK)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_DELAY_THR_RESET           22
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_MSB                   13
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_LSB                   9
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_MASK                  0x00003e00
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_GET(x)                (((x) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_MASK) >> PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_LSB)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_SET(x)                (((0 | (x)) << PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_LSB) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_MASK)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_THR_RESET                 20
#define PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_MSB                        8
#define PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_LSB                        6
#define PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_MASK                       0x000001c0
#define PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_GET(x)                     (((x) & PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_MASK) >> PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_LSB)
#define PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_SET(x)                     (((0 | (x)) << PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_LSB) & PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_MASK)
#define PHY_BB_CCK_BLOCKER_DET_BK_VALID_DELAY_RESET                      2
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_MSB             5
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_LSB             2
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_MASK            0x0000003c
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_GET(x)          (((x) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_MASK) >> PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_LSB)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_SET(x)          (((0 | (x)) << PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_LSB) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_MASK)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_BKSUM_NUM_RESET           10
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_MSB      1
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_LSB      1
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_MASK     0x00000002
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_GET(x)   (((x) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_MASK) >> PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_LSB)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_SET(x)   (((0 | (x)) << PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_LSB) & PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_MASK)
#define PHY_BB_CCK_BLOCKER_DET_CCK_BLOCKER_DET_RESTART_WEAK_SIG_RESET    0
#define PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_MSB      0
#define PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_LSB      0
#define PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_MASK     0x00000001
#define PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_GET(x)   (((x) & PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_MASK) >> PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_LSB)
#define PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_SET(x)   (((0 | (x)) << PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_LSB) & PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_MASK)
#define PHY_BB_CCK_BLOCKER_DET_CCK_FREQ_SHIFT_BLOCKER_DETECTION_RESET    0
#define PHY_BB_CCK_BLOCKER_DET_ADDRESS                                   0x9fd4
#define PHY_BB_CCK_BLOCKER_DET_HW_MASK                                   0xffffffff
#define PHY_BB_CCK_BLOCKER_DET_SW_MASK                                   0xffffffff
#define PHY_BB_CCK_BLOCKER_DET_HW_WRITE_MASK                             0x00000000
#define PHY_BB_CCK_BLOCKER_DET_SW_WRITE_MASK                             0xffffffff
#define PHY_BB_CCK_BLOCKER_DET_RSTMASK                                   0xffffffff
#define PHY_BB_CCK_BLOCKER_DET_RESET                                     0x85e5a8a8

// 0xa000 (BB_RX_OCGAIN_0)
#define PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_MSB                                31
#define PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_LSB                                0
#define PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_GET(x)                             (((x) & PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_SET(x)                             (((0 | (x)) << PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_0_GAIN_ENTRY_RESET                              0
#define PHY_BB_RX_OCGAIN_0_ADDRESS                                       0xa000
#define PHY_BB_RX_OCGAIN_ADDRESS                                         PHY_BB_RX_OCGAIN_0_ADDRESS
#define PHY_BB_RX_OCGAIN_0_HW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_0_SW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_0_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_RX_OCGAIN_0_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_RX_OCGAIN_0_RSTMASK                                       0x00000000
#define PHY_BB_RX_OCGAIN_0_RESET                                         0x00000000

// 0xa004 (BB_RX_OCGAIN_1)
#define PHY_BB_RX_OCGAIN_1_GAIN_ENTRY_MSB                                31
#define PHY_BB_RX_OCGAIN_1_GAIN_ENTRY_LSB                                0
#define PHY_BB_RX_OCGAIN_1_GAIN_ENTRY_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_1_GAIN_ENTRY_GET(x)                             (((x) & PHY_BB_RX_OCGAIN_1_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_1_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_1_GAIN_ENTRY_SET(x)                             (((0 | (x)) << PHY_BB_RX_OCGAIN_1_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_1_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_1_GAIN_ENTRY_RESET                              0
#define PHY_BB_RX_OCGAIN_1_ADDRESS                                       0xa004
#define PHY_BB_RX_OCGAIN_1_HW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_1_SW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_1_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_RX_OCGAIN_1_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_RX_OCGAIN_1_RSTMASK                                       0x00000000
#define PHY_BB_RX_OCGAIN_1_RESET                                         0x00000000

// 0xa008 (BB_RX_OCGAIN_2)
#define PHY_BB_RX_OCGAIN_2_GAIN_ENTRY_MSB                                31
#define PHY_BB_RX_OCGAIN_2_GAIN_ENTRY_LSB                                0
#define PHY_BB_RX_OCGAIN_2_GAIN_ENTRY_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_2_GAIN_ENTRY_GET(x)                             (((x) & PHY_BB_RX_OCGAIN_2_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_2_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_2_GAIN_ENTRY_SET(x)                             (((0 | (x)) << PHY_BB_RX_OCGAIN_2_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_2_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_2_GAIN_ENTRY_RESET                              0
#define PHY_BB_RX_OCGAIN_2_ADDRESS                                       0xa008
#define PHY_BB_RX_OCGAIN_2_HW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_2_SW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_2_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_RX_OCGAIN_2_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_RX_OCGAIN_2_RSTMASK                                       0x00000000
#define PHY_BB_RX_OCGAIN_2_RESET                                         0x00000000

// 0xa00c (BB_RX_OCGAIN_3)
#define PHY_BB_RX_OCGAIN_3_GAIN_ENTRY_MSB                                31
#define PHY_BB_RX_OCGAIN_3_GAIN_ENTRY_LSB                                0
#define PHY_BB_RX_OCGAIN_3_GAIN_ENTRY_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_3_GAIN_ENTRY_GET(x)                             (((x) & PHY_BB_RX_OCGAIN_3_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_3_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_3_GAIN_ENTRY_SET(x)                             (((0 | (x)) << PHY_BB_RX_OCGAIN_3_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_3_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_3_GAIN_ENTRY_RESET                              0
#define PHY_BB_RX_OCGAIN_3_ADDRESS                                       0xa00c
#define PHY_BB_RX_OCGAIN_3_HW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_3_SW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_3_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_RX_OCGAIN_3_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_RX_OCGAIN_3_RSTMASK                                       0x00000000
#define PHY_BB_RX_OCGAIN_3_RESET                                         0x00000000

// 0xa010 (BB_RX_OCGAIN_4)
#define PHY_BB_RX_OCGAIN_4_GAIN_ENTRY_MSB                                31
#define PHY_BB_RX_OCGAIN_4_GAIN_ENTRY_LSB                                0
#define PHY_BB_RX_OCGAIN_4_GAIN_ENTRY_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_4_GAIN_ENTRY_GET(x)                             (((x) & PHY_BB_RX_OCGAIN_4_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_4_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_4_GAIN_ENTRY_SET(x)                             (((0 | (x)) << PHY_BB_RX_OCGAIN_4_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_4_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_4_GAIN_ENTRY_RESET                              0
#define PHY_BB_RX_OCGAIN_4_ADDRESS                                       0xa010
#define PHY_BB_RX_OCGAIN_4_HW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_4_SW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_4_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_RX_OCGAIN_4_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_RX_OCGAIN_4_RSTMASK                                       0x00000000
#define PHY_BB_RX_OCGAIN_4_RESET                                         0x00000000

// 0xa014 (BB_RX_OCGAIN_5)
#define PHY_BB_RX_OCGAIN_5_GAIN_ENTRY_MSB                                31
#define PHY_BB_RX_OCGAIN_5_GAIN_ENTRY_LSB                                0
#define PHY_BB_RX_OCGAIN_5_GAIN_ENTRY_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_5_GAIN_ENTRY_GET(x)                             (((x) & PHY_BB_RX_OCGAIN_5_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_5_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_5_GAIN_ENTRY_SET(x)                             (((0 | (x)) << PHY_BB_RX_OCGAIN_5_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_5_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_5_GAIN_ENTRY_RESET                              0
#define PHY_BB_RX_OCGAIN_5_ADDRESS                                       0xa014
#define PHY_BB_RX_OCGAIN_5_HW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_5_SW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_5_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_RX_OCGAIN_5_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_RX_OCGAIN_5_RSTMASK                                       0x00000000
#define PHY_BB_RX_OCGAIN_5_RESET                                         0x00000000

// 0xa018 (BB_RX_OCGAIN_6)
#define PHY_BB_RX_OCGAIN_6_GAIN_ENTRY_MSB                                31
#define PHY_BB_RX_OCGAIN_6_GAIN_ENTRY_LSB                                0
#define PHY_BB_RX_OCGAIN_6_GAIN_ENTRY_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_6_GAIN_ENTRY_GET(x)                             (((x) & PHY_BB_RX_OCGAIN_6_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_6_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_6_GAIN_ENTRY_SET(x)                             (((0 | (x)) << PHY_BB_RX_OCGAIN_6_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_6_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_6_GAIN_ENTRY_RESET                              0
#define PHY_BB_RX_OCGAIN_6_ADDRESS                                       0xa018
#define PHY_BB_RX_OCGAIN_6_HW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_6_SW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_6_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_RX_OCGAIN_6_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_RX_OCGAIN_6_RSTMASK                                       0x00000000
#define PHY_BB_RX_OCGAIN_6_RESET                                         0x00000000

// 0xa01c (BB_RX_OCGAIN_7)
#define PHY_BB_RX_OCGAIN_7_GAIN_ENTRY_MSB                                31
#define PHY_BB_RX_OCGAIN_7_GAIN_ENTRY_LSB                                0
#define PHY_BB_RX_OCGAIN_7_GAIN_ENTRY_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_7_GAIN_ENTRY_GET(x)                             (((x) & PHY_BB_RX_OCGAIN_7_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_7_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_7_GAIN_ENTRY_SET(x)                             (((0 | (x)) << PHY_BB_RX_OCGAIN_7_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_7_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_7_GAIN_ENTRY_RESET                              0
#define PHY_BB_RX_OCGAIN_7_ADDRESS                                       0xa01c
#define PHY_BB_RX_OCGAIN_7_HW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_7_SW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_7_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_RX_OCGAIN_7_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_RX_OCGAIN_7_RSTMASK                                       0x00000000
#define PHY_BB_RX_OCGAIN_7_RESET                                         0x00000000

// 0xa020 (BB_RX_OCGAIN_8)
#define PHY_BB_RX_OCGAIN_8_GAIN_ENTRY_MSB                                31
#define PHY_BB_RX_OCGAIN_8_GAIN_ENTRY_LSB                                0
#define PHY_BB_RX_OCGAIN_8_GAIN_ENTRY_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_8_GAIN_ENTRY_GET(x)                             (((x) & PHY_BB_RX_OCGAIN_8_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_8_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_8_GAIN_ENTRY_SET(x)                             (((0 | (x)) << PHY_BB_RX_OCGAIN_8_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_8_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_8_GAIN_ENTRY_RESET                              0
#define PHY_BB_RX_OCGAIN_8_ADDRESS                                       0xa020
#define PHY_BB_RX_OCGAIN_8_HW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_8_SW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_8_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_RX_OCGAIN_8_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_RX_OCGAIN_8_RSTMASK                                       0x00000000
#define PHY_BB_RX_OCGAIN_8_RESET                                         0x00000000

// 0xa024 (BB_RX_OCGAIN_9)
#define PHY_BB_RX_OCGAIN_9_GAIN_ENTRY_MSB                                31
#define PHY_BB_RX_OCGAIN_9_GAIN_ENTRY_LSB                                0
#define PHY_BB_RX_OCGAIN_9_GAIN_ENTRY_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_9_GAIN_ENTRY_GET(x)                             (((x) & PHY_BB_RX_OCGAIN_9_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_9_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_9_GAIN_ENTRY_SET(x)                             (((0 | (x)) << PHY_BB_RX_OCGAIN_9_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_9_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_9_GAIN_ENTRY_RESET                              0
#define PHY_BB_RX_OCGAIN_9_ADDRESS                                       0xa024
#define PHY_BB_RX_OCGAIN_9_HW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_9_SW_MASK                                       0xffffffff
#define PHY_BB_RX_OCGAIN_9_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_RX_OCGAIN_9_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_RX_OCGAIN_9_RSTMASK                                       0x00000000
#define PHY_BB_RX_OCGAIN_9_RESET                                         0x00000000

// 0xa028 (BB_RX_OCGAIN_10)
#define PHY_BB_RX_OCGAIN_10_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_10_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_10_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_10_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_10_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_10_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_10_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_10_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_10_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_10_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_10_ADDRESS                                      0xa028
#define PHY_BB_RX_OCGAIN_10_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_10_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_10_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_10_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_10_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_10_RESET                                        0x00000000

// 0xa02c (BB_RX_OCGAIN_11)
#define PHY_BB_RX_OCGAIN_11_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_11_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_11_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_11_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_11_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_11_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_11_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_11_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_11_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_11_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_11_ADDRESS                                      0xa02c
#define PHY_BB_RX_OCGAIN_11_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_11_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_11_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_11_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_11_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_11_RESET                                        0x00000000

// 0xa030 (BB_RX_OCGAIN_12)
#define PHY_BB_RX_OCGAIN_12_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_12_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_12_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_12_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_12_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_12_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_12_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_12_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_12_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_12_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_12_ADDRESS                                      0xa030
#define PHY_BB_RX_OCGAIN_12_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_12_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_12_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_12_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_12_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_12_RESET                                        0x00000000

// 0xa034 (BB_RX_OCGAIN_13)
#define PHY_BB_RX_OCGAIN_13_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_13_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_13_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_13_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_13_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_13_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_13_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_13_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_13_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_13_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_13_ADDRESS                                      0xa034
#define PHY_BB_RX_OCGAIN_13_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_13_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_13_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_13_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_13_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_13_RESET                                        0x00000000

// 0xa038 (BB_RX_OCGAIN_14)
#define PHY_BB_RX_OCGAIN_14_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_14_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_14_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_14_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_14_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_14_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_14_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_14_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_14_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_14_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_14_ADDRESS                                      0xa038
#define PHY_BB_RX_OCGAIN_14_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_14_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_14_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_14_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_14_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_14_RESET                                        0x00000000

// 0xa03c (BB_RX_OCGAIN_15)
#define PHY_BB_RX_OCGAIN_15_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_15_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_15_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_15_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_15_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_15_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_15_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_15_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_15_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_15_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_15_ADDRESS                                      0xa03c
#define PHY_BB_RX_OCGAIN_15_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_15_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_15_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_15_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_15_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_15_RESET                                        0x00000000

// 0xa040 (BB_RX_OCGAIN_16)
#define PHY_BB_RX_OCGAIN_16_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_16_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_16_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_16_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_16_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_16_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_16_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_16_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_16_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_16_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_16_ADDRESS                                      0xa040
#define PHY_BB_RX_OCGAIN_16_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_16_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_16_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_16_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_16_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_16_RESET                                        0x00000000

// 0xa044 (BB_RX_OCGAIN_17)
#define PHY_BB_RX_OCGAIN_17_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_17_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_17_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_17_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_17_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_17_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_17_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_17_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_17_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_17_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_17_ADDRESS                                      0xa044
#define PHY_BB_RX_OCGAIN_17_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_17_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_17_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_17_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_17_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_17_RESET                                        0x00000000

// 0xa048 (BB_RX_OCGAIN_18)
#define PHY_BB_RX_OCGAIN_18_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_18_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_18_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_18_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_18_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_18_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_18_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_18_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_18_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_18_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_18_ADDRESS                                      0xa048
#define PHY_BB_RX_OCGAIN_18_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_18_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_18_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_18_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_18_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_18_RESET                                        0x00000000

// 0xa04c (BB_RX_OCGAIN_19)
#define PHY_BB_RX_OCGAIN_19_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_19_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_19_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_19_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_19_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_19_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_19_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_19_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_19_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_19_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_19_ADDRESS                                      0xa04c
#define PHY_BB_RX_OCGAIN_19_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_19_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_19_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_19_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_19_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_19_RESET                                        0x00000000

// 0xa050 (BB_RX_OCGAIN_20)
#define PHY_BB_RX_OCGAIN_20_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_20_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_20_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_20_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_20_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_20_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_20_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_20_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_20_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_20_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_20_ADDRESS                                      0xa050
#define PHY_BB_RX_OCGAIN_20_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_20_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_20_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_20_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_20_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_20_RESET                                        0x00000000

// 0xa054 (BB_RX_OCGAIN_21)
#define PHY_BB_RX_OCGAIN_21_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_21_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_21_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_21_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_21_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_21_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_21_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_21_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_21_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_21_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_21_ADDRESS                                      0xa054
#define PHY_BB_RX_OCGAIN_21_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_21_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_21_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_21_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_21_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_21_RESET                                        0x00000000

// 0xa058 (BB_RX_OCGAIN_22)
#define PHY_BB_RX_OCGAIN_22_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_22_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_22_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_22_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_22_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_22_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_22_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_22_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_22_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_22_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_22_ADDRESS                                      0xa058
#define PHY_BB_RX_OCGAIN_22_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_22_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_22_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_22_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_22_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_22_RESET                                        0x00000000

// 0xa05c (BB_RX_OCGAIN_23)
#define PHY_BB_RX_OCGAIN_23_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_23_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_23_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_23_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_23_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_23_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_23_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_23_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_23_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_23_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_23_ADDRESS                                      0xa05c
#define PHY_BB_RX_OCGAIN_23_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_23_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_23_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_23_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_23_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_23_RESET                                        0x00000000

// 0xa060 (BB_RX_OCGAIN_24)
#define PHY_BB_RX_OCGAIN_24_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_24_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_24_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_24_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_24_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_24_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_24_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_24_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_24_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_24_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_24_ADDRESS                                      0xa060
#define PHY_BB_RX_OCGAIN_24_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_24_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_24_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_24_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_24_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_24_RESET                                        0x00000000

// 0xa064 (BB_RX_OCGAIN_25)
#define PHY_BB_RX_OCGAIN_25_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_25_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_25_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_25_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_25_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_25_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_25_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_25_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_25_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_25_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_25_ADDRESS                                      0xa064
#define PHY_BB_RX_OCGAIN_25_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_25_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_25_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_25_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_25_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_25_RESET                                        0x00000000

// 0xa068 (BB_RX_OCGAIN_26)
#define PHY_BB_RX_OCGAIN_26_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_26_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_26_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_26_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_26_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_26_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_26_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_26_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_26_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_26_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_26_ADDRESS                                      0xa068
#define PHY_BB_RX_OCGAIN_26_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_26_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_26_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_26_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_26_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_26_RESET                                        0x00000000

// 0xa06c (BB_RX_OCGAIN_27)
#define PHY_BB_RX_OCGAIN_27_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_27_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_27_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_27_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_27_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_27_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_27_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_27_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_27_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_27_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_27_ADDRESS                                      0xa06c
#define PHY_BB_RX_OCGAIN_27_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_27_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_27_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_27_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_27_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_27_RESET                                        0x00000000

// 0xa070 (BB_RX_OCGAIN_28)
#define PHY_BB_RX_OCGAIN_28_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_28_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_28_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_28_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_28_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_28_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_28_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_28_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_28_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_28_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_28_ADDRESS                                      0xa070
#define PHY_BB_RX_OCGAIN_28_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_28_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_28_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_28_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_28_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_28_RESET                                        0x00000000

// 0xa074 (BB_RX_OCGAIN_29)
#define PHY_BB_RX_OCGAIN_29_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_29_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_29_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_29_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_29_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_29_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_29_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_29_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_29_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_29_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_29_ADDRESS                                      0xa074
#define PHY_BB_RX_OCGAIN_29_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_29_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_29_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_29_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_29_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_29_RESET                                        0x00000000

// 0xa078 (BB_RX_OCGAIN_30)
#define PHY_BB_RX_OCGAIN_30_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_30_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_30_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_30_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_30_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_30_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_30_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_30_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_30_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_30_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_30_ADDRESS                                      0xa078
#define PHY_BB_RX_OCGAIN_30_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_30_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_30_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_30_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_30_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_30_RESET                                        0x00000000

// 0xa07c (BB_RX_OCGAIN_31)
#define PHY_BB_RX_OCGAIN_31_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_31_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_31_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_31_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_31_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_31_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_31_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_31_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_31_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_31_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_31_ADDRESS                                      0xa07c
#define PHY_BB_RX_OCGAIN_31_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_31_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_31_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_31_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_31_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_31_RESET                                        0x00000000

// 0xa080 (BB_RX_OCGAIN_32)
#define PHY_BB_RX_OCGAIN_32_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_32_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_32_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_32_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_32_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_32_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_32_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_32_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_32_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_32_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_32_ADDRESS                                      0xa080
#define PHY_BB_RX_OCGAIN_32_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_32_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_32_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_32_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_32_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_32_RESET                                        0x00000000

// 0xa084 (BB_RX_OCGAIN_33)
#define PHY_BB_RX_OCGAIN_33_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_33_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_33_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_33_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_33_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_33_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_33_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_33_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_33_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_33_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_33_ADDRESS                                      0xa084
#define PHY_BB_RX_OCGAIN_33_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_33_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_33_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_33_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_33_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_33_RESET                                        0x00000000

// 0xa088 (BB_RX_OCGAIN_34)
#define PHY_BB_RX_OCGAIN_34_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_34_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_34_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_34_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_34_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_34_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_34_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_34_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_34_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_34_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_34_ADDRESS                                      0xa088
#define PHY_BB_RX_OCGAIN_34_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_34_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_34_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_34_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_34_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_34_RESET                                        0x00000000

// 0xa08c (BB_RX_OCGAIN_35)
#define PHY_BB_RX_OCGAIN_35_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_35_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_35_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_35_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_35_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_35_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_35_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_35_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_35_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_35_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_35_ADDRESS                                      0xa08c
#define PHY_BB_RX_OCGAIN_35_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_35_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_35_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_35_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_35_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_35_RESET                                        0x00000000

// 0xa090 (BB_RX_OCGAIN_36)
#define PHY_BB_RX_OCGAIN_36_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_36_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_36_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_36_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_36_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_36_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_36_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_36_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_36_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_36_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_36_ADDRESS                                      0xa090
#define PHY_BB_RX_OCGAIN_36_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_36_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_36_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_36_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_36_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_36_RESET                                        0x00000000

// 0xa094 (BB_RX_OCGAIN_37)
#define PHY_BB_RX_OCGAIN_37_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_37_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_37_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_37_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_37_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_37_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_37_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_37_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_37_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_37_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_37_ADDRESS                                      0xa094
#define PHY_BB_RX_OCGAIN_37_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_37_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_37_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_37_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_37_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_37_RESET                                        0x00000000

// 0xa098 (BB_RX_OCGAIN_38)
#define PHY_BB_RX_OCGAIN_38_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_38_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_38_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_38_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_38_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_38_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_38_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_38_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_38_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_38_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_38_ADDRESS                                      0xa098
#define PHY_BB_RX_OCGAIN_38_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_38_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_38_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_38_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_38_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_38_RESET                                        0x00000000

// 0xa09c (BB_RX_OCGAIN_39)
#define PHY_BB_RX_OCGAIN_39_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_39_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_39_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_39_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_39_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_39_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_39_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_39_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_39_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_39_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_39_ADDRESS                                      0xa09c
#define PHY_BB_RX_OCGAIN_39_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_39_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_39_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_39_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_39_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_39_RESET                                        0x00000000

// 0xa0a0 (BB_RX_OCGAIN_40)
#define PHY_BB_RX_OCGAIN_40_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_40_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_40_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_40_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_40_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_40_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_40_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_40_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_40_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_40_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_40_ADDRESS                                      0xa0a0
#define PHY_BB_RX_OCGAIN_40_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_40_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_40_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_40_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_40_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_40_RESET                                        0x00000000

// 0xa0a4 (BB_RX_OCGAIN_41)
#define PHY_BB_RX_OCGAIN_41_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_41_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_41_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_41_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_41_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_41_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_41_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_41_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_41_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_41_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_41_ADDRESS                                      0xa0a4
#define PHY_BB_RX_OCGAIN_41_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_41_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_41_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_41_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_41_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_41_RESET                                        0x00000000

// 0xa0a8 (BB_RX_OCGAIN_42)
#define PHY_BB_RX_OCGAIN_42_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_42_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_42_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_42_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_42_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_42_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_42_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_42_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_42_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_42_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_42_ADDRESS                                      0xa0a8
#define PHY_BB_RX_OCGAIN_42_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_42_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_42_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_42_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_42_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_42_RESET                                        0x00000000

// 0xa0ac (BB_RX_OCGAIN_43)
#define PHY_BB_RX_OCGAIN_43_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_43_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_43_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_43_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_43_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_43_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_43_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_43_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_43_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_43_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_43_ADDRESS                                      0xa0ac
#define PHY_BB_RX_OCGAIN_43_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_43_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_43_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_43_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_43_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_43_RESET                                        0x00000000

// 0xa0b0 (BB_RX_OCGAIN_44)
#define PHY_BB_RX_OCGAIN_44_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_44_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_44_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_44_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_44_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_44_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_44_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_44_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_44_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_44_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_44_ADDRESS                                      0xa0b0
#define PHY_BB_RX_OCGAIN_44_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_44_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_44_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_44_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_44_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_44_RESET                                        0x00000000

// 0xa0b4 (BB_RX_OCGAIN_45)
#define PHY_BB_RX_OCGAIN_45_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_45_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_45_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_45_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_45_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_45_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_45_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_45_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_45_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_45_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_45_ADDRESS                                      0xa0b4
#define PHY_BB_RX_OCGAIN_45_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_45_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_45_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_45_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_45_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_45_RESET                                        0x00000000

// 0xa0b8 (BB_RX_OCGAIN_46)
#define PHY_BB_RX_OCGAIN_46_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_46_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_46_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_46_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_46_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_46_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_46_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_46_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_46_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_46_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_46_ADDRESS                                      0xa0b8
#define PHY_BB_RX_OCGAIN_46_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_46_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_46_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_46_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_46_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_46_RESET                                        0x00000000

// 0xa0bc (BB_RX_OCGAIN_47)
#define PHY_BB_RX_OCGAIN_47_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_47_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_47_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_47_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_47_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_47_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_47_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_47_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_47_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_47_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_47_ADDRESS                                      0xa0bc
#define PHY_BB_RX_OCGAIN_47_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_47_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_47_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_47_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_47_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_47_RESET                                        0x00000000

// 0xa0c0 (BB_RX_OCGAIN_48)
#define PHY_BB_RX_OCGAIN_48_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_48_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_48_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_48_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_48_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_48_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_48_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_48_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_48_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_48_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_48_ADDRESS                                      0xa0c0
#define PHY_BB_RX_OCGAIN_48_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_48_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_48_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_48_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_48_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_48_RESET                                        0x00000000

// 0xa0c4 (BB_RX_OCGAIN_49)
#define PHY_BB_RX_OCGAIN_49_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_49_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_49_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_49_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_49_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_49_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_49_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_49_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_49_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_49_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_49_ADDRESS                                      0xa0c4
#define PHY_BB_RX_OCGAIN_49_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_49_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_49_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_49_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_49_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_49_RESET                                        0x00000000

// 0xa0c8 (BB_RX_OCGAIN_50)
#define PHY_BB_RX_OCGAIN_50_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_50_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_50_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_50_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_50_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_50_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_50_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_50_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_50_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_50_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_50_ADDRESS                                      0xa0c8
#define PHY_BB_RX_OCGAIN_50_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_50_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_50_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_50_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_50_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_50_RESET                                        0x00000000

// 0xa0cc (BB_RX_OCGAIN_51)
#define PHY_BB_RX_OCGAIN_51_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_51_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_51_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_51_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_51_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_51_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_51_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_51_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_51_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_51_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_51_ADDRESS                                      0xa0cc
#define PHY_BB_RX_OCGAIN_51_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_51_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_51_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_51_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_51_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_51_RESET                                        0x00000000

// 0xa0d0 (BB_RX_OCGAIN_52)
#define PHY_BB_RX_OCGAIN_52_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_52_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_52_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_52_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_52_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_52_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_52_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_52_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_52_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_52_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_52_ADDRESS                                      0xa0d0
#define PHY_BB_RX_OCGAIN_52_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_52_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_52_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_52_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_52_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_52_RESET                                        0x00000000

// 0xa0d4 (BB_RX_OCGAIN_53)
#define PHY_BB_RX_OCGAIN_53_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_53_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_53_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_53_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_53_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_53_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_53_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_53_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_53_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_53_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_53_ADDRESS                                      0xa0d4
#define PHY_BB_RX_OCGAIN_53_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_53_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_53_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_53_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_53_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_53_RESET                                        0x00000000

// 0xa0d8 (BB_RX_OCGAIN_54)
#define PHY_BB_RX_OCGAIN_54_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_54_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_54_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_54_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_54_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_54_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_54_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_54_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_54_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_54_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_54_ADDRESS                                      0xa0d8
#define PHY_BB_RX_OCGAIN_54_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_54_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_54_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_54_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_54_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_54_RESET                                        0x00000000

// 0xa0dc (BB_RX_OCGAIN_55)
#define PHY_BB_RX_OCGAIN_55_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_55_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_55_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_55_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_55_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_55_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_55_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_55_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_55_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_55_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_55_ADDRESS                                      0xa0dc
#define PHY_BB_RX_OCGAIN_55_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_55_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_55_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_55_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_55_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_55_RESET                                        0x00000000

// 0xa0e0 (BB_RX_OCGAIN_56)
#define PHY_BB_RX_OCGAIN_56_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_56_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_56_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_56_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_56_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_56_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_56_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_56_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_56_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_56_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_56_ADDRESS                                      0xa0e0
#define PHY_BB_RX_OCGAIN_56_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_56_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_56_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_56_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_56_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_56_RESET                                        0x00000000

// 0xa0e4 (BB_RX_OCGAIN_57)
#define PHY_BB_RX_OCGAIN_57_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_57_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_57_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_57_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_57_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_57_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_57_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_57_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_57_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_57_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_57_ADDRESS                                      0xa0e4
#define PHY_BB_RX_OCGAIN_57_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_57_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_57_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_57_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_57_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_57_RESET                                        0x00000000

// 0xa0e8 (BB_RX_OCGAIN_58)
#define PHY_BB_RX_OCGAIN_58_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_58_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_58_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_58_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_58_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_58_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_58_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_58_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_58_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_58_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_58_ADDRESS                                      0xa0e8
#define PHY_BB_RX_OCGAIN_58_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_58_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_58_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_58_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_58_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_58_RESET                                        0x00000000

// 0xa0ec (BB_RX_OCGAIN_59)
#define PHY_BB_RX_OCGAIN_59_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_59_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_59_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_59_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_59_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_59_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_59_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_59_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_59_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_59_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_59_ADDRESS                                      0xa0ec
#define PHY_BB_RX_OCGAIN_59_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_59_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_59_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_59_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_59_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_59_RESET                                        0x00000000

// 0xa0f0 (BB_RX_OCGAIN_60)
#define PHY_BB_RX_OCGAIN_60_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_60_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_60_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_60_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_60_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_60_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_60_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_60_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_60_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_60_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_60_ADDRESS                                      0xa0f0
#define PHY_BB_RX_OCGAIN_60_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_60_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_60_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_60_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_60_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_60_RESET                                        0x00000000

// 0xa0f4 (BB_RX_OCGAIN_61)
#define PHY_BB_RX_OCGAIN_61_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_61_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_61_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_61_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_61_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_61_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_61_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_61_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_61_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_61_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_61_ADDRESS                                      0xa0f4
#define PHY_BB_RX_OCGAIN_61_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_61_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_61_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_61_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_61_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_61_RESET                                        0x00000000

// 0xa0f8 (BB_RX_OCGAIN_62)
#define PHY_BB_RX_OCGAIN_62_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_62_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_62_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_62_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_62_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_62_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_62_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_62_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_62_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_62_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_62_ADDRESS                                      0xa0f8
#define PHY_BB_RX_OCGAIN_62_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_62_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_62_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_62_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_62_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_62_RESET                                        0x00000000

// 0xa0fc (BB_RX_OCGAIN_63)
#define PHY_BB_RX_OCGAIN_63_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_63_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_63_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_63_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_63_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_63_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_63_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_63_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_63_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_63_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_63_ADDRESS                                      0xa0fc
#define PHY_BB_RX_OCGAIN_63_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_63_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_63_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_63_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_63_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_63_RESET                                        0x00000000

// 0xa100 (BB_RX_OCGAIN_64)
#define PHY_BB_RX_OCGAIN_64_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_64_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_64_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_64_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_64_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_64_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_64_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_64_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_64_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_64_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_64_ADDRESS                                      0xa100
#define PHY_BB_RX_OCGAIN_64_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_64_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_64_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_64_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_64_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_64_RESET                                        0x00000000

// 0xa104 (BB_RX_OCGAIN_65)
#define PHY_BB_RX_OCGAIN_65_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_65_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_65_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_65_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_65_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_65_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_65_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_65_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_65_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_65_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_65_ADDRESS                                      0xa104
#define PHY_BB_RX_OCGAIN_65_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_65_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_65_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_65_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_65_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_65_RESET                                        0x00000000

// 0xa108 (BB_RX_OCGAIN_66)
#define PHY_BB_RX_OCGAIN_66_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_66_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_66_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_66_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_66_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_66_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_66_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_66_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_66_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_66_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_66_ADDRESS                                      0xa108
#define PHY_BB_RX_OCGAIN_66_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_66_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_66_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_66_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_66_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_66_RESET                                        0x00000000

// 0xa10c (BB_RX_OCGAIN_67)
#define PHY_BB_RX_OCGAIN_67_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_67_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_67_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_67_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_67_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_67_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_67_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_67_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_67_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_67_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_67_ADDRESS                                      0xa10c
#define PHY_BB_RX_OCGAIN_67_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_67_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_67_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_67_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_67_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_67_RESET                                        0x00000000

// 0xa110 (BB_RX_OCGAIN_68)
#define PHY_BB_RX_OCGAIN_68_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_68_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_68_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_68_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_68_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_68_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_68_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_68_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_68_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_68_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_68_ADDRESS                                      0xa110
#define PHY_BB_RX_OCGAIN_68_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_68_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_68_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_68_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_68_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_68_RESET                                        0x00000000

// 0xa114 (BB_RX_OCGAIN_69)
#define PHY_BB_RX_OCGAIN_69_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_69_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_69_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_69_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_69_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_69_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_69_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_69_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_69_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_69_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_69_ADDRESS                                      0xa114
#define PHY_BB_RX_OCGAIN_69_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_69_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_69_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_69_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_69_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_69_RESET                                        0x00000000

// 0xa118 (BB_RX_OCGAIN_70)
#define PHY_BB_RX_OCGAIN_70_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_70_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_70_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_70_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_70_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_70_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_70_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_70_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_70_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_70_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_70_ADDRESS                                      0xa118
#define PHY_BB_RX_OCGAIN_70_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_70_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_70_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_70_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_70_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_70_RESET                                        0x00000000

// 0xa11c (BB_RX_OCGAIN_71)
#define PHY_BB_RX_OCGAIN_71_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_71_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_71_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_71_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_71_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_71_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_71_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_71_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_71_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_71_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_71_ADDRESS                                      0xa11c
#define PHY_BB_RX_OCGAIN_71_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_71_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_71_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_71_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_71_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_71_RESET                                        0x00000000

// 0xa120 (BB_RX_OCGAIN_72)
#define PHY_BB_RX_OCGAIN_72_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_72_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_72_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_72_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_72_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_72_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_72_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_72_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_72_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_72_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_72_ADDRESS                                      0xa120
#define PHY_BB_RX_OCGAIN_72_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_72_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_72_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_72_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_72_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_72_RESET                                        0x00000000

// 0xa124 (BB_RX_OCGAIN_73)
#define PHY_BB_RX_OCGAIN_73_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_73_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_73_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_73_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_73_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_73_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_73_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_73_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_73_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_73_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_73_ADDRESS                                      0xa124
#define PHY_BB_RX_OCGAIN_73_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_73_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_73_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_73_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_73_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_73_RESET                                        0x00000000

// 0xa128 (BB_RX_OCGAIN_74)
#define PHY_BB_RX_OCGAIN_74_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_74_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_74_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_74_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_74_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_74_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_74_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_74_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_74_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_74_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_74_ADDRESS                                      0xa128
#define PHY_BB_RX_OCGAIN_74_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_74_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_74_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_74_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_74_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_74_RESET                                        0x00000000

// 0xa12c (BB_RX_OCGAIN_75)
#define PHY_BB_RX_OCGAIN_75_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_75_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_75_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_75_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_75_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_75_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_75_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_75_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_75_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_75_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_75_ADDRESS                                      0xa12c
#define PHY_BB_RX_OCGAIN_75_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_75_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_75_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_75_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_75_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_75_RESET                                        0x00000000

// 0xa130 (BB_RX_OCGAIN_76)
#define PHY_BB_RX_OCGAIN_76_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_76_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_76_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_76_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_76_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_76_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_76_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_76_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_76_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_76_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_76_ADDRESS                                      0xa130
#define PHY_BB_RX_OCGAIN_76_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_76_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_76_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_76_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_76_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_76_RESET                                        0x00000000

// 0xa134 (BB_RX_OCGAIN_77)
#define PHY_BB_RX_OCGAIN_77_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_77_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_77_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_77_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_77_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_77_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_77_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_77_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_77_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_77_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_77_ADDRESS                                      0xa134
#define PHY_BB_RX_OCGAIN_77_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_77_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_77_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_77_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_77_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_77_RESET                                        0x00000000

// 0xa138 (BB_RX_OCGAIN_78)
#define PHY_BB_RX_OCGAIN_78_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_78_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_78_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_78_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_78_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_78_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_78_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_78_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_78_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_78_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_78_ADDRESS                                      0xa138
#define PHY_BB_RX_OCGAIN_78_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_78_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_78_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_78_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_78_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_78_RESET                                        0x00000000

// 0xa13c (BB_RX_OCGAIN_79)
#define PHY_BB_RX_OCGAIN_79_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_79_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_79_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_79_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_79_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_79_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_79_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_79_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_79_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_79_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_79_ADDRESS                                      0xa13c
#define PHY_BB_RX_OCGAIN_79_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_79_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_79_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_79_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_79_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_79_RESET                                        0x00000000

// 0xa140 (BB_RX_OCGAIN_80)
#define PHY_BB_RX_OCGAIN_80_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_80_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_80_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_80_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_80_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_80_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_80_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_80_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_80_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_80_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_80_ADDRESS                                      0xa140
#define PHY_BB_RX_OCGAIN_80_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_80_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_80_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_80_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_80_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_80_RESET                                        0x00000000

// 0xa144 (BB_RX_OCGAIN_81)
#define PHY_BB_RX_OCGAIN_81_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_81_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_81_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_81_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_81_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_81_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_81_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_81_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_81_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_81_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_81_ADDRESS                                      0xa144
#define PHY_BB_RX_OCGAIN_81_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_81_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_81_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_81_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_81_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_81_RESET                                        0x00000000

// 0xa148 (BB_RX_OCGAIN_82)
#define PHY_BB_RX_OCGAIN_82_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_82_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_82_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_82_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_82_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_82_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_82_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_82_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_82_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_82_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_82_ADDRESS                                      0xa148
#define PHY_BB_RX_OCGAIN_82_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_82_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_82_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_82_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_82_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_82_RESET                                        0x00000000

// 0xa14c (BB_RX_OCGAIN_83)
#define PHY_BB_RX_OCGAIN_83_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_83_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_83_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_83_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_83_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_83_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_83_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_83_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_83_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_83_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_83_ADDRESS                                      0xa14c
#define PHY_BB_RX_OCGAIN_83_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_83_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_83_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_83_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_83_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_83_RESET                                        0x00000000

// 0xa150 (BB_RX_OCGAIN_84)
#define PHY_BB_RX_OCGAIN_84_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_84_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_84_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_84_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_84_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_84_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_84_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_84_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_84_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_84_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_84_ADDRESS                                      0xa150
#define PHY_BB_RX_OCGAIN_84_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_84_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_84_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_84_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_84_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_84_RESET                                        0x00000000

// 0xa154 (BB_RX_OCGAIN_85)
#define PHY_BB_RX_OCGAIN_85_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_85_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_85_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_85_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_85_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_85_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_85_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_85_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_85_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_85_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_85_ADDRESS                                      0xa154
#define PHY_BB_RX_OCGAIN_85_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_85_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_85_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_85_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_85_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_85_RESET                                        0x00000000

// 0xa158 (BB_RX_OCGAIN_86)
#define PHY_BB_RX_OCGAIN_86_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_86_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_86_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_86_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_86_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_86_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_86_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_86_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_86_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_86_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_86_ADDRESS                                      0xa158
#define PHY_BB_RX_OCGAIN_86_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_86_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_86_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_86_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_86_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_86_RESET                                        0x00000000

// 0xa15c (BB_RX_OCGAIN_87)
#define PHY_BB_RX_OCGAIN_87_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_87_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_87_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_87_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_87_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_87_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_87_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_87_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_87_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_87_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_87_ADDRESS                                      0xa15c
#define PHY_BB_RX_OCGAIN_87_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_87_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_87_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_87_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_87_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_87_RESET                                        0x00000000

// 0xa160 (BB_RX_OCGAIN_88)
#define PHY_BB_RX_OCGAIN_88_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_88_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_88_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_88_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_88_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_88_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_88_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_88_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_88_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_88_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_88_ADDRESS                                      0xa160
#define PHY_BB_RX_OCGAIN_88_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_88_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_88_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_88_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_88_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_88_RESET                                        0x00000000

// 0xa164 (BB_RX_OCGAIN_89)
#define PHY_BB_RX_OCGAIN_89_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_89_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_89_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_89_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_89_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_89_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_89_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_89_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_89_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_89_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_89_ADDRESS                                      0xa164
#define PHY_BB_RX_OCGAIN_89_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_89_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_89_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_89_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_89_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_89_RESET                                        0x00000000

// 0xa168 (BB_RX_OCGAIN_90)
#define PHY_BB_RX_OCGAIN_90_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_90_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_90_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_90_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_90_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_90_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_90_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_90_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_90_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_90_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_90_ADDRESS                                      0xa168
#define PHY_BB_RX_OCGAIN_90_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_90_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_90_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_90_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_90_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_90_RESET                                        0x00000000

// 0xa16c (BB_RX_OCGAIN_91)
#define PHY_BB_RX_OCGAIN_91_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_91_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_91_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_91_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_91_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_91_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_91_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_91_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_91_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_91_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_91_ADDRESS                                      0xa16c
#define PHY_BB_RX_OCGAIN_91_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_91_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_91_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_91_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_91_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_91_RESET                                        0x00000000

// 0xa170 (BB_RX_OCGAIN_92)
#define PHY_BB_RX_OCGAIN_92_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_92_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_92_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_92_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_92_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_92_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_92_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_92_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_92_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_92_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_92_ADDRESS                                      0xa170
#define PHY_BB_RX_OCGAIN_92_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_92_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_92_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_92_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_92_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_92_RESET                                        0x00000000

// 0xa174 (BB_RX_OCGAIN_93)
#define PHY_BB_RX_OCGAIN_93_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_93_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_93_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_93_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_93_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_93_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_93_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_93_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_93_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_93_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_93_ADDRESS                                      0xa174
#define PHY_BB_RX_OCGAIN_93_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_93_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_93_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_93_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_93_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_93_RESET                                        0x00000000

// 0xa178 (BB_RX_OCGAIN_94)
#define PHY_BB_RX_OCGAIN_94_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_94_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_94_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_94_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_94_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_94_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_94_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_94_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_94_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_94_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_94_ADDRESS                                      0xa178
#define PHY_BB_RX_OCGAIN_94_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_94_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_94_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_94_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_94_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_94_RESET                                        0x00000000

// 0xa17c (BB_RX_OCGAIN_95)
#define PHY_BB_RX_OCGAIN_95_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_95_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_95_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_95_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_95_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_95_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_95_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_95_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_95_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_95_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_95_ADDRESS                                      0xa17c
#define PHY_BB_RX_OCGAIN_95_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_95_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_95_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_95_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_95_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_95_RESET                                        0x00000000

// 0xa180 (BB_RX_OCGAIN_96)
#define PHY_BB_RX_OCGAIN_96_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_96_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_96_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_96_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_96_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_96_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_96_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_96_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_96_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_96_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_96_ADDRESS                                      0xa180
#define PHY_BB_RX_OCGAIN_96_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_96_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_96_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_96_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_96_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_96_RESET                                        0x00000000

// 0xa184 (BB_RX_OCGAIN_97)
#define PHY_BB_RX_OCGAIN_97_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_97_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_97_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_97_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_97_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_97_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_97_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_97_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_97_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_97_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_97_ADDRESS                                      0xa184
#define PHY_BB_RX_OCGAIN_97_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_97_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_97_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_97_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_97_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_97_RESET                                        0x00000000

// 0xa188 (BB_RX_OCGAIN_98)
#define PHY_BB_RX_OCGAIN_98_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_98_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_98_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_98_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_98_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_98_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_98_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_98_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_98_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_98_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_98_ADDRESS                                      0xa188
#define PHY_BB_RX_OCGAIN_98_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_98_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_98_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_98_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_98_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_98_RESET                                        0x00000000

// 0xa18c (BB_RX_OCGAIN_99)
#define PHY_BB_RX_OCGAIN_99_GAIN_ENTRY_MSB                               31
#define PHY_BB_RX_OCGAIN_99_GAIN_ENTRY_LSB                               0
#define PHY_BB_RX_OCGAIN_99_GAIN_ENTRY_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN_99_GAIN_ENTRY_GET(x)                            (((x) & PHY_BB_RX_OCGAIN_99_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_99_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_99_GAIN_ENTRY_SET(x)                            (((0 | (x)) << PHY_BB_RX_OCGAIN_99_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_99_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_99_GAIN_ENTRY_RESET                             0
#define PHY_BB_RX_OCGAIN_99_ADDRESS                                      0xa18c
#define PHY_BB_RX_OCGAIN_99_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_99_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN_99_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN_99_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN_99_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN_99_RESET                                        0x00000000

// 0xa190 (BB_RX_OCGAIN_100)
#define PHY_BB_RX_OCGAIN_100_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_100_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_100_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_100_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_100_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_100_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_100_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_100_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_100_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_100_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_100_ADDRESS                                     0xa190
#define PHY_BB_RX_OCGAIN_100_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_100_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_100_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_100_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_100_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_100_RESET                                       0x00000000

// 0xa194 (BB_RX_OCGAIN_101)
#define PHY_BB_RX_OCGAIN_101_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_101_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_101_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_101_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_101_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_101_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_101_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_101_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_101_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_101_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_101_ADDRESS                                     0xa194
#define PHY_BB_RX_OCGAIN_101_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_101_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_101_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_101_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_101_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_101_RESET                                       0x00000000

// 0xa198 (BB_RX_OCGAIN_102)
#define PHY_BB_RX_OCGAIN_102_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_102_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_102_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_102_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_102_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_102_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_102_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_102_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_102_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_102_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_102_ADDRESS                                     0xa198
#define PHY_BB_RX_OCGAIN_102_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_102_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_102_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_102_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_102_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_102_RESET                                       0x00000000

// 0xa19c (BB_RX_OCGAIN_103)
#define PHY_BB_RX_OCGAIN_103_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_103_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_103_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_103_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_103_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_103_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_103_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_103_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_103_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_103_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_103_ADDRESS                                     0xa19c
#define PHY_BB_RX_OCGAIN_103_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_103_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_103_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_103_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_103_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_103_RESET                                       0x00000000

// 0xa1a0 (BB_RX_OCGAIN_104)
#define PHY_BB_RX_OCGAIN_104_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_104_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_104_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_104_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_104_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_104_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_104_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_104_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_104_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_104_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_104_ADDRESS                                     0xa1a0
#define PHY_BB_RX_OCGAIN_104_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_104_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_104_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_104_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_104_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_104_RESET                                       0x00000000

// 0xa1a4 (BB_RX_OCGAIN_105)
#define PHY_BB_RX_OCGAIN_105_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_105_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_105_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_105_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_105_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_105_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_105_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_105_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_105_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_105_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_105_ADDRESS                                     0xa1a4
#define PHY_BB_RX_OCGAIN_105_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_105_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_105_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_105_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_105_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_105_RESET                                       0x00000000

// 0xa1a8 (BB_RX_OCGAIN_106)
#define PHY_BB_RX_OCGAIN_106_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_106_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_106_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_106_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_106_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_106_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_106_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_106_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_106_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_106_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_106_ADDRESS                                     0xa1a8
#define PHY_BB_RX_OCGAIN_106_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_106_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_106_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_106_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_106_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_106_RESET                                       0x00000000

// 0xa1ac (BB_RX_OCGAIN_107)
#define PHY_BB_RX_OCGAIN_107_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_107_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_107_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_107_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_107_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_107_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_107_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_107_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_107_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_107_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_107_ADDRESS                                     0xa1ac
#define PHY_BB_RX_OCGAIN_107_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_107_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_107_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_107_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_107_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_107_RESET                                       0x00000000

// 0xa1b0 (BB_RX_OCGAIN_108)
#define PHY_BB_RX_OCGAIN_108_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_108_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_108_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_108_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_108_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_108_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_108_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_108_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_108_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_108_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_108_ADDRESS                                     0xa1b0
#define PHY_BB_RX_OCGAIN_108_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_108_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_108_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_108_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_108_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_108_RESET                                       0x00000000

// 0xa1b4 (BB_RX_OCGAIN_109)
#define PHY_BB_RX_OCGAIN_109_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_109_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_109_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_109_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_109_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_109_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_109_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_109_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_109_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_109_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_109_ADDRESS                                     0xa1b4
#define PHY_BB_RX_OCGAIN_109_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_109_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_109_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_109_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_109_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_109_RESET                                       0x00000000

// 0xa1b8 (BB_RX_OCGAIN_110)
#define PHY_BB_RX_OCGAIN_110_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_110_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_110_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_110_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_110_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_110_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_110_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_110_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_110_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_110_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_110_ADDRESS                                     0xa1b8
#define PHY_BB_RX_OCGAIN_110_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_110_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_110_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_110_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_110_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_110_RESET                                       0x00000000

// 0xa1bc (BB_RX_OCGAIN_111)
#define PHY_BB_RX_OCGAIN_111_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_111_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_111_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_111_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_111_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_111_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_111_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_111_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_111_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_111_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_111_ADDRESS                                     0xa1bc
#define PHY_BB_RX_OCGAIN_111_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_111_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_111_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_111_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_111_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_111_RESET                                       0x00000000

// 0xa1c0 (BB_RX_OCGAIN_112)
#define PHY_BB_RX_OCGAIN_112_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_112_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_112_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_112_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_112_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_112_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_112_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_112_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_112_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_112_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_112_ADDRESS                                     0xa1c0
#define PHY_BB_RX_OCGAIN_112_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_112_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_112_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_112_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_112_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_112_RESET                                       0x00000000

// 0xa1c4 (BB_RX_OCGAIN_113)
#define PHY_BB_RX_OCGAIN_113_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_113_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_113_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_113_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_113_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_113_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_113_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_113_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_113_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_113_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_113_ADDRESS                                     0xa1c4
#define PHY_BB_RX_OCGAIN_113_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_113_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_113_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_113_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_113_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_113_RESET                                       0x00000000

// 0xa1c8 (BB_RX_OCGAIN_114)
#define PHY_BB_RX_OCGAIN_114_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_114_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_114_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_114_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_114_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_114_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_114_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_114_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_114_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_114_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_114_ADDRESS                                     0xa1c8
#define PHY_BB_RX_OCGAIN_114_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_114_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_114_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_114_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_114_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_114_RESET                                       0x00000000

// 0xa1cc (BB_RX_OCGAIN_115)
#define PHY_BB_RX_OCGAIN_115_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_115_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_115_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_115_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_115_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_115_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_115_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_115_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_115_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_115_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_115_ADDRESS                                     0xa1cc
#define PHY_BB_RX_OCGAIN_115_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_115_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_115_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_115_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_115_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_115_RESET                                       0x00000000

// 0xa1d0 (BB_RX_OCGAIN_116)
#define PHY_BB_RX_OCGAIN_116_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_116_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_116_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_116_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_116_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_116_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_116_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_116_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_116_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_116_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_116_ADDRESS                                     0xa1d0
#define PHY_BB_RX_OCGAIN_116_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_116_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_116_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_116_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_116_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_116_RESET                                       0x00000000

// 0xa1d4 (BB_RX_OCGAIN_117)
#define PHY_BB_RX_OCGAIN_117_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_117_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_117_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_117_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_117_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_117_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_117_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_117_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_117_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_117_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_117_ADDRESS                                     0xa1d4
#define PHY_BB_RX_OCGAIN_117_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_117_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_117_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_117_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_117_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_117_RESET                                       0x00000000

// 0xa1d8 (BB_RX_OCGAIN_118)
#define PHY_BB_RX_OCGAIN_118_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_118_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_118_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_118_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_118_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_118_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_118_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_118_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_118_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_118_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_118_ADDRESS                                     0xa1d8
#define PHY_BB_RX_OCGAIN_118_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_118_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_118_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_118_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_118_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_118_RESET                                       0x00000000

// 0xa1dc (BB_RX_OCGAIN_119)
#define PHY_BB_RX_OCGAIN_119_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_119_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_119_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_119_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_119_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_119_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_119_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_119_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_119_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_119_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_119_ADDRESS                                     0xa1dc
#define PHY_BB_RX_OCGAIN_119_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_119_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_119_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_119_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_119_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_119_RESET                                       0x00000000

// 0xa1e0 (BB_RX_OCGAIN_120)
#define PHY_BB_RX_OCGAIN_120_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_120_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_120_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_120_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_120_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_120_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_120_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_120_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_120_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_120_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_120_ADDRESS                                     0xa1e0
#define PHY_BB_RX_OCGAIN_120_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_120_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_120_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_120_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_120_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_120_RESET                                       0x00000000

// 0xa1e4 (BB_RX_OCGAIN_121)
#define PHY_BB_RX_OCGAIN_121_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_121_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_121_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_121_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_121_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_121_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_121_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_121_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_121_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_121_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_121_ADDRESS                                     0xa1e4
#define PHY_BB_RX_OCGAIN_121_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_121_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_121_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_121_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_121_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_121_RESET                                       0x00000000

// 0xa1e8 (BB_RX_OCGAIN_122)
#define PHY_BB_RX_OCGAIN_122_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_122_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_122_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_122_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_122_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_122_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_122_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_122_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_122_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_122_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_122_ADDRESS                                     0xa1e8
#define PHY_BB_RX_OCGAIN_122_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_122_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_122_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_122_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_122_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_122_RESET                                       0x00000000

// 0xa1ec (BB_RX_OCGAIN_123)
#define PHY_BB_RX_OCGAIN_123_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_123_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_123_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_123_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_123_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_123_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_123_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_123_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_123_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_123_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_123_ADDRESS                                     0xa1ec
#define PHY_BB_RX_OCGAIN_123_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_123_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_123_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_123_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_123_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_123_RESET                                       0x00000000

// 0xa1f0 (BB_RX_OCGAIN_124)
#define PHY_BB_RX_OCGAIN_124_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_124_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_124_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_124_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_124_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_124_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_124_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_124_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_124_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_124_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_124_ADDRESS                                     0xa1f0
#define PHY_BB_RX_OCGAIN_124_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_124_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_124_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_124_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_124_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_124_RESET                                       0x00000000

// 0xa1f4 (BB_RX_OCGAIN_125)
#define PHY_BB_RX_OCGAIN_125_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_125_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_125_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_125_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_125_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_125_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_125_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_125_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_125_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_125_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_125_ADDRESS                                     0xa1f4
#define PHY_BB_RX_OCGAIN_125_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_125_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_125_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_125_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_125_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_125_RESET                                       0x00000000

// 0xa1f8 (BB_RX_OCGAIN_126)
#define PHY_BB_RX_OCGAIN_126_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_126_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_126_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_126_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_126_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_126_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_126_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_126_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_126_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_126_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_126_ADDRESS                                     0xa1f8
#define PHY_BB_RX_OCGAIN_126_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_126_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_126_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_126_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_126_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_126_RESET                                       0x00000000

// 0xa1fc (BB_RX_OCGAIN_127)
#define PHY_BB_RX_OCGAIN_127_GAIN_ENTRY_MSB                              31
#define PHY_BB_RX_OCGAIN_127_GAIN_ENTRY_LSB                              0
#define PHY_BB_RX_OCGAIN_127_GAIN_ENTRY_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN_127_GAIN_ENTRY_GET(x)                           (((x) & PHY_BB_RX_OCGAIN_127_GAIN_ENTRY_MASK) >> PHY_BB_RX_OCGAIN_127_GAIN_ENTRY_LSB)
#define PHY_BB_RX_OCGAIN_127_GAIN_ENTRY_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN_127_GAIN_ENTRY_LSB) & PHY_BB_RX_OCGAIN_127_GAIN_ENTRY_MASK)
#define PHY_BB_RX_OCGAIN_127_GAIN_ENTRY_RESET                            0
#define PHY_BB_RX_OCGAIN_127_ADDRESS                                     0xa1fc
#define PHY_BB_RX_OCGAIN_127_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_127_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN_127_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN_127_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN_127_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN_127_RESET                                       0x00000000

// 0xa204 (BB_GEN_CONTROLS)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_MSB               29
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_LSB               29
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_MASK              0x20000000
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_GET(x)            (((x) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_MASK) >> PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_LSB)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_SET(x)            (((0 | (x)) << PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_LSB) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_MASK)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_ILLEGAL_RATE_RESET             1
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_MSB               28
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_LSB               28
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_MASK              0x10000000
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_GET(x)            (((x) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_MASK) >> PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_LSB)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_SET(x)            (((0 | (x)) << PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_LSB) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_MASK)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_BW_GT_DYN_BW_RESET             1
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_MSB             27
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_LSB             27
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_MASK            0x08000000
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_GET(x)          (((x) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_MASK) >> PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_LSB)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_SET(x)          (((0 | (x)) << PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_LSB) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_MASK)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_LSIG_LENGTH_CHECK_RESET           1
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_MSB            26
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_LSB            26
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_MASK           0x04000000
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_GET(x)         (((x) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_MASK) >> PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_LSB)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_SET(x)         (((0 | (x)) << PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_LSB) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_MASK)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_EXTRA_SYM_MISMATCH_RESET          1
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_MSB            25
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_LSB            25
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_MASK           0x02000000
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_GET(x)         (((x) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_MASK) >> PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_LSB)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_SET(x)         (((0 | (x)) << PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_LSB) & PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_MASK)
#define PHY_BB_GEN_CONTROLS_ENABLE_ERR_TX_CHAIN_MASK_ZERO_RESET          1
#define PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_MSB                 24
#define PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_LSB                 18
#define PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_MASK                0x01fc0000
#define PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_GET(x)              (((x) & PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_MASK) >> PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_LSB)
#define PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_SET(x)              (((0 | (x)) << PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_LSB) & PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_MASK)
#define PHY_BB_GEN_CONTROLS_UNSUPP_HT_RATE_THRESHOLD_RESET               76
#define PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_MSB               17
#define PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_LSB               17
#define PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_MASK              0x00020000
#define PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_GET(x)            (((x) & PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_MASK) >> PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_LSB)
#define PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_SET(x)            (((0 | (x)) << PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_LSB) & PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_MASK)
#define PHY_BB_GEN_CONTROLS_ENABLE_CSD_PHASE_DITHERING_RESET             0
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_MSB      16
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_LSB      16
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_MASK     0x00010000
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_GET(x)   (((x) & PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_MASK) >> PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_LSB)
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_SET(x)   (((0 | (x)) << PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_LSB) & PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_MASK)
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_ERROR_RPT_RESET    0
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_MSB       15
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_LSB       15
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_MASK      0x00008000
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_GET(x)    (((x) & PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_MASK) >> PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_LSB)
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_SET(x)    (((0 | (x)) << PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_LSB) & PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_MASK)
#define PHY_BB_GEN_CONTROLS_STATIC20_MODE_HT40_PACKET_HANDLING_RESET     0
#define PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_MSB                       14
#define PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_LSB                       14
#define PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_MASK                      0x00004000
#define PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_GET(x)                    (((x) & PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_MASK) >> PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_LSB)
#define PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_SET(x)                    (((0 | (x)) << PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_LSB) & PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_MASK)
#define PHY_BB_GEN_CONTROLS_BOND_OPT_CHAIN_SEL_RESET                     1
#define PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_MSB                    13
#define PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_LSB                    13
#define PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_MASK                   0x00002000
#define PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_GET(x)                 (((x) & PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_MASK) >> PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_LSB)
#define PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_SET(x)                 (((0 | (x)) << PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_LSB) & PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_MASK)
#define PHY_BB_GEN_CONTROLS_ENABLE_ADC_ASYNC_FIFO_RESET                  0
#define PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_MSB                    12
#define PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_LSB                    12
#define PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_MASK                   0x00001000
#define PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_GET(x)                 (((x) & PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_MASK) >> PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_LSB)
#define PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_SET(x)                 (((0 | (x)) << PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_LSB) & PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_MASK)
#define PHY_BB_GEN_CONTROLS_ENABLE_DAC_ASYNC_FIFO_RESET                  0
#define PHY_BB_GEN_CONTROLS_GF_ENABLE_MSB                                11
#define PHY_BB_GEN_CONTROLS_GF_ENABLE_LSB                                11
#define PHY_BB_GEN_CONTROLS_GF_ENABLE_MASK                               0x00000800
#define PHY_BB_GEN_CONTROLS_GF_ENABLE_GET(x)                             (((x) & PHY_BB_GEN_CONTROLS_GF_ENABLE_MASK) >> PHY_BB_GEN_CONTROLS_GF_ENABLE_LSB)
#define PHY_BB_GEN_CONTROLS_GF_ENABLE_SET(x)                             (((0 | (x)) << PHY_BB_GEN_CONTROLS_GF_ENABLE_LSB) & PHY_BB_GEN_CONTROLS_GF_ENABLE_MASK)
#define PHY_BB_GEN_CONTROLS_GF_ENABLE_RESET                              0
#define PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_MSB                    10
#define PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_LSB                    10
#define PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_MASK                   0x00000400
#define PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_GET(x)                 (((x) & PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_MASK) >> PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_LSB)
#define PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_SET(x)                 (((0 | (x)) << PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_LSB) & PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_MASK)
#define PHY_BB_GEN_CONTROLS_CF_3_CHAINS_USE_WALSH_RESET                  0
#define PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_MSB                    9
#define PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_LSB                    9
#define PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_MASK                   0x00000200
#define PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_GET(x)                 (((x) & PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_MASK) >> PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_LSB)
#define PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_SET(x)                 (((0 | (x)) << PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_LSB) & PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_MASK)
#define PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_RESET                  0
#define PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_MSB                           8
#define PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_LSB                           8
#define PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_MASK                          0x00000100
#define PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_GET(x)                        (((x) & PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_MASK) >> PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_LSB)
#define PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_SET(x)                        (((0 | (x)) << PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_LSB) & PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_MASK)
#define PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_RESET                         1
#define PHY_BB_GEN_CONTROLS_VHT_ENABLE_MSB                               7
#define PHY_BB_GEN_CONTROLS_VHT_ENABLE_LSB                               7
#define PHY_BB_GEN_CONTROLS_VHT_ENABLE_MASK                              0x00000080
#define PHY_BB_GEN_CONTROLS_VHT_ENABLE_GET(x)                            (((x) & PHY_BB_GEN_CONTROLS_VHT_ENABLE_MASK) >> PHY_BB_GEN_CONTROLS_VHT_ENABLE_LSB)
#define PHY_BB_GEN_CONTROLS_VHT_ENABLE_SET(x)                            (((0 | (x)) << PHY_BB_GEN_CONTROLS_VHT_ENABLE_LSB) & PHY_BB_GEN_CONTROLS_VHT_ENABLE_MASK)
#define PHY_BB_GEN_CONTROLS_VHT_ENABLE_RESET                             1
#define PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_MSB                           6
#define PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_LSB                           6
#define PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_MASK                          0x00000040
#define PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_GET(x)                        (((x) & PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_MASK) >> PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_LSB)
#define PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_SET(x)                        (((0 | (x)) << PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_LSB) & PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_MASK)
#define PHY_BB_GEN_CONTROLS_DYN_NON_CONTIG_RESET                         0
#define PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_MSB                              5
#define PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_LSB                              5
#define PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_MASK                             0x00000020
#define PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_GET(x)                           (((x) & PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_MASK) >> PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_LSB)
#define PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_SET(x)                           (((0 | (x)) << PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_LSB) & PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_MASK)
#define PHY_BB_GEN_CONTROLS_DYN_CHN_GAP_RESET                            0
#define PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_MSB                              4
#define PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_LSB                              2
#define PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_MASK                             0x0000001c
#define PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_GET(x)                           (((x) & PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_MASK) >> PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_LSB)
#define PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_SET(x)                           (((0 | (x)) << PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_LSB) & PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_MASK)
#define PHY_BB_GEN_CONTROLS_DYN_PRI_CHN_RESET                            0
#define PHY_BB_GEN_CONTROLS_DYN_BW_MSB                                   1
#define PHY_BB_GEN_CONTROLS_DYN_BW_LSB                                   0
#define PHY_BB_GEN_CONTROLS_DYN_BW_MASK                                  0x00000003
#define PHY_BB_GEN_CONTROLS_DYN_BW_GET(x)                                (((x) & PHY_BB_GEN_CONTROLS_DYN_BW_MASK) >> PHY_BB_GEN_CONTROLS_DYN_BW_LSB)
#define PHY_BB_GEN_CONTROLS_DYN_BW_SET(x)                                (((0 | (x)) << PHY_BB_GEN_CONTROLS_DYN_BW_LSB) & PHY_BB_GEN_CONTROLS_DYN_BW_MASK)
#define PHY_BB_GEN_CONTROLS_DYN_BW_RESET                                 0
#define PHY_BB_GEN_CONTROLS_ADDRESS                                      0xa204
#define PHY_BB_GEN_CONTROLS_HW_MASK                                      0x3fffffff
#define PHY_BB_GEN_CONTROLS_SW_MASK                                      0x3fffffff
#define PHY_BB_GEN_CONTROLS_HW_WRITE_MASK                                0x00000000
#define PHY_BB_GEN_CONTROLS_SW_WRITE_MASK                                0x3fffffff
#define PHY_BB_GEN_CONTROLS_RSTMASK                                      0xffffffff
#define PHY_BB_GEN_CONTROLS_RESET                                        0x3f304180

// 0xa208 (BB_MODES_SELECT)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_MSB                      17
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_LSB                      17
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_MASK                     0x00020000
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_GET(x)                   (((x) & PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_MASK) >> PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_LSB)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_SET(x)                   (((0 | (x)) << PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_LSB) & PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_MASK)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_GRP1TO62_RESET                    1
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_MSB               16
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_LSB               16
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_MASK              0x00010000
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_GET(x)            (((x) & PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_MASK) >> PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_LSB)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_SET(x)            (((0 | (x)) << PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_LSB) & PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_MASK)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NSYM_LT_ZERO_RESET             1
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_MSB                 15
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_LSB                 15
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_MASK                0x00008000
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_GET(x)              (((x) & PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_MASK) >> PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_LSB)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_SET(x)              (((0 | (x)) << PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_LSB) & PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_MASK)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_NDP_OR_ZLF_RESET               1
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_MSB              14
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_LSB              14
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_MASK             0x00004000
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_GET(x)           (((x) & PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_MASK) >> PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_LSB)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_SET(x)           (((0 | (x)) << PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_LSB) & PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_MASK)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_LSIG_LEN_INVALID_RESET            1
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_MSB                 13
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_LSB                 13
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_MASK                0x00002000
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_GET(x)              (((x) & PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_MASK) >> PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_LSB)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_SET(x)              (((0 | (x)) << PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_LSB) & PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_MASK)
#define PHY_BB_MODES_SELECT_EN_ERR_VHT_RX_SIGA_UNSUP_RESET               1
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_MSB                        12
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_LSB                        12
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_MASK                       0x00001000
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_GET(x)                     (((x) & PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_MASK) >> PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_LSB)
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_SET(x)                     (((0 | (x)) << PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_LSB) & PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_MASK)
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_63_RESET                      0
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_MSB                         11
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_LSB                         11
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_MASK                        0x00000800
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_GET(x)                      (((x) & PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_MASK) >> PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_LSB)
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_SET(x)                      (((0 | (x)) << PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_LSB) & PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_MASK)
#define PHY_BB_MODES_SELECT_SKIP_RX_GRP_ID_0_RESET                       0
#define PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_MSB                          10
#define PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_LSB                          10
#define PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_MASK                         0x00000400
#define PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_GET(x)                       (((x) & PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_MASK) >> PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_LSB)
#define PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_SET(x)                       (((0 | (x)) << PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_LSB) & PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_MASK)
#define PHY_BB_MODES_SELECT_OVSAMP_CLK_MODE_RESET                        0
#define PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_MSB                      8
#define PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_LSB                      8
#define PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_MASK                     0x00000100
#define PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_GET(x)                   (((x) & PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_MASK) >> PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_LSB)
#define PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_SET(x)                   (((0 | (x)) << PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_LSB) & PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_MASK)
#define PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_RESET                    0
#define PHY_BB_MODES_SELECT_MAC_CLK_MODE_MSB                             7
#define PHY_BB_MODES_SELECT_MAC_CLK_MODE_LSB                             7
#define PHY_BB_MODES_SELECT_MAC_CLK_MODE_MASK                            0x00000080
#define PHY_BB_MODES_SELECT_MAC_CLK_MODE_GET(x)                          (((x) & PHY_BB_MODES_SELECT_MAC_CLK_MODE_MASK) >> PHY_BB_MODES_SELECT_MAC_CLK_MODE_LSB)
#define PHY_BB_MODES_SELECT_MAC_CLK_MODE_SET(x)                          (((0 | (x)) << PHY_BB_MODES_SELECT_MAC_CLK_MODE_LSB) & PHY_BB_MODES_SELECT_MAC_CLK_MODE_MASK)
#define PHY_BB_MODES_SELECT_MAC_CLK_MODE_RESET                           0
#define PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_MSB                        6
#define PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_LSB                        6
#define PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_MASK                       0x00000040
#define PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_GET(x)                     (((x) & PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_MASK) >> PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_LSB)
#define PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_SET(x)                     (((0 | (x)) << PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_LSB) & PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_MASK)
#define PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_RESET                      0
#define PHY_BB_MODES_SELECT_HALF_RATE_MODE_MSB                           5
#define PHY_BB_MODES_SELECT_HALF_RATE_MODE_LSB                           5
#define PHY_BB_MODES_SELECT_HALF_RATE_MODE_MASK                          0x00000020
#define PHY_BB_MODES_SELECT_HALF_RATE_MODE_GET(x)                        (((x) & PHY_BB_MODES_SELECT_HALF_RATE_MODE_MASK) >> PHY_BB_MODES_SELECT_HALF_RATE_MODE_LSB)
#define PHY_BB_MODES_SELECT_HALF_RATE_MODE_SET(x)                        (((0 | (x)) << PHY_BB_MODES_SELECT_HALF_RATE_MODE_LSB) & PHY_BB_MODES_SELECT_HALF_RATE_MODE_MASK)
#define PHY_BB_MODES_SELECT_HALF_RATE_MODE_RESET                         0
#define PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_MSB                        2
#define PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_LSB                        2
#define PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_MASK                       0x00000004
#define PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_GET(x)                     (((x) & PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_MASK) >> PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_LSB)
#define PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_SET(x)                     (((0 | (x)) << PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_LSB) & PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_MASK)
#define PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_RESET                      0
#define PHY_BB_MODES_SELECT_CCK_MODE_MSB                                 0
#define PHY_BB_MODES_SELECT_CCK_MODE_LSB                                 0
#define PHY_BB_MODES_SELECT_CCK_MODE_MASK                                0x00000001
#define PHY_BB_MODES_SELECT_CCK_MODE_GET(x)                              (((x) & PHY_BB_MODES_SELECT_CCK_MODE_MASK) >> PHY_BB_MODES_SELECT_CCK_MODE_LSB)
#define PHY_BB_MODES_SELECT_CCK_MODE_SET(x)                              (((0 | (x)) << PHY_BB_MODES_SELECT_CCK_MODE_LSB) & PHY_BB_MODES_SELECT_CCK_MODE_MASK)
#define PHY_BB_MODES_SELECT_CCK_MODE_RESET                               0
#define PHY_BB_MODES_SELECT_ADDRESS                                      0xa208
#define PHY_BB_MODES_SELECT_HW_MASK                                      0x0003fde5
#define PHY_BB_MODES_SELECT_SW_MASK                                      0x0003fde5
#define PHY_BB_MODES_SELECT_HW_WRITE_MASK                                0x00000000
#define PHY_BB_MODES_SELECT_SW_WRITE_MASK                                0x0003fde5
#define PHY_BB_MODES_SELECT_RSTMASK                                      0xffffffff
#define PHY_BB_MODES_SELECT_RESET                                        0x0003e000

// 0xa20c (BB_ACTIVE)
#define PHY_BB_ACTIVE_CF_ACTIVE_MSB                                      0
#define PHY_BB_ACTIVE_CF_ACTIVE_LSB                                      0
#define PHY_BB_ACTIVE_CF_ACTIVE_MASK                                     0x00000001
#define PHY_BB_ACTIVE_CF_ACTIVE_GET(x)                                   (((x) & PHY_BB_ACTIVE_CF_ACTIVE_MASK) >> PHY_BB_ACTIVE_CF_ACTIVE_LSB)
#define PHY_BB_ACTIVE_CF_ACTIVE_SET(x)                                   (((0 | (x)) << PHY_BB_ACTIVE_CF_ACTIVE_LSB) & PHY_BB_ACTIVE_CF_ACTIVE_MASK)
#define PHY_BB_ACTIVE_CF_ACTIVE_RESET                                    0
#define PHY_BB_ACTIVE_ADDRESS                                            0xa20c
#define PHY_BB_ACTIVE_HW_MASK                                            0x00000001
#define PHY_BB_ACTIVE_SW_MASK                                            0x00000001
#define PHY_BB_ACTIVE_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_ACTIVE_SW_WRITE_MASK                                      0x00000001
#define PHY_BB_ACTIVE_RSTMASK                                            0xffffffff
#define PHY_BB_ACTIVE_RESET                                              0x00000000

// 0xa228 (BB_SPECTRAL_SCAN)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_MSB               31
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_LSB               31
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_MASK              0x80000000
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_GET(x)            (((x) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_MASK) >> PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_LSB)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_SET(x)            (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_LSB) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_MASK)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_RESTART_ENA_RESET             1
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_MSB                    30
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_LSB                    30
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_MASK                   0x40000000
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_GET(x)                 (((x) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_MASK) >> PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_LSB)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_SET(x)                 (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_LSB) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_MASK)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_GC_ENA_RESET                  1
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_MSB                  29
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_LSB                  29
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_MASK                 0x20000000
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_GET(x)               (((x) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_MASK) >> PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_LSB)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_SET(x)               (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_LSB) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_MASK)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_RESET                1
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_MSB                     27
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_LSB                     16
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_MASK                    0x0fff0000
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_GET(x)                  (((x) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_MASK) >> PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_LSB)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_SET(x)                  (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_LSB) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_MASK)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_RESET                   0
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_MSB                    15
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_LSB                    8
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_MASK                   0x0000ff00
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_GET(x)                 (((x) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_MASK) >> PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_LSB)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_SET(x)                 (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_LSB) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_MASK)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_RESET                  35
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_MSB                  7
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_LSB                  4
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_MASK                 0x000000f0
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_GET(x)               (((x) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_MASK) >> PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_LSB)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_SET(x)               (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_LSB) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_MASK)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_SIZE_RESET                9
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_MSB                    1
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_LSB                    1
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_MASK                   0x00000002
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_GET(x)                 (((x) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_MASK) >> PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_LSB)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_SET(x)                 (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_LSB) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_MASK)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_RESET                  0
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_MSB                       0
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_LSB                       0
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_MASK                      0x00000001
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_GET(x)                    (((x) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_MASK) >> PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_LSB)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_SET(x)                    (((0 | (x)) << PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_LSB) & PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_MASK)
#define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_RESET                     0
#define PHY_BB_SPECTRAL_SCAN_ADDRESS                                     0xa228
#define PHY_BB_SPECTRAL_SCAN_HW_MASK                                     0xeffffff3
#define PHY_BB_SPECTRAL_SCAN_SW_MASK                                     0xeffffff3
#define PHY_BB_SPECTRAL_SCAN_HW_WRITE_MASK                               0x00000000
#define PHY_BB_SPECTRAL_SCAN_SW_WRITE_MASK                               0xeffffff3
#define PHY_BB_SPECTRAL_SCAN_RSTMASK                                     0xffffffff
#define PHY_BB_SPECTRAL_SCAN_RESET                                       0xe0002390

// 0xa230 (BB_SEARCH_START_DELAY)
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_MSB             31
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_LSB             28
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_MASK            0xf0000000
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_GET(x)          (((x) & PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_MASK) >> PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_LSB)
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_SET(x)          (((0 | (x)) << PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_LSB) & PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_MASK)
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_MASK_SIFS_RESET           1
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_MSB            27
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_LSB            16
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_MASK           0x0fff0000
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_GET(x)         (((x) & PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_MASK) >> PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_LSB)
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_SET(x)         (((0 | (x)) << PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_LSB) & PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_MASK)
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SIFS_RESET          240
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_MSB            11
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_LSB            0
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_MASK           0x00000fff
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_GET(x)         (((x) & PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_MASK) >> PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_LSB)
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_SET(x)         (((0 | (x)) << PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_LSB) & PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_MASK)
#define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_RIFS_RESET          20
#define PHY_BB_SEARCH_START_DELAY_ADDRESS                                0xa230
#define PHY_BB_SEARCH_START_DELAY_HW_MASK                                0xffff0fff
#define PHY_BB_SEARCH_START_DELAY_SW_MASK                                0xffff0fff
#define PHY_BB_SEARCH_START_DELAY_HW_WRITE_MASK                          0x00000000
#define PHY_BB_SEARCH_START_DELAY_SW_WRITE_MASK                          0xffff0fff
#define PHY_BB_SEARCH_START_DELAY_RSTMASK                                0xffffffff
#define PHY_BB_SEARCH_START_DELAY_RESET                                  0x10f00014

// 0xa234 (BB_MAX_RX_LENGTH)
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_MSB                         31
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_LSB                         30
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_MASK                        0xc0000000
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_GET(x)                      (((x) & PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_MASK) >> PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_LSB)
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_SET(x)                      (((0 | (x)) << PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_LSB) & PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_MASK)
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_DURATION_RESET                       3
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_MSB                           29
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_LSB                           12
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_MASK                          0x3ffff000
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_GET(x)                        (((x) & PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_MASK) >> PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_LSB)
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_SET(x)                        (((0 | (x)) << PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_LSB) & PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_MASK)
#define PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_RESET                         0
#define PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_MSB                           11
#define PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_LSB                           0
#define PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_MASK                          0x00000fff
#define PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_GET(x)                        (((x) & PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_MASK) >> PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_LSB)
#define PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_SET(x)                        (((0 | (x)) << PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_LSB) & PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_MASK)
#define PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_RESET                         4095
#define PHY_BB_MAX_RX_LENGTH_ADDRESS                                     0xa234
#define PHY_BB_MAX_RX_LENGTH_HW_MASK                                     0xffffffff
#define PHY_BB_MAX_RX_LENGTH_SW_MASK                                     0xffffffff
#define PHY_BB_MAX_RX_LENGTH_HW_WRITE_MASK                               0x00000000
#define PHY_BB_MAX_RX_LENGTH_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_MAX_RX_LENGTH_RSTMASK                                     0xffffffff
#define PHY_BB_MAX_RX_LENGTH_RESET                                       0xc0000fff

// 0xa238 (BB_FRAME_CONTROL)
#define PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_MSB                         31
#define PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_LSB                         31
#define PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_MASK                        0x80000000
#define PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_GET(x)                      (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_SET(x)                      (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_RESET                       0
#define PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_MSB                      30
#define PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_LSB                      30
#define PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_MASK                     0x40000000
#define PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_GET(x)                   (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_SET(x)                   (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_RESET                    0
#define PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_MSB                          29
#define PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_LSB                          29
#define PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_MASK                         0x20000000
#define PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_GET(x)                       (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_SET(x)                       (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_RESET                        0
#define PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_MSB                    28
#define PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_LSB                    28
#define PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_MASK                   0x10000000
#define PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_GET(x)                 (((x) & PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_MASK) >> PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_LSB)
#define PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_SET(x)                 (((0 | (x)) << PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_LSB) & PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_MASK)
#define PHY_BB_FRAME_CONTROL_NO_6MBPS_SERVICE_ERR_RESET                  0
#define PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_MSB                   27
#define PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_LSB                   27
#define PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_MASK                  0x08000000
#define PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_GET(x)                (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_SET(x)                (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_RESET                 0
#define PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_MSB                     26
#define PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_LSB                     26
#define PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_MASK                    0x04000000
#define PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_GET(x)                  (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_SET(x)                  (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_RESET                   0
#define PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_MSB                    25
#define PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_LSB                    25
#define PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_MASK                   0x02000000
#define PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_GET(x)                 (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_SET(x)                 (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_RESET                  0
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_MSB                      24
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_LSB                      24
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_MASK                     0x01000000
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_GET(x)                   (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_SET(x)                   (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_RESET                    0
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_MSB                   23
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_LSB                   23
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_MASK                  0x00800000
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_GET(x)                (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_SET(x)                (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_RESET                 0
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_MSB                        22
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_LSB                        22
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_MASK                       0x00400000
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_GET(x)                     (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_SET(x)                     (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_RESET                      0
#define PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_MSB                      21
#define PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_LSB                      21
#define PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_MASK                     0x00200000
#define PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_GET(x)                   (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_SET(x)                   (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_RESET                    0
#define PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_MSB                       20
#define PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_LSB                       20
#define PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_MASK                      0x00100000
#define PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_GET(x)                    (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_SET(x)                    (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_RESET                     0
#define PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_MSB        19
#define PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_LSB        19
#define PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_MASK       0x00080000
#define PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_GET(x)     (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_SET(x)     (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_STATIC20_MODE_HT40_PACKET_RESET      0
#define PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_MSB                      18
#define PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_LSB                      18
#define PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_MASK                     0x00040000
#define PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_GET(x)                   (((x) & PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_MASK) >> PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_LSB)
#define PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_SET(x)                   (((0 | (x)) << PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_LSB) & PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_MASK)
#define PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_RESET                    0
#define PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_MSB                     17
#define PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_LSB                     17
#define PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_MASK                    0x00020000
#define PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_GET(x)                  (((x) & PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_MASK) >> PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_LSB)
#define PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_SET(x)                  (((0 | (x)) << PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_LSB) & PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_MASK)
#define PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_RESET                   0
#define PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_MSB                       16
#define PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_LSB                       16
#define PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_MASK                      0x00010000
#define PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_GET(x)                    (((x) & PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_MASK) >> PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_LSB)
#define PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_SET(x)                    (((0 | (x)) << PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_LSB) & PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_MASK)
#define PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_RESET                     0
#define PHY_BB_FRAME_CONTROL_TX_END_ADJUST_MSB                           15
#define PHY_BB_FRAME_CONTROL_TX_END_ADJUST_LSB                           8
#define PHY_BB_FRAME_CONTROL_TX_END_ADJUST_MASK                          0x0000ff00
#define PHY_BB_FRAME_CONTROL_TX_END_ADJUST_GET(x)                        (((x) & PHY_BB_FRAME_CONTROL_TX_END_ADJUST_MASK) >> PHY_BB_FRAME_CONTROL_TX_END_ADJUST_LSB)
#define PHY_BB_FRAME_CONTROL_TX_END_ADJUST_SET(x)                        (((0 | (x)) << PHY_BB_FRAME_CONTROL_TX_END_ADJUST_LSB) & PHY_BB_FRAME_CONTROL_TX_END_ADJUST_MASK)
#define PHY_BB_FRAME_CONTROL_TX_END_ADJUST_RESET                         16
#define PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_MSB                    7
#define PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_LSB                    6
#define PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_MASK                   0x000000c0
#define PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_GET(x)                 (((x) & PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_MASK) >> PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_LSB)
#define PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_SET(x)                 (((0 | (x)) << PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_LSB) & PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_MASK)
#define PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_RESET                  0
#define PHY_BB_FRAME_CONTROL_CF_TX_CLIP_MSB                              5
#define PHY_BB_FRAME_CONTROL_CF_TX_CLIP_LSB                              3
#define PHY_BB_FRAME_CONTROL_CF_TX_CLIP_MASK                             0x00000038
#define PHY_BB_FRAME_CONTROL_CF_TX_CLIP_GET(x)                           (((x) & PHY_BB_FRAME_CONTROL_CF_TX_CLIP_MASK) >> PHY_BB_FRAME_CONTROL_CF_TX_CLIP_LSB)
#define PHY_BB_FRAME_CONTROL_CF_TX_CLIP_SET(x)                           (((0 | (x)) << PHY_BB_FRAME_CONTROL_CF_TX_CLIP_LSB) & PHY_BB_FRAME_CONTROL_CF_TX_CLIP_MASK)
#define PHY_BB_FRAME_CONTROL_CF_TX_CLIP_RESET                            3
#define PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_MSB                       1
#define PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_LSB                       0
#define PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_MASK                      0x00000003
#define PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_GET(x)                    (((x) & PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_MASK) >> PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_LSB)
#define PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_SET(x)                    (((0 | (x)) << PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_LSB) & PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_MASK)
#define PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_RESET                     0
#define PHY_BB_FRAME_CONTROL_ADDRESS                                     0xa238
#define PHY_BB_FRAME_CONTROL_HW_MASK                                     0xfffffffb
#define PHY_BB_FRAME_CONTROL_SW_MASK                                     0xfffffffb
#define PHY_BB_FRAME_CONTROL_HW_WRITE_MASK                               0x00000000
#define PHY_BB_FRAME_CONTROL_SW_WRITE_MASK                               0xfffffffb
#define PHY_BB_FRAME_CONTROL_RSTMASK                                     0x0000ff3c
#define PHY_BB_FRAME_CONTROL_RESET                                       0x00001018

// 0xa23c (BB_RFBUS_REQUEST)
#define PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_MSB                           0
#define PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_LSB                           0
#define PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_MASK                          0x00000001
#define PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_GET(x)                        (((x) & PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_MASK) >> PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_LSB)
#define PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_SET(x)                        (((0 | (x)) << PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_LSB) & PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_MASK)
#define PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_RESET                         0
#define PHY_BB_RFBUS_REQUEST_ADDRESS                                     0xa23c
#define PHY_BB_RFBUS_REQUEST_HW_MASK                                     0x00000001
#define PHY_BB_RFBUS_REQUEST_SW_MASK                                     0x00000001
#define PHY_BB_RFBUS_REQUEST_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RFBUS_REQUEST_SW_WRITE_MASK                               0x00000001
#define PHY_BB_RFBUS_REQUEST_RSTMASK                                     0xffffffff
#define PHY_BB_RFBUS_REQUEST_RESET                                       0x00000000

// 0xa240 (BB_RFBUS_GRANT)
#define PHY_BB_RFBUS_GRANT_BT_ANT_MSB                                    1
#define PHY_BB_RFBUS_GRANT_BT_ANT_LSB                                    1
#define PHY_BB_RFBUS_GRANT_BT_ANT_MASK                                   0x00000002
#define PHY_BB_RFBUS_GRANT_BT_ANT_GET(x)                                 (((x) & PHY_BB_RFBUS_GRANT_BT_ANT_MASK) >> PHY_BB_RFBUS_GRANT_BT_ANT_LSB)
#define PHY_BB_RFBUS_GRANT_BT_ANT_SET(x)                                 (((0 | (x)) << PHY_BB_RFBUS_GRANT_BT_ANT_LSB) & PHY_BB_RFBUS_GRANT_BT_ANT_MASK)
#define PHY_BB_RFBUS_GRANT_BT_ANT_RESET                                  0
#define PHY_BB_RFBUS_GRANT_RFBUS_GRANT_MSB                               0
#define PHY_BB_RFBUS_GRANT_RFBUS_GRANT_LSB                               0
#define PHY_BB_RFBUS_GRANT_RFBUS_GRANT_MASK                              0x00000001
#define PHY_BB_RFBUS_GRANT_RFBUS_GRANT_GET(x)                            (((x) & PHY_BB_RFBUS_GRANT_RFBUS_GRANT_MASK) >> PHY_BB_RFBUS_GRANT_RFBUS_GRANT_LSB)
#define PHY_BB_RFBUS_GRANT_RFBUS_GRANT_SET(x)                            (((0 | (x)) << PHY_BB_RFBUS_GRANT_RFBUS_GRANT_LSB) & PHY_BB_RFBUS_GRANT_RFBUS_GRANT_MASK)
#define PHY_BB_RFBUS_GRANT_RFBUS_GRANT_RESET                             0
#define PHY_BB_RFBUS_GRANT_ADDRESS                                       0xa240
#define PHY_BB_RFBUS_GRANT_HW_MASK                                       0x00000003
#define PHY_BB_RFBUS_GRANT_SW_MASK                                       0x00000003
#define PHY_BB_RFBUS_GRANT_HW_WRITE_MASK                                 0x00000003
#define PHY_BB_RFBUS_GRANT_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_RFBUS_GRANT_RSTMASK                                       0xfffffffc
#define PHY_BB_RFBUS_GRANT_RESET                                         0x00000000

// 0xa244 (BB_RIFS)
#define PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_MSB                         27
#define PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_LSB                         27
#define PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_MASK                        0x08000000
#define PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_GET(x)                      (((x) & PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_MASK) >> PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_LSB)
#define PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_SET(x)                      (((0 | (x)) << PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_LSB) & PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_MASK)
#define PHY_BB_RIFS_DISABLE_RX_MASK_MAC_WAIT_RESET                       0
#define PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_MSB                             26
#define PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_LSB                             26
#define PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_MASK                            0x04000000
#define PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_GET(x)                          (((x) & PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_MASK) >> PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_LSB)
#define PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_SET(x)                          (((0 | (x)) << PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_LSB) & PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_MASK)
#define PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_RESET                           0
#define PHY_BB_RIFS_RIFS_ECO_DISABLE_MSB                                 23
#define PHY_BB_RIFS_RIFS_ECO_DISABLE_LSB                                 0
#define PHY_BB_RIFS_RIFS_ECO_DISABLE_MASK                                0x00ffffff
#define PHY_BB_RIFS_RIFS_ECO_DISABLE_GET(x)                              (((x) & PHY_BB_RIFS_RIFS_ECO_DISABLE_MASK) >> PHY_BB_RIFS_RIFS_ECO_DISABLE_LSB)
#define PHY_BB_RIFS_RIFS_ECO_DISABLE_SET(x)                              (((0 | (x)) << PHY_BB_RIFS_RIFS_ECO_DISABLE_LSB) & PHY_BB_RIFS_RIFS_ECO_DISABLE_MASK)
#define PHY_BB_RIFS_RIFS_ECO_DISABLE_RESET                               0
#define PHY_BB_RIFS_ADDRESS                                              0xa244
#define PHY_BB_RIFS_HW_MASK                                              0x0cffffff
#define PHY_BB_RIFS_SW_MASK                                              0x0cffffff
#define PHY_BB_RIFS_HW_WRITE_MASK                                        0x00000000
#define PHY_BB_RIFS_SW_WRITE_MASK                                        0x0cffffff
#define PHY_BB_RIFS_RSTMASK                                              0xffffffff
#define PHY_BB_RIFS_RESET                                                0x00000000

// 0xa250 (BB_RX_CLEAR_DELAY)
#define PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_MSB                    9
#define PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_LSB                    0
#define PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_MASK                   0x000003ff
#define PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_GET(x)                 (((x) & PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_MASK) >> PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_LSB)
#define PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_SET(x)                 (((0 | (x)) << PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_LSB) & PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_MASK)
#define PHY_BB_RX_CLEAR_DELAY_OFDM_RX_CLEAR_DELAY_RESET                  0
#define PHY_BB_RX_CLEAR_DELAY_ADDRESS                                    0xa250
#define PHY_BB_RX_CLEAR_DELAY_HW_MASK                                    0x000003ff
#define PHY_BB_RX_CLEAR_DELAY_SW_MASK                                    0x000003ff
#define PHY_BB_RX_CLEAR_DELAY_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_CLEAR_DELAY_SW_WRITE_MASK                              0x000003ff
#define PHY_BB_RX_CLEAR_DELAY_RSTMASK                                    0xffffffff
#define PHY_BB_RX_CLEAR_DELAY_RESET                                      0x00000000

// 0xa254 (BB_ANALOG_POWER_ON_TIME)
#define PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_MSB                13
#define PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_LSB                0
#define PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_MASK               0x00003fff
#define PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_GET(x)             (((x) & PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_MASK) >> PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_LSB)
#define PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_SET(x)             (((0 | (x)) << PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_LSB) & PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_MASK)
#define PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_RESET              0
#define PHY_BB_ANALOG_POWER_ON_TIME_ADDRESS                              0xa254
#define PHY_BB_ANALOG_POWER_ON_TIME_HW_MASK                              0x00003fff
#define PHY_BB_ANALOG_POWER_ON_TIME_SW_MASK                              0x00003fff
#define PHY_BB_ANALOG_POWER_ON_TIME_HW_WRITE_MASK                        0x00000000
#define PHY_BB_ANALOG_POWER_ON_TIME_SW_WRITE_MASK                        0x00003fff
#define PHY_BB_ANALOG_POWER_ON_TIME_RSTMASK                              0xffffffff
#define PHY_BB_ANALOG_POWER_ON_TIME_RESET                                0x00000000

// 0xa258 (BB_TX_TIMING_1)
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_MSB                      31
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_LSB                      24
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_MASK                     0xff000000
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_GET(x)                   (((x) & PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_MASK) >> PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_LSB)
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_SET(x)                   (((0 | (x)) << PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_LSB) & PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_MASK)
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_RESET                    0
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_MSB                        23
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_LSB                        16
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_MASK                       0x00ff0000
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_GET(x)                     (((x) & PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_MASK) >> PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_LSB)
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_SET(x)                     (((0 | (x)) << PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_LSB) & PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_MASK)
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_RESET                      0
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_MSB                     15
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_LSB                     8
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_MASK                    0x0000ff00
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_GET(x)                  (((x) & PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_MASK) >> PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_LSB)
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_SET(x)                  (((0 | (x)) << PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_LSB) & PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_MASK)
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_RESET                   0
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_MSB                       7
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_LSB                       0
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_MASK                      0x000000ff
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_GET(x)                    (((x) & PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_MASK) >> PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_LSB)
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_SET(x)                    (((0 | (x)) << PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_LSB) & PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_MASK)
#define PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_RESET                     0
#define PHY_BB_TX_TIMING_1_ADDRESS                                       0xa258
#define PHY_BB_TX_TIMING_1_HW_MASK                                       0xffffffff
#define PHY_BB_TX_TIMING_1_SW_MASK                                       0xffffffff
#define PHY_BB_TX_TIMING_1_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_TX_TIMING_1_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_TX_TIMING_1_RSTMASK                                       0x00000000
#define PHY_BB_TX_TIMING_1_RESET                                         0x00000000

// 0xa25c (BB_TX_TIMING_2)
#define PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_MSB                       31
#define PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_LSB                       24
#define PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_MASK                      0xff000000
#define PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_GET(x)                    (((x) & PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_MASK) >> PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_LSB)
#define PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_SET(x)                    (((0 | (x)) << PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_LSB) & PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_MASK)
#define PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_RESET                     0
#define PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_MSB                          23
#define PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_LSB                          16
#define PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_MASK                         0x00ff0000
#define PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_GET(x)                       (((x) & PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_MASK) >> PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_LSB)
#define PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_SET(x)                       (((0 | (x)) << PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_LSB) & PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_MASK)
#define PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_RESET                        0
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_MSB                         15
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_LSB                         8
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_MASK                        0x0000ff00
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_GET(x)                      (((x) & PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_MASK) >> PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_LSB)
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_SET(x)                      (((0 | (x)) << PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_LSB) & PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_MASK)
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_RESET                       0
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_MSB                    7
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_LSB                    0
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_MASK                   0x000000ff
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_GET(x)                 (((x) & PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_MASK) >> PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_LSB)
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_SET(x)                 (((0 | (x)) << PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_LSB) & PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_MASK)
#define PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_RESET                  0
#define PHY_BB_TX_TIMING_2_ADDRESS                                       0xa25c
#define PHY_BB_TX_TIMING_2_HW_MASK                                       0xffffffff
#define PHY_BB_TX_TIMING_2_SW_MASK                                       0xffffffff
#define PHY_BB_TX_TIMING_2_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_TX_TIMING_2_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_TX_TIMING_2_RSTMASK                                       0x00000000
#define PHY_BB_TX_TIMING_2_RESET                                         0x00000000

// 0xa260 (BB_TX_TIMING_3)
#define PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_MSB                          31
#define PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_LSB                          24
#define PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_MASK                         0xff000000
#define PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_GET(x)                       (((x) & PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_MASK) >> PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_LSB)
#define PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_SET(x)                       (((0 | (x)) << PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_LSB) & PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_MASK)
#define PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_RESET                        0
#define PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_MSB                        23
#define PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_LSB                        16
#define PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_MASK                       0x00ff0000
#define PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_GET(x)                     (((x) & PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_MASK) >> PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_LSB)
#define PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_SET(x)                     (((0 | (x)) << PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_LSB) & PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_MASK)
#define PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_RESET                      0
#define PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_MSB                15
#define PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_LSB                8
#define PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_MASK               0x0000ff00
#define PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_GET(x)             (((x) & PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_MASK) >> PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_LSB)
#define PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_SET(x)             (((0 | (x)) << PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_LSB) & PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_MASK)
#define PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_RESET              0
#define PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_MSB                         7
#define PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_LSB                         0
#define PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_MASK                        0x000000ff
#define PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_GET(x)                      (((x) & PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_MASK) >> PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_LSB)
#define PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_SET(x)                      (((0 | (x)) << PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_LSB) & PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_MASK)
#define PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_RESET                       0
#define PHY_BB_TX_TIMING_3_ADDRESS                                       0xa260
#define PHY_BB_TX_TIMING_3_HW_MASK                                       0xffffffff
#define PHY_BB_TX_TIMING_3_SW_MASK                                       0xffffffff
#define PHY_BB_TX_TIMING_3_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_TX_TIMING_3_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_TX_TIMING_3_RSTMASK                                       0x00000000
#define PHY_BB_TX_TIMING_3_RESET                                         0x00000000

// 0xa264 (BB_XPA_TIMING_CONTROL)
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_MSB                 31
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_LSB                 24
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_MASK                0xff000000
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_GET(x)              (((x) & PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_MASK) >> PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_LSB)
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_SET(x)              (((0 | (x)) << PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_LSB) & PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_MASK)
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_RESET               0
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_MSB                 23
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_LSB                 16
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_MASK                0x00ff0000
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_GET(x)              (((x) & PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_MASK) >> PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_LSB)
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_SET(x)              (((0 | (x)) << PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_LSB) & PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_MASK)
#define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_RESET               0
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_MSB                15
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_LSB                8
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_MASK               0x0000ff00
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_GET(x)             (((x) & PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_MASK) >> PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_LSB)
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_SET(x)             (((0 | (x)) << PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_LSB) & PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_MASK)
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_RESET              0
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_MSB                7
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_LSB                0
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_MASK               0x000000ff
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_GET(x)             (((x) & PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_MASK) >> PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_LSB)
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_SET(x)             (((0 | (x)) << PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_LSB) & PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_MASK)
#define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_RESET              0
#define PHY_BB_XPA_TIMING_CONTROL_ADDRESS                                0xa264
#define PHY_BB_XPA_TIMING_CONTROL_HW_MASK                                0xffffffff
#define PHY_BB_XPA_TIMING_CONTROL_SW_MASK                                0xffffffff
#define PHY_BB_XPA_TIMING_CONTROL_HW_WRITE_MASK                          0x00000000
#define PHY_BB_XPA_TIMING_CONTROL_SW_WRITE_MASK                          0xffffffff
#define PHY_BB_XPA_TIMING_CONTROL_RSTMASK                                0x00000000
#define PHY_BB_XPA_TIMING_CONTROL_RESET                                  0x00000000

// 0xa268 (BB_WARM_TX)
#define PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_MSB                        8
#define PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_LSB                        1
#define PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_MASK                       0x000001fe
#define PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_GET(x)                     (((x) & PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_MASK) >> PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_LSB)
#define PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_SET(x)                     (((0 | (x)) << PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_LSB) & PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_MASK)
#define PHY_BB_WARM_TX_NUM_EXTRA_LSTF_SAMPLES_RESET                      0
#define PHY_BB_WARM_TX_ENABLE_WARM_TX_MSB                                0
#define PHY_BB_WARM_TX_ENABLE_WARM_TX_LSB                                0
#define PHY_BB_WARM_TX_ENABLE_WARM_TX_MASK                               0x00000001
#define PHY_BB_WARM_TX_ENABLE_WARM_TX_GET(x)                             (((x) & PHY_BB_WARM_TX_ENABLE_WARM_TX_MASK) >> PHY_BB_WARM_TX_ENABLE_WARM_TX_LSB)
#define PHY_BB_WARM_TX_ENABLE_WARM_TX_SET(x)                             (((0 | (x)) << PHY_BB_WARM_TX_ENABLE_WARM_TX_LSB) & PHY_BB_WARM_TX_ENABLE_WARM_TX_MASK)
#define PHY_BB_WARM_TX_ENABLE_WARM_TX_RESET                              0
#define PHY_BB_WARM_TX_ADDRESS                                           0xa268
#define PHY_BB_WARM_TX_HW_MASK                                           0x000001ff
#define PHY_BB_WARM_TX_SW_MASK                                           0x000001ff
#define PHY_BB_WARM_TX_HW_WRITE_MASK                                     0x00000000
#define PHY_BB_WARM_TX_SW_WRITE_MASK                                     0x000001ff
#define PHY_BB_WARM_TX_RSTMASK                                           0xffffffff
#define PHY_BB_WARM_TX_RESET                                             0x00000000

// 0xa280 (BB_MISC_PA_CONTROL)
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_MSB                           3
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_LSB                           3
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_MASK                          0x00000008
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_GET(x)                        (((x) & PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_MASK) >> PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_LSB)
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_SET(x)                        (((0 | (x)) << PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_LSB) & PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_MASK)
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_RESET                         0
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_MSB                           2
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_LSB                           2
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_MASK                          0x00000004
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_GET(x)                        (((x) & PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_MASK) >> PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_LSB)
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_SET(x)                        (((0 | (x)) << PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_LSB) & PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_MASK)
#define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_RESET                         0
#define PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_MSB                      1
#define PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_LSB                      1
#define PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_MASK                     0x00000002
#define PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_GET(x)                   (((x) & PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_MASK) >> PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_LSB)
#define PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_SET(x)                   (((0 | (x)) << PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_LSB) & PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_MASK)
#define PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_RESET                    1
#define PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_MSB                      0
#define PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_LSB                      0
#define PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_MASK                     0x00000001
#define PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_GET(x)                   (((x) & PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_MASK) >> PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_LSB)
#define PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_SET(x)                   (((0 | (x)) << PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_LSB) & PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_MASK)
#define PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_RESET                    1
#define PHY_BB_MISC_PA_CONTROL_ADDRESS                                   0xa280
#define PHY_BB_MISC_PA_CONTROL_HW_MASK                                   0x0000000f
#define PHY_BB_MISC_PA_CONTROL_SW_MASK                                   0x0000000f
#define PHY_BB_MISC_PA_CONTROL_HW_WRITE_MASK                             0x00000000
#define PHY_BB_MISC_PA_CONTROL_SW_WRITE_MASK                             0x0000000f
#define PHY_BB_MISC_PA_CONTROL_RSTMASK                                   0xffffffff
#define PHY_BB_MISC_PA_CONTROL_RESET                                     0x00000003

// 0xa284 (BB_SWITCH_TABLE_CHN_B0)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_MSB                  11
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_LSB                  10
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_MASK                 0x00000c00
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_GET(x)               (((x) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_SET(x)               (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_LSB) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_RESET                0
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_MSB               9
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_LSB               8
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_MASK              0x00000300
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_GET(x)            (((x) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_SET(x)            (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_LSB) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_RESET             0
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_MSB                7
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_LSB                6
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_MASK               0x000000c0
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_GET(x)             (((x) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_SET(x)             (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_LSB) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_RESET              0
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_MSB                  5
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_LSB                  4
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_MASK                 0x00000030
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_GET(x)               (((x) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_SET(x)               (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_LSB) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_RESET                0
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_MSB                  3
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_LSB                  2
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_MASK                 0x0000000c
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_GET(x)               (((x) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_SET(x)               (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_LSB) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_RESET                0
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_MSB               1
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_LSB               0
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_MASK              0x00000003
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_GET(x)            (((x) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_SET(x)            (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_LSB) & PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_RESET             0
#define PHY_BB_SWITCH_TABLE_CHN_B0_ADDRESS                               0xa284
#define PHY_BB_SWITCH_TABLE_CHN_B0_HW_MASK                               0x00000fff
#define PHY_BB_SWITCH_TABLE_CHN_B0_SW_MASK                               0x00000fff
#define PHY_BB_SWITCH_TABLE_CHN_B0_HW_WRITE_MASK                         0x00000000
#define PHY_BB_SWITCH_TABLE_CHN_B0_SW_WRITE_MASK                         0x00000fff
#define PHY_BB_SWITCH_TABLE_CHN_B0_RSTMASK                               0xffffffff
#define PHY_BB_SWITCH_TABLE_CHN_B0_RESET                                 0x00000000

// 0xa288 (BB_SWITCH_TABLE_COM1)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_MSB            23
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_LSB            20
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_MASK           0x00f00000
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_GET(x)         (((x) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_MASK) >> PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_LSB)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_SET(x)         (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_LSB) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_MASK)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_TX_1CHN_RESET          0
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_MSB           19
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_LSB           16
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_MASK          0x000f0000
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_GET(x)        (((x) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_MASK) >> PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_LSB)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_SET(x)        (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_LSB) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_MASK)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_ALT_RESET         10
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_MSB                  15
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_LSB                  12
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_MASK                 0x0000f000
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_GET(x)               (((x) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_MASK) >> PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_LSB)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_SET(x)               (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_LSB) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_MASK)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_RESET                0
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_MSB                 11
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_LSB                 8
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_MASK                0x00000f00
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_GET(x)              (((x) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_MASK) >> PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_LSB)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_SET(x)              (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_LSB) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_MASK)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_RESET               0
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_MSB                 7
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_LSB                 4
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_MASK                0x000000f0
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_GET(x)              (((x) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_MASK) >> PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_LSB)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_SET(x)              (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_LSB) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_MASK)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_RESET               0
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_MSB               3
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_LSB               0
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_MASK              0x0000000f
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_GET(x)            (((x) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_MASK) >> PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_LSB)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_SET(x)            (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_LSB) & PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_MASK)
#define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_RESET             0
#define PHY_BB_SWITCH_TABLE_COM1_ADDRESS                                 0xa288
#define PHY_BB_SWITCH_TABLE_COM1_HW_MASK                                 0x00ffffff
#define PHY_BB_SWITCH_TABLE_COM1_SW_MASK                                 0x00ffffff
#define PHY_BB_SWITCH_TABLE_COM1_HW_WRITE_MASK                           0x00000000
#define PHY_BB_SWITCH_TABLE_COM1_SW_WRITE_MASK                           0x00ffffff
#define PHY_BB_SWITCH_TABLE_COM1_RSTMASK                                 0xffffffff
#define PHY_BB_SWITCH_TABLE_COM1_RESET                                   0x000a0000

// 0xa28c (BB_SWITCH_TABLE_COM2)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_MSB               19
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_LSB               16
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_MASK              0x000f0000
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_GET(x)            (((x) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_MASK) >> PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_LSB)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_SET(x)            (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_LSB) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_MASK)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA12_RESET             0
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_MSB              15
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_LSB              12
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_MASK             0x0000f000
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_GET(x)           (((x) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_MASK) >> PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_LSB)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_SET(x)           (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_LSB) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_MASK)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L2_RESET            0
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_MSB              11
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_LSB              8
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_MASK             0x00000f00
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_GET(x)           (((x) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_MASK) >> PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_LSB)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_SET(x)           (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_LSB) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_MASK)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L2_RESET            0
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_MSB              7
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_LSB              4
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_MASK             0x000000f0
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_GET(x)           (((x) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_MASK) >> PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_LSB)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_SET(x)           (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_LSB) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_MASK)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2L1_RESET            0
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_MSB              3
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_LSB              0
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_MASK             0x0000000f
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_GET(x)           (((x) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_MASK) >> PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_LSB)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_SET(x)           (((0 | (x)) << PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_LSB) & PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_MASK)
#define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1L1_RESET            0
#define PHY_BB_SWITCH_TABLE_COM2_ADDRESS                                 0xa28c
#define PHY_BB_SWITCH_TABLE_COM2_HW_MASK                                 0x000fffff
#define PHY_BB_SWITCH_TABLE_COM2_SW_MASK                                 0x000fffff
#define PHY_BB_SWITCH_TABLE_COM2_HW_WRITE_MASK                           0x00000000
#define PHY_BB_SWITCH_TABLE_COM2_SW_WRITE_MASK                           0x000fffff
#define PHY_BB_SWITCH_TABLE_COM2_RSTMASK                                 0xffffffff
#define PHY_BB_SWITCH_TABLE_COM2_RESET                                   0x00000000

// 0xa2a0 (BB_MULTICHAIN_ENABLE)
#define PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_MSB                       2
#define PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_LSB                       0
#define PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_MASK                      0x00000007
#define PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_GET(x)                    (((x) & PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_MASK) >> PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_LSB)
#define PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_SET(x)                    (((0 | (x)) << PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_LSB) & PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_MASK)
#define PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_RESET                     1
#define PHY_BB_MULTICHAIN_ENABLE_ADDRESS                                 0xa2a0
#define PHY_BB_MULTICHAIN_ENABLE_HW_MASK                                 0x00000007
#define PHY_BB_MULTICHAIN_ENABLE_SW_MASK                                 0x00000007
#define PHY_BB_MULTICHAIN_ENABLE_HW_WRITE_MASK                           0x00000000
#define PHY_BB_MULTICHAIN_ENABLE_SW_WRITE_MASK                           0x00000007
#define PHY_BB_MULTICHAIN_ENABLE_RSTMASK                                 0xffffffff
#define PHY_BB_MULTICHAIN_ENABLE_RESET                                   0x00000001

// 0xa2c0 (BB_CAL_CHAIN_MASK)
#define PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_MSB                         2
#define PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_LSB                         0
#define PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_MASK                        0x00000007
#define PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_GET(x)                      (((x) & PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_MASK) >> PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_LSB)
#define PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_SET(x)                      (((0 | (x)) << PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_LSB) & PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_MASK)
#define PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_RESET                       7
#define PHY_BB_CAL_CHAIN_MASK_ADDRESS                                    0xa2c0
#define PHY_BB_CAL_CHAIN_MASK_HW_MASK                                    0x00000007
#define PHY_BB_CAL_CHAIN_MASK_SW_MASK                                    0x00000007
#define PHY_BB_CAL_CHAIN_MASK_HW_WRITE_MASK                              0x00000000
#define PHY_BB_CAL_CHAIN_MASK_SW_WRITE_MASK                              0x00000007
#define PHY_BB_CAL_CHAIN_MASK_RSTMASK                                    0xffffffff
#define PHY_BB_CAL_CHAIN_MASK_RESET                                      0x00000007

// 0xa2c4 (BB_AGC_CONTROL)
#define PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_MSB                          20
#define PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_LSB                          20
#define PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_MASK                         0x00100000
#define PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_GET(x)                       (((x) & PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_MASK) >> PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_LSB)
#define PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_SET(x)                       (((0 | (x)) << PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_LSB) & PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_MASK)
#define PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_RESET                        0
#define PHY_BB_AGC_CONTROL_CLC_SUCCESS_MSB                               19
#define PHY_BB_AGC_CONTROL_CLC_SUCCESS_LSB                               19
#define PHY_BB_AGC_CONTROL_CLC_SUCCESS_MASK                              0x00080000
#define PHY_BB_AGC_CONTROL_CLC_SUCCESS_GET(x)                            (((x) & PHY_BB_AGC_CONTROL_CLC_SUCCESS_MASK) >> PHY_BB_AGC_CONTROL_CLC_SUCCESS_LSB)
#define PHY_BB_AGC_CONTROL_CLC_SUCCESS_SET(x)                            (((0 | (x)) << PHY_BB_AGC_CONTROL_CLC_SUCCESS_LSB) & PHY_BB_AGC_CONTROL_CLC_SUCCESS_MASK)
#define PHY_BB_AGC_CONTROL_CLC_SUCCESS_RESET                             0
#define PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_MSB                        18
#define PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_LSB                        18
#define PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_MASK                       0x00040000
#define PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_GET(x)                     (((x) & PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_MASK) >> PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_LSB)
#define PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_SET(x)                     (((0 | (x)) << PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_LSB) & PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_MASK)
#define PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_RESET                      1
#define PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_MSB                      17
#define PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_LSB                      17
#define PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_MASK                     0x00020000
#define PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_GET(x)                   (((x) & PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_MASK) >> PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_LSB)
#define PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_SET(x)                   (((0 | (x)) << PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_LSB) & PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_MASK)
#define PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_RESET                    0
#define PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_MSB                           16
#define PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_LSB                           16
#define PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_MASK                          0x00010000
#define PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_GET(x)                        (((x) & PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_MASK) >> PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_LSB)
#define PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_SET(x)                        (((0 | (x)) << PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_LSB) & PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_MASK)
#define PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_RESET                         0
#define PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_MSB                         15
#define PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_LSB                         15
#define PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_MASK                        0x00008000
#define PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_GET(x)                      (((x) & PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_MASK) >> PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_LSB)
#define PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_SET(x)                      (((0 | (x)) << PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_LSB) & PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_MASK)
#define PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_RESET                       1
#define PHY_BB_AGC_CONTROL_CAL_ENABLE_MSB                                11
#define PHY_BB_AGC_CONTROL_CAL_ENABLE_LSB                                11
#define PHY_BB_AGC_CONTROL_CAL_ENABLE_MASK                               0x00000800
#define PHY_BB_AGC_CONTROL_CAL_ENABLE_GET(x)                             (((x) & PHY_BB_AGC_CONTROL_CAL_ENABLE_MASK) >> PHY_BB_AGC_CONTROL_CAL_ENABLE_LSB)
#define PHY_BB_AGC_CONTROL_CAL_ENABLE_SET(x)                             (((0 | (x)) << PHY_BB_AGC_CONTROL_CAL_ENABLE_LSB) & PHY_BB_AGC_CONTROL_CAL_ENABLE_MASK)
#define PHY_BB_AGC_CONTROL_CAL_ENABLE_RESET                              0
#define PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_MSB                       10
#define PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_LSB                       10
#define PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_MASK                      0x00000400
#define PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_GET(x)                    (((x) & PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_MASK) >> PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_LSB)
#define PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_SET(x)                    (((0 | (x)) << PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_LSB) & PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_MASK)
#define PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_RESET                     0
#define PHY_BB_AGC_CONTROL_YCOK_MAX_MSB                                  9
#define PHY_BB_AGC_CONTROL_YCOK_MAX_LSB                                  6
#define PHY_BB_AGC_CONTROL_YCOK_MAX_MASK                                 0x000003c0
#define PHY_BB_AGC_CONTROL_YCOK_MAX_GET(x)                               (((x) & PHY_BB_AGC_CONTROL_YCOK_MAX_MASK) >> PHY_BB_AGC_CONTROL_YCOK_MAX_LSB)
#define PHY_BB_AGC_CONTROL_YCOK_MAX_SET(x)                               (((0 | (x)) << PHY_BB_AGC_CONTROL_YCOK_MAX_LSB) & PHY_BB_AGC_CONTROL_YCOK_MAX_MASK)
#define PHY_BB_AGC_CONTROL_YCOK_MAX_RESET                                0
#define PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_MSB                       5
#define PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_LSB                       3
#define PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_MASK                      0x00000038
#define PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_GET(x)                    (((x) & PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_MASK) >> PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_LSB)
#define PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_SET(x)                    (((0 | (x)) << PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_LSB) & PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_MASK)
#define PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_RESET                     0
#define PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_MSB                             1
#define PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_LSB                             1
#define PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_MASK                            0x00000002
#define PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_GET(x)                          (((x) & PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_MASK) >> PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_LSB)
#define PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_SET(x)                          (((0 | (x)) << PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_LSB) & PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_MASK)
#define PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_RESET                           0
#define PHY_BB_AGC_CONTROL_DO_CALIBRATE_MSB                              0
#define PHY_BB_AGC_CONTROL_DO_CALIBRATE_LSB                              0
#define PHY_BB_AGC_CONTROL_DO_CALIBRATE_MASK                             0x00000001
#define PHY_BB_AGC_CONTROL_DO_CALIBRATE_GET(x)                           (((x) & PHY_BB_AGC_CONTROL_DO_CALIBRATE_MASK) >> PHY_BB_AGC_CONTROL_DO_CALIBRATE_LSB)
#define PHY_BB_AGC_CONTROL_DO_CALIBRATE_SET(x)                           (((0 | (x)) << PHY_BB_AGC_CONTROL_DO_CALIBRATE_LSB) & PHY_BB_AGC_CONTROL_DO_CALIBRATE_MASK)
#define PHY_BB_AGC_CONTROL_DO_CALIBRATE_RESET                            0
#define PHY_BB_AGC_CONTROL_ADDRESS                                       0xa2c4
#define PHY_BB_AGC_CONTROL_HW_MASK                                       0x001f8ffb
#define PHY_BB_AGC_CONTROL_SW_MASK                                       0x001f8ffb
#define PHY_BB_AGC_CONTROL_HW_WRITE_MASK                                 0x00080000
#define PHY_BB_AGC_CONTROL_SW_WRITE_MASK                                 0x00178ffb
#define PHY_BB_AGC_CONTROL_RSTMASK                                       0xfffffc07
#define PHY_BB_AGC_CONTROL_RESET                                         0x00048000

// 0xa2c8 (BB_IQ_ADC_CAL_MODE)
#define PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_MSB                        2
#define PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_LSB                        2
#define PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_MASK                       0x00000004
#define PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_GET(x)                     (((x) & PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_MASK) >> PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_LSB)
#define PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_SET(x)                     (((0 | (x)) << PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_LSB) & PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_MASK)
#define PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_RESET                      0
#define PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_MSB                   1
#define PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_LSB                   0
#define PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_MASK                  0x00000003
#define PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_GET(x)                (((x) & PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_MASK) >> PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_LSB)
#define PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_SET(x)                (((0 | (x)) << PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_LSB) & PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_MASK)
#define PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_RESET                 0
#define PHY_BB_IQ_ADC_CAL_MODE_ADDRESS                                   0xa2c8
#define PHY_BB_IQ_ADC_CAL_MODE_HW_MASK                                   0x00000007
#define PHY_BB_IQ_ADC_CAL_MODE_SW_MASK                                   0x00000007
#define PHY_BB_IQ_ADC_CAL_MODE_HW_WRITE_MASK                             0x00000000
#define PHY_BB_IQ_ADC_CAL_MODE_SW_WRITE_MASK                             0x00000007
#define PHY_BB_IQ_ADC_CAL_MODE_RSTMASK                                   0xffffffff
#define PHY_BB_IQ_ADC_CAL_MODE_RESET                                     0x00000000

// 0xa2cc (BB_FCAL_1)
#define PHY_BB_FCAL_1_FLC_SB_ATTEN_MSB                                   29
#define PHY_BB_FCAL_1_FLC_SB_ATTEN_LSB                                   25
#define PHY_BB_FCAL_1_FLC_SB_ATTEN_MASK                                  0x3e000000
#define PHY_BB_FCAL_1_FLC_SB_ATTEN_GET(x)                                (((x) & PHY_BB_FCAL_1_FLC_SB_ATTEN_MASK) >> PHY_BB_FCAL_1_FLC_SB_ATTEN_LSB)
#define PHY_BB_FCAL_1_FLC_SB_ATTEN_SET(x)                                (((0 | (x)) << PHY_BB_FCAL_1_FLC_SB_ATTEN_LSB) & PHY_BB_FCAL_1_FLC_SB_ATTEN_MASK)
#define PHY_BB_FCAL_1_FLC_SB_ATTEN_RESET                                 12
#define PHY_BB_FCAL_1_FLC_PB_ATTEN_MSB                                   24
#define PHY_BB_FCAL_1_FLC_PB_ATTEN_LSB                                   20
#define PHY_BB_FCAL_1_FLC_PB_ATTEN_MASK                                  0x01f00000
#define PHY_BB_FCAL_1_FLC_PB_ATTEN_GET(x)                                (((x) & PHY_BB_FCAL_1_FLC_PB_ATTEN_MASK) >> PHY_BB_FCAL_1_FLC_PB_ATTEN_LSB)
#define PHY_BB_FCAL_1_FLC_PB_ATTEN_SET(x)                                (((0 | (x)) << PHY_BB_FCAL_1_FLC_PB_ATTEN_LSB) & PHY_BB_FCAL_1_FLC_PB_ATTEN_MASK)
#define PHY_BB_FCAL_1_FLC_PB_ATTEN_RESET                                 12
#define PHY_BB_FCAL_1_FLC_SB_FSTEP_MSB                                   19
#define PHY_BB_FCAL_1_FLC_SB_FSTEP_LSB                                   10
#define PHY_BB_FCAL_1_FLC_SB_FSTEP_MASK                                  0x000ffc00
#define PHY_BB_FCAL_1_FLC_SB_FSTEP_GET(x)                                (((x) & PHY_BB_FCAL_1_FLC_SB_FSTEP_MASK) >> PHY_BB_FCAL_1_FLC_SB_FSTEP_LSB)
#define PHY_BB_FCAL_1_FLC_SB_FSTEP_SET(x)                                (((0 | (x)) << PHY_BB_FCAL_1_FLC_SB_FSTEP_LSB) & PHY_BB_FCAL_1_FLC_SB_FSTEP_MASK)
#define PHY_BB_FCAL_1_FLC_SB_FSTEP_RESET                                 269
#define PHY_BB_FCAL_1_FLC_PB_FSTEP_MSB                                   9
#define PHY_BB_FCAL_1_FLC_PB_FSTEP_LSB                                   0
#define PHY_BB_FCAL_1_FLC_PB_FSTEP_MASK                                  0x000003ff
#define PHY_BB_FCAL_1_FLC_PB_FSTEP_GET(x)                                (((x) & PHY_BB_FCAL_1_FLC_PB_FSTEP_MASK) >> PHY_BB_FCAL_1_FLC_PB_FSTEP_LSB)
#define PHY_BB_FCAL_1_FLC_PB_FSTEP_SET(x)                                (((0 | (x)) << PHY_BB_FCAL_1_FLC_PB_FSTEP_LSB) & PHY_BB_FCAL_1_FLC_PB_FSTEP_MASK)
#define PHY_BB_FCAL_1_FLC_PB_FSTEP_RESET                                 51
#define PHY_BB_FCAL_1_ADDRESS                                            0xa2cc
#define PHY_BB_FCAL_1_HW_MASK                                            0x3fffffff
#define PHY_BB_FCAL_1_SW_MASK                                            0x3fffffff
#define PHY_BB_FCAL_1_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_FCAL_1_SW_WRITE_MASK                                      0x3fffffff
#define PHY_BB_FCAL_1_RSTMASK                                            0xffffffff
#define PHY_BB_FCAL_1_RESET                                              0x18c43433

// 0xa2d0 (BB_FCAL_2_B0)
#define PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_MSB                        24
#define PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_LSB                        20
#define PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_MASK                       0x01f00000
#define PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_GET(x)                     (((x) & PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_MASK) >> PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_LSB)
#define PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_SET(x)                     (((0 | (x)) << PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_LSB) & PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_MASK)
#define PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_RESET                      0
#define PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_MSB                                18
#define PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_LSB                                16
#define PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_MASK                               0x00070000
#define PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_GET(x)                             (((x) & PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_MASK) >> PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_LSB)
#define PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_SET(x)                             (((0 | (x)) << PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_LSB) & PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_MASK)
#define PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_RESET                              3
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_MSB                              15
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_LSB                              15
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_MASK                             0x00008000
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_GET(x)                           (((x) & PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_MASK) >> PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_LSB)
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_SET(x)                           (((0 | (x)) << PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_LSB) & PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_MASK)
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_RESET                            0
#define PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_MSB                               14
#define PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_LSB                               13
#define PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_MASK                              0x00006000
#define PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_GET(x)                            (((x) & PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_MASK) >> PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_LSB)
#define PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_SET(x)                            (((0 | (x)) << PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_LSB) & PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_MASK)
#define PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_RESET                             0
#define PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_MSB                               12
#define PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_LSB                               10
#define PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_MASK                              0x00001c00
#define PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_GET(x)                            (((x) & PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_MASK) >> PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_LSB)
#define PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_SET(x)                            (((0 | (x)) << PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_LSB) & PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_MASK)
#define PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_RESET                             0
#define PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_MSB                              9
#define PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_LSB                              8
#define PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_MASK                             0x00000300
#define PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_GET(x)                           (((x) & PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_MASK) >> PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_LSB)
#define PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_SET(x)                           (((0 | (x)) << PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_LSB) & PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_MASK)
#define PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_RESET                            0
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_MSB                            7
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_LSB                            3
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_MASK                           0x000000f8
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_GET(x)                         (((x) & PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_MASK) >> PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_LSB)
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_SET(x)                         (((0 | (x)) << PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_LSB) & PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_MASK)
#define PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_RESET                          15
#define PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_MSB                              2
#define PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_LSB                              0
#define PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_MASK                             0x00000007
#define PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_GET(x)                           (((x) & PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_MASK) >> PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_LSB)
#define PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_SET(x)                           (((0 | (x)) << PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_LSB) & PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_MASK)
#define PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_RESET                            1
#define PHY_BB_FCAL_2_B0_ADDRESS                                         0xa2d0
#define PHY_BB_FCAL_2_B0_HW_MASK                                         0x01f7ffff
#define PHY_BB_FCAL_2_B0_SW_MASK                                         0x01f7ffff
#define PHY_BB_FCAL_2_B0_HW_WRITE_MASK                                   0x01f00000
#define PHY_BB_FCAL_2_B0_SW_WRITE_MASK                                   0x0007ffff
#define PHY_BB_FCAL_2_B0_RSTMASK                                         0xfe0fffff
#define PHY_BB_FCAL_2_B0_RESET                                           0x00030079

// 0xa2d4 (BB_DFT_TONE_CTRL_B0)
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_MSB                  12
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_LSB                  4
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_MASK                 0x00001ff0
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_GET(x)               (((x) & PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_MASK) >> PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_LSB)
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_SET(x)               (((0 | (x)) << PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_LSB) & PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_MASK)
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_RESET                0
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_MSB                   3
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_LSB                   2
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_MASK                  0x0000000c
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_GET(x)                (((x) & PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_MASK) >> PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_LSB)
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_SET(x)                (((0 | (x)) << PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_LSB) & PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_MASK)
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_RESET                 0
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_MSB                        0
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_LSB                        0
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_MASK                       0x00000001
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_GET(x)                     (((x) & PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_MASK) >> PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_LSB)
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_SET(x)                     (((0 | (x)) << PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_LSB) & PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_MASK)
#define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_RESET                      0
#define PHY_BB_DFT_TONE_CTRL_B0_ADDRESS                                  0xa2d4
#define PHY_BB_DFT_TONE_CTRL_B0_HW_MASK                                  0x00001ffd
#define PHY_BB_DFT_TONE_CTRL_B0_SW_MASK                                  0x00001ffd
#define PHY_BB_DFT_TONE_CTRL_B0_HW_WRITE_MASK                            0x00000000
#define PHY_BB_DFT_TONE_CTRL_B0_SW_WRITE_MASK                            0x00001ffd
#define PHY_BB_DFT_TONE_CTRL_B0_RSTMASK                                  0xffffffff
#define PHY_BB_DFT_TONE_CTRL_B0_RESET                                    0x00000000

// 0xa2d8 (BB_CL_CAL_CTRL)
#define PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_MSB                             31
#define PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_LSB                             31
#define PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_MASK                            0x80000000
#define PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_GET(x)                          (((x) & PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_MASK) >> PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_LSB)
#define PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_SET(x)                          (((0 | (x)) << PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_LSB) & PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_MASK)
#define PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_RESET                           0
#define PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_MSB                     30
#define PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_LSB                     30
#define PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_MASK                    0x40000000
#define PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_GET(x)                  (((x) & PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_MASK) >> PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_LSB)
#define PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_SET(x)                  (((0 | (x)) << PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_LSB) & PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_MASK)
#define PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_RESET                   0
#define PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_MSB                              29
#define PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_LSB                              22
#define PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_MASK                             0x3fc00000
#define PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_GET(x)                           (((x) & PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_MASK) >> PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_LSB)
#define PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_SET(x)                           (((0 | (x)) << PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_LSB) & PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_MASK)
#define PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_RESET                            0
#define PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_MSB                        21
#define PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_LSB                        16
#define PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_MASK                       0x003f0000
#define PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_GET(x)                     (((x) & PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_MASK) >> PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_LSB)
#define PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_SET(x)                     (((0 | (x)) << PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_LSB) & PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_MASK)
#define PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_RESET                      25
#define PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_MSB                      15
#define PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_LSB                      8
#define PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_MASK                     0x0000ff00
#define PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_GET(x)                   (((x) & PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_MASK) >> PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_LSB)
#define PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_SET(x)                   (((0 | (x)) << PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_LSB) & PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_MASK)
#define PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_RESET                    0
#define PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_MSB                      7
#define PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_LSB                      4
#define PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_MASK                     0x000000f0
#define PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_GET(x)                   (((x) & PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_MASK) >> PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_LSB)
#define PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_SET(x)                   (((0 | (x)) << PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_LSB) & PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_MASK)
#define PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_RESET                    0
#define PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_MSB                         3
#define PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_LSB                         2
#define PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_MASK                        0x0000000c
#define PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_GET(x)                      (((x) & PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_MASK) >> PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_LSB)
#define PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_SET(x)                      (((0 | (x)) << PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_LSB) & PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_MASK)
#define PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_RESET                       0
#define PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_MSB                       1
#define PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_LSB                       1
#define PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_MASK                      0x00000002
#define PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_GET(x)                    (((x) & PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_MASK) >> PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_LSB)
#define PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_SET(x)                    (((0 | (x)) << PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_LSB) & PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_MASK)
#define PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_RESET                     0
#define PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_MSB                       0
#define PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_LSB                       0
#define PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_MASK                      0x00000001
#define PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_GET(x)                    (((x) & PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_MASK) >> PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_LSB)
#define PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_SET(x)                    (((0 | (x)) << PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_LSB) & PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_MASK)
#define PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_RESET                     0
#define PHY_BB_CL_CAL_CTRL_ADDRESS                                       0xa2d8
#define PHY_BB_CL_CAL_CTRL_HW_MASK                                       0xffffffff
#define PHY_BB_CL_CAL_CTRL_SW_MASK                                       0xffffffff
#define PHY_BB_CL_CAL_CTRL_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_CL_CAL_CTRL_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_CAL_CTRL_RSTMASK                                       0x003f00f3
#define PHY_BB_CL_CAL_CTRL_RESET                                         0x00190000

// 0xa2dc (BB_CL_MAP_0_B0)
#define PHY_BB_CL_MAP_0_B0_CL_MAP_0_MSB                                  31
#define PHY_BB_CL_MAP_0_B0_CL_MAP_0_LSB                                  0
#define PHY_BB_CL_MAP_0_B0_CL_MAP_0_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_0_B0_CL_MAP_0_GET(x)                               (((x) & PHY_BB_CL_MAP_0_B0_CL_MAP_0_MASK) >> PHY_BB_CL_MAP_0_B0_CL_MAP_0_LSB)
#define PHY_BB_CL_MAP_0_B0_CL_MAP_0_SET(x)                               (((0 | (x)) << PHY_BB_CL_MAP_0_B0_CL_MAP_0_LSB) & PHY_BB_CL_MAP_0_B0_CL_MAP_0_MASK)
#define PHY_BB_CL_MAP_0_B0_CL_MAP_0_RESET                                0
#define PHY_BB_CL_MAP_0_B0_ADDRESS                                       0xa2dc
#define PHY_BB_CL_MAP_0_B0_HW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_0_B0_SW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_0_B0_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_0_B0_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_0_B0_RSTMASK                                       0x00000000
#define PHY_BB_CL_MAP_0_B0_RESET                                         0x00000000

// 0xa2e0 (BB_CL_MAP_1_B0)
#define PHY_BB_CL_MAP_1_B0_CL_MAP_1_MSB                                  31
#define PHY_BB_CL_MAP_1_B0_CL_MAP_1_LSB                                  0
#define PHY_BB_CL_MAP_1_B0_CL_MAP_1_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_1_B0_CL_MAP_1_GET(x)                               (((x) & PHY_BB_CL_MAP_1_B0_CL_MAP_1_MASK) >> PHY_BB_CL_MAP_1_B0_CL_MAP_1_LSB)
#define PHY_BB_CL_MAP_1_B0_CL_MAP_1_SET(x)                               (((0 | (x)) << PHY_BB_CL_MAP_1_B0_CL_MAP_1_LSB) & PHY_BB_CL_MAP_1_B0_CL_MAP_1_MASK)
#define PHY_BB_CL_MAP_1_B0_CL_MAP_1_RESET                                0
#define PHY_BB_CL_MAP_1_B0_ADDRESS                                       0xa2e0
#define PHY_BB_CL_MAP_1_B0_HW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_1_B0_SW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_1_B0_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_1_B0_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_1_B0_RSTMASK                                       0x00000000
#define PHY_BB_CL_MAP_1_B0_RESET                                         0x00000000

// 0xa2e4 (BB_CL_MAP_2_B0)
#define PHY_BB_CL_MAP_2_B0_CL_MAP_2_MSB                                  31
#define PHY_BB_CL_MAP_2_B0_CL_MAP_2_LSB                                  0
#define PHY_BB_CL_MAP_2_B0_CL_MAP_2_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_2_B0_CL_MAP_2_GET(x)                               (((x) & PHY_BB_CL_MAP_2_B0_CL_MAP_2_MASK) >> PHY_BB_CL_MAP_2_B0_CL_MAP_2_LSB)
#define PHY_BB_CL_MAP_2_B0_CL_MAP_2_SET(x)                               (((0 | (x)) << PHY_BB_CL_MAP_2_B0_CL_MAP_2_LSB) & PHY_BB_CL_MAP_2_B0_CL_MAP_2_MASK)
#define PHY_BB_CL_MAP_2_B0_CL_MAP_2_RESET                                0
#define PHY_BB_CL_MAP_2_B0_ADDRESS                                       0xa2e4
#define PHY_BB_CL_MAP_2_B0_HW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_2_B0_SW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_2_B0_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_2_B0_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_2_B0_RSTMASK                                       0x00000000
#define PHY_BB_CL_MAP_2_B0_RESET                                         0x00000000

// 0xa2e8 (BB_CL_MAP_3_B0)
#define PHY_BB_CL_MAP_3_B0_CL_MAP_3_MSB                                  31
#define PHY_BB_CL_MAP_3_B0_CL_MAP_3_LSB                                  0
#define PHY_BB_CL_MAP_3_B0_CL_MAP_3_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_3_B0_CL_MAP_3_GET(x)                               (((x) & PHY_BB_CL_MAP_3_B0_CL_MAP_3_MASK) >> PHY_BB_CL_MAP_3_B0_CL_MAP_3_LSB)
#define PHY_BB_CL_MAP_3_B0_CL_MAP_3_SET(x)                               (((0 | (x)) << PHY_BB_CL_MAP_3_B0_CL_MAP_3_LSB) & PHY_BB_CL_MAP_3_B0_CL_MAP_3_MASK)
#define PHY_BB_CL_MAP_3_B0_CL_MAP_3_RESET                                0
#define PHY_BB_CL_MAP_3_B0_ADDRESS                                       0xa2e8
#define PHY_BB_CL_MAP_3_B0_HW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_3_B0_SW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_3_B0_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_3_B0_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_3_B0_RSTMASK                                       0x00000000
#define PHY_BB_CL_MAP_3_B0_RESET                                         0x00000000

// 0xa300 (BB_CL_TAB_B0_0)
#define PHY_BB_CL_TAB_B0_0_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B0_0_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B0_0_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B0_0_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B0_0_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B0_0_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B0_0_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B0_0_BB_GAIN_LSB) & PHY_BB_CL_TAB_B0_0_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B0_0_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B0_0_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B0_0_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B0_0_ADDRESS                                       0xa300
#define PHY_BB_CL_TAB_B0_ADDRESS                                         PHY_BB_CL_TAB_B0_0_ADDRESS
#define PHY_BB_CL_TAB_B0_0_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_0_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_0_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_0_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_0_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B0_0_RESET                                         0x00000000

// 0xa304 (BB_CL_TAB_B0_1)
#define PHY_BB_CL_TAB_B0_1_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B0_1_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B0_1_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B0_1_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B0_1_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B0_1_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B0_1_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B0_1_BB_GAIN_LSB) & PHY_BB_CL_TAB_B0_1_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B0_1_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B0_1_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B0_1_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B0_1_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B0_1_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B0_1_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B0_1_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B0_1_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B0_1_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B0_1_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B0_1_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B0_1_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B0_1_ADDRESS                                       0xa304
#define PHY_BB_CL_TAB_B0_1_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_1_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_1_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_1_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_1_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B0_1_RESET                                         0x00000000

// 0xa308 (BB_CL_TAB_B0_2)
#define PHY_BB_CL_TAB_B0_2_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B0_2_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B0_2_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B0_2_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B0_2_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B0_2_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B0_2_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B0_2_BB_GAIN_LSB) & PHY_BB_CL_TAB_B0_2_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B0_2_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B0_2_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B0_2_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B0_2_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B0_2_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B0_2_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B0_2_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B0_2_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B0_2_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B0_2_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B0_2_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B0_2_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B0_2_ADDRESS                                       0xa308
#define PHY_BB_CL_TAB_B0_2_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_2_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_2_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_2_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_2_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B0_2_RESET                                         0x00000000

// 0xa30c (BB_CL_TAB_B0_3)
#define PHY_BB_CL_TAB_B0_3_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B0_3_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B0_3_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B0_3_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B0_3_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B0_3_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B0_3_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B0_3_BB_GAIN_LSB) & PHY_BB_CL_TAB_B0_3_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B0_3_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B0_3_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B0_3_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B0_3_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B0_3_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B0_3_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B0_3_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B0_3_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B0_3_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B0_3_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B0_3_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B0_3_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B0_3_ADDRESS                                       0xa30c
#define PHY_BB_CL_TAB_B0_3_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_3_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_3_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_3_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_3_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B0_3_RESET                                         0x00000000

// 0xa310 (BB_CL_TAB_B0_4)
#define PHY_BB_CL_TAB_B0_4_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B0_4_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B0_4_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B0_4_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B0_4_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B0_4_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B0_4_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B0_4_BB_GAIN_LSB) & PHY_BB_CL_TAB_B0_4_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B0_4_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B0_4_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B0_4_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B0_4_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B0_4_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B0_4_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B0_4_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B0_4_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B0_4_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B0_4_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B0_4_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B0_4_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B0_4_ADDRESS                                       0xa310
#define PHY_BB_CL_TAB_B0_4_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_4_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_4_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_4_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_4_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B0_4_RESET                                         0x00000000

// 0xa314 (BB_CL_TAB_B0_5)
#define PHY_BB_CL_TAB_B0_5_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B0_5_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B0_5_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B0_5_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B0_5_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B0_5_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B0_5_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B0_5_BB_GAIN_LSB) & PHY_BB_CL_TAB_B0_5_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B0_5_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B0_5_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B0_5_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B0_5_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B0_5_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B0_5_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B0_5_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B0_5_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B0_5_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B0_5_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B0_5_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B0_5_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B0_5_ADDRESS                                       0xa314
#define PHY_BB_CL_TAB_B0_5_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_5_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_5_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_5_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_5_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B0_5_RESET                                         0x00000000

// 0xa318 (BB_CL_TAB_B0_6)
#define PHY_BB_CL_TAB_B0_6_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B0_6_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B0_6_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B0_6_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B0_6_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B0_6_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B0_6_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B0_6_BB_GAIN_LSB) & PHY_BB_CL_TAB_B0_6_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B0_6_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B0_6_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B0_6_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B0_6_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B0_6_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B0_6_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B0_6_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B0_6_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B0_6_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B0_6_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B0_6_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B0_6_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B0_6_ADDRESS                                       0xa318
#define PHY_BB_CL_TAB_B0_6_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_6_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_6_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_6_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_6_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B0_6_RESET                                         0x00000000

// 0xa31c (BB_CL_TAB_B0_7)
#define PHY_BB_CL_TAB_B0_7_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B0_7_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B0_7_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B0_7_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B0_7_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B0_7_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B0_7_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B0_7_BB_GAIN_LSB) & PHY_BB_CL_TAB_B0_7_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B0_7_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B0_7_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B0_7_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B0_7_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B0_7_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B0_7_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B0_7_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B0_7_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B0_7_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B0_7_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B0_7_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B0_7_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B0_7_ADDRESS                                       0xa31c
#define PHY_BB_CL_TAB_B0_7_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_7_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_7_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_7_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_7_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B0_7_RESET                                         0x00000000

// 0xa320 (BB_CL_TAB_B0_8)
#define PHY_BB_CL_TAB_B0_8_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B0_8_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B0_8_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B0_8_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B0_8_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B0_8_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B0_8_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B0_8_BB_GAIN_LSB) & PHY_BB_CL_TAB_B0_8_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B0_8_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B0_8_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B0_8_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B0_8_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B0_8_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B0_8_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B0_8_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B0_8_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B0_8_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B0_8_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B0_8_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B0_8_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B0_8_ADDRESS                                       0xa320
#define PHY_BB_CL_TAB_B0_8_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_8_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_8_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_8_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_8_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B0_8_RESET                                         0x00000000

// 0xa324 (BB_CL_TAB_B0_9)
#define PHY_BB_CL_TAB_B0_9_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B0_9_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B0_9_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B0_9_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B0_9_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B0_9_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B0_9_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B0_9_BB_GAIN_LSB) & PHY_BB_CL_TAB_B0_9_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B0_9_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B0_9_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B0_9_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B0_9_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B0_9_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B0_9_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B0_9_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B0_9_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B0_9_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B0_9_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B0_9_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B0_9_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B0_9_ADDRESS                                       0xa324
#define PHY_BB_CL_TAB_B0_9_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_9_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B0_9_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_9_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B0_9_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B0_9_RESET                                         0x00000000

// 0xa328 (BB_CL_TAB_B0_10)
#define PHY_BB_CL_TAB_B0_10_BB_GAIN_MSB                                  30
#define PHY_BB_CL_TAB_B0_10_BB_GAIN_LSB                                  27
#define PHY_BB_CL_TAB_B0_10_BB_GAIN_MASK                                 0x78000000
#define PHY_BB_CL_TAB_B0_10_BB_GAIN_GET(x)                               (((x) & PHY_BB_CL_TAB_B0_10_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B0_10_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B0_10_BB_GAIN_SET(x)                               (((0 | (x)) << PHY_BB_CL_TAB_B0_10_BB_GAIN_LSB) & PHY_BB_CL_TAB_B0_10_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B0_10_BB_GAIN_RESET                                0
#define PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_I_MSB                         26
#define PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_I_LSB                         16
#define PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_I_MASK                        0x07ff0000
#define PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_I_GET(x)                      (((x) & PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_I_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_I_RESET                       0
#define PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_Q_MSB                         15
#define PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_Q_LSB                         5
#define PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_Q_MASK                        0x0000ffe0
#define PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_Q_GET(x)                      (((x) & PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_Q_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B0_10_CARR_LK_DC_ADD_Q_RESET                       0
#define PHY_BB_CL_TAB_B0_10_CL_GAIN_MOD_MSB                              4
#define PHY_BB_CL_TAB_B0_10_CL_GAIN_MOD_LSB                              0
#define PHY_BB_CL_TAB_B0_10_CL_GAIN_MOD_MASK                             0x0000001f
#define PHY_BB_CL_TAB_B0_10_CL_GAIN_MOD_GET(x)                           (((x) & PHY_BB_CL_TAB_B0_10_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B0_10_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B0_10_CL_GAIN_MOD_SET(x)                           (((0 | (x)) << PHY_BB_CL_TAB_B0_10_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B0_10_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B0_10_CL_GAIN_MOD_RESET                            0
#define PHY_BB_CL_TAB_B0_10_ADDRESS                                      0xa328
#define PHY_BB_CL_TAB_B0_10_HW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B0_10_SW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B0_10_HW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B0_10_SW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B0_10_RSTMASK                                      0x80000000
#define PHY_BB_CL_TAB_B0_10_RESET                                        0x00000000

// 0xa32c (BB_CL_TAB_B0_11)
#define PHY_BB_CL_TAB_B0_11_BB_GAIN_MSB                                  30
#define PHY_BB_CL_TAB_B0_11_BB_GAIN_LSB                                  27
#define PHY_BB_CL_TAB_B0_11_BB_GAIN_MASK                                 0x78000000
#define PHY_BB_CL_TAB_B0_11_BB_GAIN_GET(x)                               (((x) & PHY_BB_CL_TAB_B0_11_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B0_11_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B0_11_BB_GAIN_SET(x)                               (((0 | (x)) << PHY_BB_CL_TAB_B0_11_BB_GAIN_LSB) & PHY_BB_CL_TAB_B0_11_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B0_11_BB_GAIN_RESET                                0
#define PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_I_MSB                         26
#define PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_I_LSB                         16
#define PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_I_MASK                        0x07ff0000
#define PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_I_GET(x)                      (((x) & PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_I_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_I_RESET                       0
#define PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_Q_MSB                         15
#define PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_Q_LSB                         5
#define PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_Q_MASK                        0x0000ffe0
#define PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_Q_GET(x)                      (((x) & PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_Q_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B0_11_CARR_LK_DC_ADD_Q_RESET                       0
#define PHY_BB_CL_TAB_B0_11_CL_GAIN_MOD_MSB                              4
#define PHY_BB_CL_TAB_B0_11_CL_GAIN_MOD_LSB                              0
#define PHY_BB_CL_TAB_B0_11_CL_GAIN_MOD_MASK                             0x0000001f
#define PHY_BB_CL_TAB_B0_11_CL_GAIN_MOD_GET(x)                           (((x) & PHY_BB_CL_TAB_B0_11_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B0_11_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B0_11_CL_GAIN_MOD_SET(x)                           (((0 | (x)) << PHY_BB_CL_TAB_B0_11_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B0_11_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B0_11_CL_GAIN_MOD_RESET                            0
#define PHY_BB_CL_TAB_B0_11_ADDRESS                                      0xa32c
#define PHY_BB_CL_TAB_B0_11_HW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B0_11_SW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B0_11_HW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B0_11_SW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B0_11_RSTMASK                                      0x80000000
#define PHY_BB_CL_TAB_B0_11_RESET                                        0x00000000

// 0xa330 (BB_CL_TAB_B0_12)
#define PHY_BB_CL_TAB_B0_12_BB_GAIN_MSB                                  30
#define PHY_BB_CL_TAB_B0_12_BB_GAIN_LSB                                  27
#define PHY_BB_CL_TAB_B0_12_BB_GAIN_MASK                                 0x78000000
#define PHY_BB_CL_TAB_B0_12_BB_GAIN_GET(x)                               (((x) & PHY_BB_CL_TAB_B0_12_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B0_12_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B0_12_BB_GAIN_SET(x)                               (((0 | (x)) << PHY_BB_CL_TAB_B0_12_BB_GAIN_LSB) & PHY_BB_CL_TAB_B0_12_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B0_12_BB_GAIN_RESET                                0
#define PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_I_MSB                         26
#define PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_I_LSB                         16
#define PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_I_MASK                        0x07ff0000
#define PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_I_GET(x)                      (((x) & PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_I_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_I_RESET                       0
#define PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_Q_MSB                         15
#define PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_Q_LSB                         5
#define PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_Q_MASK                        0x0000ffe0
#define PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_Q_GET(x)                      (((x) & PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_Q_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B0_12_CARR_LK_DC_ADD_Q_RESET                       0
#define PHY_BB_CL_TAB_B0_12_CL_GAIN_MOD_MSB                              4
#define PHY_BB_CL_TAB_B0_12_CL_GAIN_MOD_LSB                              0
#define PHY_BB_CL_TAB_B0_12_CL_GAIN_MOD_MASK                             0x0000001f
#define PHY_BB_CL_TAB_B0_12_CL_GAIN_MOD_GET(x)                           (((x) & PHY_BB_CL_TAB_B0_12_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B0_12_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B0_12_CL_GAIN_MOD_SET(x)                           (((0 | (x)) << PHY_BB_CL_TAB_B0_12_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B0_12_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B0_12_CL_GAIN_MOD_RESET                            0
#define PHY_BB_CL_TAB_B0_12_ADDRESS                                      0xa330
#define PHY_BB_CL_TAB_B0_12_HW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B0_12_SW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B0_12_HW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B0_12_SW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B0_12_RSTMASK                                      0x80000000
#define PHY_BB_CL_TAB_B0_12_RESET                                        0x00000000

// 0xa334 (BB_CL_TAB_B0_13)
#define PHY_BB_CL_TAB_B0_13_BB_GAIN_MSB                                  30
#define PHY_BB_CL_TAB_B0_13_BB_GAIN_LSB                                  27
#define PHY_BB_CL_TAB_B0_13_BB_GAIN_MASK                                 0x78000000
#define PHY_BB_CL_TAB_B0_13_BB_GAIN_GET(x)                               (((x) & PHY_BB_CL_TAB_B0_13_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B0_13_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B0_13_BB_GAIN_SET(x)                               (((0 | (x)) << PHY_BB_CL_TAB_B0_13_BB_GAIN_LSB) & PHY_BB_CL_TAB_B0_13_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B0_13_BB_GAIN_RESET                                0
#define PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_I_MSB                         26
#define PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_I_LSB                         16
#define PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_I_MASK                        0x07ff0000
#define PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_I_GET(x)                      (((x) & PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_I_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_I_RESET                       0
#define PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_Q_MSB                         15
#define PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_Q_LSB                         5
#define PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_Q_MASK                        0x0000ffe0
#define PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_Q_GET(x)                      (((x) & PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_Q_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B0_13_CARR_LK_DC_ADD_Q_RESET                       0
#define PHY_BB_CL_TAB_B0_13_CL_GAIN_MOD_MSB                              4
#define PHY_BB_CL_TAB_B0_13_CL_GAIN_MOD_LSB                              0
#define PHY_BB_CL_TAB_B0_13_CL_GAIN_MOD_MASK                             0x0000001f
#define PHY_BB_CL_TAB_B0_13_CL_GAIN_MOD_GET(x)                           (((x) & PHY_BB_CL_TAB_B0_13_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B0_13_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B0_13_CL_GAIN_MOD_SET(x)                           (((0 | (x)) << PHY_BB_CL_TAB_B0_13_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B0_13_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B0_13_CL_GAIN_MOD_RESET                            0
#define PHY_BB_CL_TAB_B0_13_ADDRESS                                      0xa334
#define PHY_BB_CL_TAB_B0_13_HW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B0_13_SW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B0_13_HW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B0_13_SW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B0_13_RSTMASK                                      0x80000000
#define PHY_BB_CL_TAB_B0_13_RESET                                        0x00000000

// 0xa338 (BB_CL_TAB_B0_14)
#define PHY_BB_CL_TAB_B0_14_BB_GAIN_MSB                                  30
#define PHY_BB_CL_TAB_B0_14_BB_GAIN_LSB                                  27
#define PHY_BB_CL_TAB_B0_14_BB_GAIN_MASK                                 0x78000000
#define PHY_BB_CL_TAB_B0_14_BB_GAIN_GET(x)                               (((x) & PHY_BB_CL_TAB_B0_14_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B0_14_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B0_14_BB_GAIN_SET(x)                               (((0 | (x)) << PHY_BB_CL_TAB_B0_14_BB_GAIN_LSB) & PHY_BB_CL_TAB_B0_14_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B0_14_BB_GAIN_RESET                                0
#define PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_I_MSB                         26
#define PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_I_LSB                         16
#define PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_I_MASK                        0x07ff0000
#define PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_I_GET(x)                      (((x) & PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_I_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_I_RESET                       0
#define PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_Q_MSB                         15
#define PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_Q_LSB                         5
#define PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_Q_MASK                        0x0000ffe0
#define PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_Q_GET(x)                      (((x) & PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_Q_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B0_14_CARR_LK_DC_ADD_Q_RESET                       0
#define PHY_BB_CL_TAB_B0_14_CL_GAIN_MOD_MSB                              4
#define PHY_BB_CL_TAB_B0_14_CL_GAIN_MOD_LSB                              0
#define PHY_BB_CL_TAB_B0_14_CL_GAIN_MOD_MASK                             0x0000001f
#define PHY_BB_CL_TAB_B0_14_CL_GAIN_MOD_GET(x)                           (((x) & PHY_BB_CL_TAB_B0_14_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B0_14_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B0_14_CL_GAIN_MOD_SET(x)                           (((0 | (x)) << PHY_BB_CL_TAB_B0_14_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B0_14_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B0_14_CL_GAIN_MOD_RESET                            0
#define PHY_BB_CL_TAB_B0_14_ADDRESS                                      0xa338
#define PHY_BB_CL_TAB_B0_14_HW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B0_14_SW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B0_14_HW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B0_14_SW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B0_14_RSTMASK                                      0x80000000
#define PHY_BB_CL_TAB_B0_14_RESET                                        0x00000000

// 0xa33c (BB_CL_TAB_B0_15)
#define PHY_BB_CL_TAB_B0_15_BB_GAIN_MSB                                  30
#define PHY_BB_CL_TAB_B0_15_BB_GAIN_LSB                                  27
#define PHY_BB_CL_TAB_B0_15_BB_GAIN_MASK                                 0x78000000
#define PHY_BB_CL_TAB_B0_15_BB_GAIN_GET(x)                               (((x) & PHY_BB_CL_TAB_B0_15_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B0_15_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B0_15_BB_GAIN_SET(x)                               (((0 | (x)) << PHY_BB_CL_TAB_B0_15_BB_GAIN_LSB) & PHY_BB_CL_TAB_B0_15_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B0_15_BB_GAIN_RESET                                0
#define PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_I_MSB                         26
#define PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_I_LSB                         16
#define PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_I_MASK                        0x07ff0000
#define PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_I_GET(x)                      (((x) & PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_I_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_I_RESET                       0
#define PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_Q_MSB                         15
#define PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_Q_LSB                         5
#define PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_Q_MASK                        0x0000ffe0
#define PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_Q_GET(x)                      (((x) & PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_Q_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B0_15_CARR_LK_DC_ADD_Q_RESET                       0
#define PHY_BB_CL_TAB_B0_15_CL_GAIN_MOD_MSB                              4
#define PHY_BB_CL_TAB_B0_15_CL_GAIN_MOD_LSB                              0
#define PHY_BB_CL_TAB_B0_15_CL_GAIN_MOD_MASK                             0x0000001f
#define PHY_BB_CL_TAB_B0_15_CL_GAIN_MOD_GET(x)                           (((x) & PHY_BB_CL_TAB_B0_15_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B0_15_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B0_15_CL_GAIN_MOD_SET(x)                           (((0 | (x)) << PHY_BB_CL_TAB_B0_15_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B0_15_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B0_15_CL_GAIN_MOD_RESET                            0
#define PHY_BB_CL_TAB_B0_15_ADDRESS                                      0xa33c
#define PHY_BB_CL_TAB_B0_15_HW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B0_15_SW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B0_15_HW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B0_15_SW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B0_15_RSTMASK                                      0x80000000
#define PHY_BB_CL_TAB_B0_15_RESET                                        0x00000000

// 0xa340 (BB_SYNTH_CONTROL)
#define PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_MSB                     30
#define PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_LSB                     30
#define PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_MASK                    0x40000000
#define PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_GET(x)                  (((x) & PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_MASK) >> PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_LSB)
#define PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_SET(x)                  (((0 | (x)) << PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_LSB) & PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_MASK)
#define PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_RESET                   0
#define PHY_BB_SYNTH_CONTROL_RFBMODE_MSB                                 29
#define PHY_BB_SYNTH_CONTROL_RFBMODE_LSB                                 29
#define PHY_BB_SYNTH_CONTROL_RFBMODE_MASK                                0x20000000
#define PHY_BB_SYNTH_CONTROL_RFBMODE_GET(x)                              (((x) & PHY_BB_SYNTH_CONTROL_RFBMODE_MASK) >> PHY_BB_SYNTH_CONTROL_RFBMODE_LSB)
#define PHY_BB_SYNTH_CONTROL_RFBMODE_SET(x)                              (((0 | (x)) << PHY_BB_SYNTH_CONTROL_RFBMODE_LSB) & PHY_BB_SYNTH_CONTROL_RFBMODE_MASK)
#define PHY_BB_SYNTH_CONTROL_RFBMODE_RESET                               0
#define PHY_BB_SYNTH_CONTROL_RFFRACMODE_MSB                              28
#define PHY_BB_SYNTH_CONTROL_RFFRACMODE_LSB                              28
#define PHY_BB_SYNTH_CONTROL_RFFRACMODE_MASK                             0x10000000
#define PHY_BB_SYNTH_CONTROL_RFFRACMODE_GET(x)                           (((x) & PHY_BB_SYNTH_CONTROL_RFFRACMODE_MASK) >> PHY_BB_SYNTH_CONTROL_RFFRACMODE_LSB)
#define PHY_BB_SYNTH_CONTROL_RFFRACMODE_SET(x)                           (((0 | (x)) << PHY_BB_SYNTH_CONTROL_RFFRACMODE_LSB) & PHY_BB_SYNTH_CONTROL_RFFRACMODE_MASK)
#define PHY_BB_SYNTH_CONTROL_RFFRACMODE_RESET                            0
#define PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_MSB                           27
#define PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_LSB                           26
#define PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_MASK                          0x0c000000
#define PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_GET(x)                        (((x) & PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_MASK) >> PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_LSB)
#define PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_SET(x)                        (((0 | (x)) << PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_LSB) & PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_MASK)
#define PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_RESET                         0
#define PHY_BB_SYNTH_CONTROL_RFCHANNEL_MSB                               25
#define PHY_BB_SYNTH_CONTROL_RFCHANNEL_LSB                               17
#define PHY_BB_SYNTH_CONTROL_RFCHANNEL_MASK                              0x03fe0000
#define PHY_BB_SYNTH_CONTROL_RFCHANNEL_GET(x)                            (((x) & PHY_BB_SYNTH_CONTROL_RFCHANNEL_MASK) >> PHY_BB_SYNTH_CONTROL_RFCHANNEL_LSB)
#define PHY_BB_SYNTH_CONTROL_RFCHANNEL_SET(x)                            (((0 | (x)) << PHY_BB_SYNTH_CONTROL_RFCHANNEL_LSB) & PHY_BB_SYNTH_CONTROL_RFCHANNEL_MASK)
#define PHY_BB_SYNTH_CONTROL_RFCHANNEL_RESET                             0
#define PHY_BB_SYNTH_CONTROL_RFCHANFRAC_MSB                              16
#define PHY_BB_SYNTH_CONTROL_RFCHANFRAC_LSB                              0
#define PHY_BB_SYNTH_CONTROL_RFCHANFRAC_MASK                             0x0001ffff
#define PHY_BB_SYNTH_CONTROL_RFCHANFRAC_GET(x)                           (((x) & PHY_BB_SYNTH_CONTROL_RFCHANFRAC_MASK) >> PHY_BB_SYNTH_CONTROL_RFCHANFRAC_LSB)
#define PHY_BB_SYNTH_CONTROL_RFCHANFRAC_SET(x)                           (((0 | (x)) << PHY_BB_SYNTH_CONTROL_RFCHANFRAC_LSB) & PHY_BB_SYNTH_CONTROL_RFCHANFRAC_MASK)
#define PHY_BB_SYNTH_CONTROL_RFCHANFRAC_RESET                            0
#define PHY_BB_SYNTH_CONTROL_ADDRESS                                     0xa340
#define PHY_BB_SYNTH_CONTROL_HW_MASK                                     0x7fffffff
#define PHY_BB_SYNTH_CONTROL_SW_MASK                                     0x7fffffff
#define PHY_BB_SYNTH_CONTROL_HW_WRITE_MASK                               0x00000000
#define PHY_BB_SYNTH_CONTROL_SW_WRITE_MASK                               0x7fffffff
#define PHY_BB_SYNTH_CONTROL_RSTMASK                                     0xffffffff
#define PHY_BB_SYNTH_CONTROL_RESET                                       0x00000000

// 0xa344 (BB_ADDAC_CLK_SELECT)
#define PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_MSB                    7
#define PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_LSB                    4
#define PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_MASK                   0x000000f0
#define PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_GET(x)                 (((x) & PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_MASK) >> PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_LSB)
#define PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_SET(x)                 (((0 | (x)) << PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_LSB) & PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_MASK)
#define PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_RESET                  0
#define PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_MSB                    3
#define PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_LSB                    1
#define PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_MASK                   0x0000000e
#define PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_GET(x)                 (((x) & PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_MASK) >> PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_LSB)
#define PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_SET(x)                 (((0 | (x)) << PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_LSB) & PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_MASK)
#define PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_RESET                  0
#define PHY_BB_ADDAC_CLK_SELECT_ADDRESS                                  0xa344
#define PHY_BB_ADDAC_CLK_SELECT_HW_MASK                                  0x000000fe
#define PHY_BB_ADDAC_CLK_SELECT_SW_MASK                                  0x000000fe
#define PHY_BB_ADDAC_CLK_SELECT_HW_WRITE_MASK                            0x00000000
#define PHY_BB_ADDAC_CLK_SELECT_SW_WRITE_MASK                            0x000000fe
#define PHY_BB_ADDAC_CLK_SELECT_RSTMASK                                  0xffffffff
#define PHY_BB_ADDAC_CLK_SELECT_RESET                                    0x00000000

// 0xa348 (BB_PLL_CNTL)
#define PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_MSB                           27
#define PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_LSB                           17
#define PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_MASK                          0x0ffe0000
#define PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_GET(x)                        (((x) & PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_MASK) >> PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_LSB)
#define PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_SET(x)                        (((0 | (x)) << PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_LSB) & PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_MASK)
#define PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_RESET                         1024
#define PHY_BB_PLL_CNTL_BB_PLLBYPASS_MSB                                 16
#define PHY_BB_PLL_CNTL_BB_PLLBYPASS_LSB                                 16
#define PHY_BB_PLL_CNTL_BB_PLLBYPASS_MASK                                0x00010000
#define PHY_BB_PLL_CNTL_BB_PLLBYPASS_GET(x)                              (((x) & PHY_BB_PLL_CNTL_BB_PLLBYPASS_MASK) >> PHY_BB_PLL_CNTL_BB_PLLBYPASS_LSB)
#define PHY_BB_PLL_CNTL_BB_PLLBYPASS_SET(x)                              (((0 | (x)) << PHY_BB_PLL_CNTL_BB_PLLBYPASS_LSB) & PHY_BB_PLL_CNTL_BB_PLLBYPASS_MASK)
#define PHY_BB_PLL_CNTL_BB_PLLBYPASS_RESET                               1
#define PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_MSB                               15
#define PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_LSB                               14
#define PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_MASK                              0x0000c000
#define PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_GET(x)                            (((x) & PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_MASK) >> PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_LSB)
#define PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_SET(x)                            (((0 | (x)) << PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_LSB) & PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_MASK)
#define PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_RESET                             0
#define PHY_BB_PLL_CNTL_BB_PLL_REFDIV_MSB                                13
#define PHY_BB_PLL_CNTL_BB_PLL_REFDIV_LSB                                10
#define PHY_BB_PLL_CNTL_BB_PLL_REFDIV_MASK                               0x00003c00
#define PHY_BB_PLL_CNTL_BB_PLL_REFDIV_GET(x)                             (((x) & PHY_BB_PLL_CNTL_BB_PLL_REFDIV_MASK) >> PHY_BB_PLL_CNTL_BB_PLL_REFDIV_LSB)
#define PHY_BB_PLL_CNTL_BB_PLL_REFDIV_SET(x)                             (((0 | (x)) << PHY_BB_PLL_CNTL_BB_PLL_REFDIV_LSB) & PHY_BB_PLL_CNTL_BB_PLL_REFDIV_MASK)
#define PHY_BB_PLL_CNTL_BB_PLL_REFDIV_RESET                              5
#define PHY_BB_PLL_CNTL_BB_PLL_DIV_MSB                                   9
#define PHY_BB_PLL_CNTL_BB_PLL_DIV_LSB                                   0
#define PHY_BB_PLL_CNTL_BB_PLL_DIV_MASK                                  0x000003ff
#define PHY_BB_PLL_CNTL_BB_PLL_DIV_GET(x)                                (((x) & PHY_BB_PLL_CNTL_BB_PLL_DIV_MASK) >> PHY_BB_PLL_CNTL_BB_PLL_DIV_LSB)
#define PHY_BB_PLL_CNTL_BB_PLL_DIV_SET(x)                                (((0 | (x)) << PHY_BB_PLL_CNTL_BB_PLL_DIV_LSB) & PHY_BB_PLL_CNTL_BB_PLL_DIV_MASK)
#define PHY_BB_PLL_CNTL_BB_PLL_DIV_RESET                                 50
#define PHY_BB_PLL_CNTL_ADDRESS                                          0xa348
#define PHY_BB_PLL_CNTL_HW_MASK                                          0x0fffffff
#define PHY_BB_PLL_CNTL_SW_MASK                                          0x0fffffff
#define PHY_BB_PLL_CNTL_HW_WRITE_MASK                                    0x00000000
#define PHY_BB_PLL_CNTL_SW_WRITE_MASK                                    0x0fffffff
#define PHY_BB_PLL_CNTL_RSTMASK                                          0xffffffff
#define PHY_BB_PLL_CNTL_RESET                                            0x08011432

// 0xa34c (BB_ANALOG_SWAP)
#define PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_MSB                 8
#define PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_LSB                 8
#define PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_MASK                0x00000100
#define PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_GET(x)              (((x) & PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_MASK) >> PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_LSB)
#define PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_SET(x)              (((0 | (x)) << PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_LSB) & PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_MASK)
#define PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_RESET               0
#define PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_MSB                    7
#define PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_LSB                    7
#define PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_MASK                   0x00000080
#define PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_GET(x)                 (((x) & PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_MASK) >> PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_LSB)
#define PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_SET(x)                 (((0 | (x)) << PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_LSB) & PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_MASK)
#define PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_RESET                  0
#define PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_MSB                              6
#define PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_LSB                              6
#define PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_MASK                             0x00000040
#define PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_GET(x)                           (((x) & PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_MASK) >> PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_LSB)
#define PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_SET(x)                           (((0 | (x)) << PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_LSB) & PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_MASK)
#define PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_RESET                            0
#define PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_MSB                       5
#define PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_LSB                       3
#define PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_MASK                      0x00000038
#define PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_GET(x)                    (((x) & PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_MASK) >> PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_LSB)
#define PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_SET(x)                    (((0 | (x)) << PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_LSB) & PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_MASK)
#define PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_RESET                     0
#define PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_MSB                       2
#define PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_LSB                       0
#define PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_MASK                      0x00000007
#define PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_GET(x)                    (((x) & PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_MASK) >> PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_LSB)
#define PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_SET(x)                    (((0 | (x)) << PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_LSB) & PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_MASK)
#define PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_RESET                     0
#define PHY_BB_ANALOG_SWAP_ADDRESS                                       0xa34c
#define PHY_BB_ANALOG_SWAP_HW_MASK                                       0x000001ff
#define PHY_BB_ANALOG_SWAP_SW_MASK                                       0x000001ff
#define PHY_BB_ANALOG_SWAP_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_ANALOG_SWAP_SW_WRITE_MASK                                 0x000001ff
#define PHY_BB_ANALOG_SWAP_RSTMASK                                       0xffffffff
#define PHY_BB_ANALOG_SWAP_RESET                                         0x00000000

// 0xa350 (BB_ADDAC_PARALLEL_CONTROL)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_MSB                      31
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_LSB                      31
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_MASK                     0x80000000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_GET(x)                   (((x) & PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_MASK) >> PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_LSB)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_SET(x)                   (((0 | (x)) << PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_LSB) & PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_MASK)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_RESET                    0
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_MSB                      29
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_LSB                      29
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_MASK                     0x20000000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_GET(x)                   (((x) & PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_MASK) >> PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_LSB)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_SET(x)                   (((0 | (x)) << PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_LSB) & PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_MASK)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_RESET                    0
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_MSB                   28
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_LSB                   28
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_MASK                  0x10000000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_GET(x)                (((x) & PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_MASK) >> PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_LSB)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_SET(x)                (((0 | (x)) << PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_LSB) & PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_MASK)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_RESET                 0
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_MSB                     15
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_LSB                     15
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_MASK                    0x00008000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_GET(x)                  (((x) & PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_MASK) >> PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_LSB)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_SET(x)                  (((0 | (x)) << PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_LSB) & PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_MASK)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_RESET                   1
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_MSB                     13
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_LSB                     13
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_MASK                    0x00002000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_GET(x)                  (((x) & PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_MASK) >> PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_LSB)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_SET(x)                  (((0 | (x)) << PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_LSB) & PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_MASK)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_RESET                   1
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_MSB                  12
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_LSB                  12
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_MASK                 0x00001000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_GET(x)               (((x) & PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_MASK) >> PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_LSB)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_SET(x)               (((0 | (x)) << PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_LSB) & PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_MASK)
#define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_RESET                0
#define PHY_BB_ADDAC_PARALLEL_CONTROL_ADDRESS                            0xa350
#define PHY_BB_ADDAC_PARALLEL_CONTROL_HW_MASK                            0xb000b000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_SW_MASK                            0xb000b000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_HW_WRITE_MASK                      0x00000000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_SW_WRITE_MASK                      0xb000b000
#define PHY_BB_ADDAC_PARALLEL_CONTROL_RSTMASK                            0xffffffff
#define PHY_BB_ADDAC_PARALLEL_CONTROL_RESET                              0x0000a000

// 0xa354 (BB_FORCE_CLOCK)
#define PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_MSB                   18
#define PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_LSB                   18
#define PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_MASK                  0x00040000
#define PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_GET(x)                (((x) & PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_MASK) >> PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_LSB)
#define PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_SET(x)                (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_LSB) & PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_MASK)
#define PHY_BB_FORCE_CLOCK_CF_SYNTHON_IN_ACTIVELOW_RESET                 0
#define PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_MSB                     17
#define PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_LSB                     17
#define PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_MASK                    0x00020000
#define PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_GET(x)                  (((x) & PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_MASK) >> PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_LSB)
#define PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_SET(x)                  (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_LSB) & PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_MASK)
#define PHY_BB_FORCE_CLOCK_CF_DOUBLE_TX_RADIO_BW_RESET                   0
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_MSB                         16
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_LSB                         14
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_MASK                        0x0001c000
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_GET(x)                      (((x) & PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_MASK) >> PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_LSB)
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_SET(x)                      (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_LSB) & PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_MASK)
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKTADC_RESET                       0
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_MSB                          13
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_LSB                          13
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_MASK                         0x00002000
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_GET(x)                       (((x) & PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_MASK) >> PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_LSB)
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_SET(x)                       (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_LSB) & PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_MASK)
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKTADC_RESET                        0
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_MSB                       12
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_LSB                       10
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_MASK                      0x00001c00
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_GET(x)                    (((x) & PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_MASK) >> PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_LSB)
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_SET(x)                    (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_LSB) & PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_MASK)
#define PHY_BB_FORCE_CLOCK_CF_FORCED_CLKGEN_BW_RESET                     0
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_MSB                        9
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_LSB                        9
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_MASK                       0x00000200
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_GET(x)                     (((x) & PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_MASK) >> PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_LSB)
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_SET(x)                     (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_LSB) & PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_MASK)
#define PHY_BB_FORCE_CLOCK_CF_FORCE_CLKGEN_BW_RESET                      0
#define PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_MSB                        8
#define PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_LSB                        6
#define PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_MASK                       0x000001c0
#define PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_GET(x)                     (((x) & PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_MASK) >> PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_LSB)
#define PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_SET(x)                     (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_LSB) & PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_MASK)
#define PHY_BB_FORCE_CLOCK_CF_FORCED_RADIO_BW_RESET                      0
#define PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_MSB                         5
#define PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_LSB                         5
#define PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_MASK                        0x00000020
#define PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_GET(x)                      (((x) & PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_MASK) >> PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_LSB)
#define PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_SET(x)                      (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_LSB) & PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_MASK)
#define PHY_BB_FORCE_CLOCK_CF_FORCE_RADIO_BW_RESET                       0
#define PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_MSB                    2
#define PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_LSB                    1
#define PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_MASK                   0x00000006
#define PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_GET(x)                 (((x) & PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_MASK) >> PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_LSB)
#define PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_SET(x)                 (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_LSB) & PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_MASK)
#define PHY_BB_FORCE_CLOCK_CF_FORCED_ADC_CLK_RATE_RESET                  0
#define PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_MSB                     0
#define PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_LSB                     0
#define PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_MASK                    0x00000001
#define PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_GET(x)                  (((x) & PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_MASK) >> PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_LSB)
#define PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_SET(x)                  (((0 | (x)) << PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_LSB) & PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_MASK)
#define PHY_BB_FORCE_CLOCK_CF_FORCE_ADC_CLK_RATE_RESET                   0
#define PHY_BB_FORCE_CLOCK_ADDRESS                                       0xa354
#define PHY_BB_FORCE_CLOCK_HW_MASK                                       0x0007ffe7
#define PHY_BB_FORCE_CLOCK_SW_MASK                                       0x0007ffe7
#define PHY_BB_FORCE_CLOCK_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_FORCE_CLOCK_SW_WRITE_MASK                                 0x0007ffe7
#define PHY_BB_FORCE_CLOCK_RSTMASK                                       0xffffffff
#define PHY_BB_FORCE_CLOCK_RESET                                         0x00000000

// 0xa358 (BB_FORCE_ANALOG)
#define PHY_BB_FORCE_ANALOG_FORCED_XPAON_MSB                             3
#define PHY_BB_FORCE_ANALOG_FORCED_XPAON_LSB                             1
#define PHY_BB_FORCE_ANALOG_FORCED_XPAON_MASK                            0x0000000e
#define PHY_BB_FORCE_ANALOG_FORCED_XPAON_GET(x)                          (((x) & PHY_BB_FORCE_ANALOG_FORCED_XPAON_MASK) >> PHY_BB_FORCE_ANALOG_FORCED_XPAON_LSB)
#define PHY_BB_FORCE_ANALOG_FORCED_XPAON_SET(x)                          (((0 | (x)) << PHY_BB_FORCE_ANALOG_FORCED_XPAON_LSB) & PHY_BB_FORCE_ANALOG_FORCED_XPAON_MASK)
#define PHY_BB_FORCE_ANALOG_FORCED_XPAON_RESET                           0
#define PHY_BB_FORCE_ANALOG_FORCE_XPAON_MSB                              0
#define PHY_BB_FORCE_ANALOG_FORCE_XPAON_LSB                              0
#define PHY_BB_FORCE_ANALOG_FORCE_XPAON_MASK                             0x00000001
#define PHY_BB_FORCE_ANALOG_FORCE_XPAON_GET(x)                           (((x) & PHY_BB_FORCE_ANALOG_FORCE_XPAON_MASK) >> PHY_BB_FORCE_ANALOG_FORCE_XPAON_LSB)
#define PHY_BB_FORCE_ANALOG_FORCE_XPAON_SET(x)                           (((0 | (x)) << PHY_BB_FORCE_ANALOG_FORCE_XPAON_LSB) & PHY_BB_FORCE_ANALOG_FORCE_XPAON_MASK)
#define PHY_BB_FORCE_ANALOG_FORCE_XPAON_RESET                            0
#define PHY_BB_FORCE_ANALOG_ADDRESS                                      0xa358
#define PHY_BB_FORCE_ANALOG_HW_MASK                                      0x0000000f
#define PHY_BB_FORCE_ANALOG_SW_MASK                                      0x0000000f
#define PHY_BB_FORCE_ANALOG_HW_WRITE_MASK                                0x00000000
#define PHY_BB_FORCE_ANALOG_SW_WRITE_MASK                                0x0000000f
#define PHY_BB_FORCE_ANALOG_RSTMASK                                      0xffffffff
#define PHY_BB_FORCE_ANALOG_RESET                                        0x00000000

// 0xa360 (BB_TEST_CONTROLS)
#define PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_MSB                          31
#define PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_LSB                          30
#define PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_MASK                         0xc0000000
#define PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_GET(x)                       (((x) & PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_MASK) >> PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_LSB)
#define PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_SET(x)                       (((0 | (x)) << PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_LSB) & PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_MASK)
#define PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_RESET                        0
#define PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_MSB                         28
#define PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_LSB                         28
#define PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_MASK                        0x10000000
#define PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_GET(x)                      (((x) & PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_MASK) >> PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_LSB)
#define PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_SET(x)                      (((0 | (x)) << PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_LSB) & PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_MASK)
#define PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_RESET                       0
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_MSB                           24
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_LSB                           24
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_MASK                          0x01000000
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_GET(x)                        (((x) & PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_MASK) >> PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_LSB)
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_SET(x)                        (((0 | (x)) << PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_LSB) & PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_MASK)
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_RESET                         0
#define PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_MSB                      23
#define PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_LSB                      23
#define PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_MASK                     0x00800000
#define PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_GET(x)                   (((x) & PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_MASK) >> PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_LSB)
#define PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_SET(x)                   (((0 | (x)) << PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_LSB) & PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_MASK)
#define PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_RESET                    0
#define PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_MSB                          22
#define PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_LSB                          19
#define PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_MASK                         0x00780000
#define PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_GET(x)                       (((x) & PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_MASK) >> PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_LSB)
#define PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_SET(x)                       (((0 | (x)) << PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_LSB) & PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_MASK)
#define PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_RESET                        0
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_MSB                           18
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_LSB                           18
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_MASK                          0x00040000
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_GET(x)                        (((x) & PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_MASK) >> PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_LSB)
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_SET(x)                        (((0 | (x)) << PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_LSB) & PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_MASK)
#define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_RESET                         0
#define PHY_BB_TEST_CONTROLS_SLOW_CLK160_MSB                             17
#define PHY_BB_TEST_CONTROLS_SLOW_CLK160_LSB                             17
#define PHY_BB_TEST_CONTROLS_SLOW_CLK160_MASK                            0x00020000
#define PHY_BB_TEST_CONTROLS_SLOW_CLK160_GET(x)                          (((x) & PHY_BB_TEST_CONTROLS_SLOW_CLK160_MASK) >> PHY_BB_TEST_CONTROLS_SLOW_CLK160_LSB)
#define PHY_BB_TEST_CONTROLS_SLOW_CLK160_SET(x)                          (((0 | (x)) << PHY_BB_TEST_CONTROLS_SLOW_CLK160_LSB) & PHY_BB_TEST_CONTROLS_SLOW_CLK160_MASK)
#define PHY_BB_TEST_CONTROLS_SLOW_CLK160_RESET                           0
#define PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_MSB                         15
#define PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_LSB                         15
#define PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_MASK                        0x00008000
#define PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_GET(x)                      (((x) & PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_MASK) >> PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_LSB)
#define PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_SET(x)                      (((0 | (x)) << PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_LSB) & PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_MASK)
#define PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_RESET                       0
#define PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_MSB                      13
#define PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_LSB                      13
#define PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_MASK                     0x00002000
#define PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_GET(x)                   (((x) & PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_MASK) >> PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_LSB)
#define PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_SET(x)                   (((0 | (x)) << PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_LSB) & PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_MASK)
#define PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_RESET                    0
#define PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_MSB                         10
#define PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_LSB                         10
#define PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_MASK                        0x00000400
#define PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_GET(x)                      (((x) & PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_MASK) >> PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_LSB)
#define PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_SET(x)                      (((0 | (x)) << PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_LSB) & PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_MASK)
#define PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_RESET                       0
#define PHY_BB_TEST_CONTROLS_CARDBUS_MODE_MSB                            9
#define PHY_BB_TEST_CONTROLS_CARDBUS_MODE_LSB                            8
#define PHY_BB_TEST_CONTROLS_CARDBUS_MODE_MASK                           0x00000300
#define PHY_BB_TEST_CONTROLS_CARDBUS_MODE_GET(x)                         (((x) & PHY_BB_TEST_CONTROLS_CARDBUS_MODE_MASK) >> PHY_BB_TEST_CONTROLS_CARDBUS_MODE_LSB)
#define PHY_BB_TEST_CONTROLS_CARDBUS_MODE_SET(x)                         (((0 | (x)) << PHY_BB_TEST_CONTROLS_CARDBUS_MODE_LSB) & PHY_BB_TEST_CONTROLS_CARDBUS_MODE_MASK)
#define PHY_BB_TEST_CONTROLS_CARDBUS_MODE_RESET                          0
#define PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_MSB                          6
#define PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_LSB                          5
#define PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_MASK                         0x00000060
#define PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_GET(x)                       (((x) & PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_MASK) >> PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_LSB)
#define PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_SET(x)                       (((0 | (x)) << PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_LSB) & PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_MASK)
#define PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_RESET                        0
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_MSB                              4
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_LSB                              4
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_MASK                             0x00000010
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_GET(x)                           (((x) & PHY_BB_TEST_CONTROLS_CF_TSTTRIG_MASK) >> PHY_BB_TEST_CONTROLS_CF_TSTTRIG_LSB)
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SET(x)                           (((0 | (x)) << PHY_BB_TEST_CONTROLS_CF_TSTTRIG_LSB) & PHY_BB_TEST_CONTROLS_CF_TSTTRIG_MASK)
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_RESET                            0
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_MSB                          3
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_LSB                          0
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_MASK                         0x0000000f
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_GET(x)                       (((x) & PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_MASK) >> PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_LSB)
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_SET(x)                       (((0 | (x)) << PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_LSB) & PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_MASK)
#define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_RESET                        0
#define PHY_BB_TEST_CONTROLS_ADDRESS                                     0xa360
#define PHY_BB_TEST_CONTROLS_HW_MASK                                     0xd1fea77f
#define PHY_BB_TEST_CONTROLS_SW_MASK                                     0xd1fea77f
#define PHY_BB_TEST_CONTROLS_HW_WRITE_MASK                               0x00000000
#define PHY_BB_TEST_CONTROLS_SW_WRITE_MASK                               0xd1fea77f
#define PHY_BB_TEST_CONTROLS_RSTMASK                                     0x3e03ff80
#define PHY_BB_TEST_CONTROLS_RESET                                       0x00000000

// 0xa364 (BB_TEST_CONTROLS_STATUS)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_MSB                 31
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_LSB                 29
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_MASK                0xe0000000
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_GET(x)              (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_SET(x)              (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_RESET               0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_MSB                  28
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_LSB                  28
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_MASK                 0x10000000
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_GET(x)               (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_SET(x)               (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_RESET                0
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_MSB                27
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_LSB                27
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_MASK               0x08000000
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_GET(x)             (((x) & PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_SET(x)             (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_LSB) & PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_RESET              0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_MSB                  23
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_LSB                  23
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_MASK                 0x00800000
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_GET(x)               (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_SET(x)               (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_RESET                0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_MSB               19
#define PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_LSB               19
#define PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_MASK              0x00080000
#define PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_GET(x)            (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_SET(x)            (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_RESET             0
#define PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_MSB                      18
#define PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_LSB                      16
#define PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_MASK                     0x00070000
#define PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_GET(x)                   (((x) & PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_SET(x)                   (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_LSB) & PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_RESET                    0
#define PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_MSB                         15
#define PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_LSB                         15
#define PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_MASK                        0x00008000
#define PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_GET(x)                      (((x) & PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_SET(x)                      (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_LSB) & PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_RESET                       0
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_MSB            14
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_LSB            14
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_MASK           0x00004000
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_GET(x)         (((x) & PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_SET(x)         (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_LSB) & PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_RESET          0
#define PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_MSB                       13
#define PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_LSB                       10
#define PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_MASK                      0x00003c00
#define PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_GET(x)                    (((x) & PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_SET(x)                    (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_LSB) & PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_RESET                     0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_MSB              9
#define PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_LSB              9
#define PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_MASK             0x00000200
#define PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_GET(x)           (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_SET(x)           (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_RESET            0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_MSB                     8
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_LSB                     8
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_MASK                    0x00000100
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_GET(x)                  (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_SET(x)                  (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_RESET                   0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_MSB              7
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_LSB              7
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_MASK             0x00000080
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_GET(x)           (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_SET(x)           (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_RESET            0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_MSB                6
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_LSB                5
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_MASK               0x00000060
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_GET(x)             (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_SET(x)             (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_RESET              0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_MSB                    4
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_LSB                    2
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_MASK                   0x0000001c
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_GET(x)                 (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_SET(x)                 (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_RESET                  0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_MSB              1
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_LSB              1
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_MASK             0x00000002
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_GET(x)           (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_SET(x)           (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_RESET            0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_MSB                     0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_LSB                     0
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_MASK                    0x00000001
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_GET(x)                  (((x) & PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_MASK) >> PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_LSB)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_SET(x)                  (((0 | (x)) << PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_LSB) & PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_MASK)
#define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_RESET                   0
#define PHY_BB_TEST_CONTROLS_STATUS_ADDRESS                              0xa364
#define PHY_BB_TEST_CONTROLS_STATUS_HW_MASK                              0xf88fffff
#define PHY_BB_TEST_CONTROLS_STATUS_SW_MASK                              0xf88fffff
#define PHY_BB_TEST_CONTROLS_STATUS_HW_WRITE_MASK                        0x00000000
#define PHY_BB_TEST_CONTROLS_STATUS_SW_WRITE_MASK                        0xf88fffff
#define PHY_BB_TEST_CONTROLS_STATUS_RSTMASK                              0xf7f0c383
#define PHY_BB_TEST_CONTROLS_STATUS_RESET                                0x00000000

// 0xa368 (BB_TSTDAC)
#define PHY_BB_TSTDAC_TSTDAC_OUT_I_MSB                                   19
#define PHY_BB_TSTDAC_TSTDAC_OUT_I_LSB                                   10
#define PHY_BB_TSTDAC_TSTDAC_OUT_I_MASK                                  0x000ffc00
#define PHY_BB_TSTDAC_TSTDAC_OUT_I_GET(x)                                (((x) & PHY_BB_TSTDAC_TSTDAC_OUT_I_MASK) >> PHY_BB_TSTDAC_TSTDAC_OUT_I_LSB)
#define PHY_BB_TSTDAC_TSTDAC_OUT_I_SET(x)                                (((0 | (x)) << PHY_BB_TSTDAC_TSTDAC_OUT_I_LSB) & PHY_BB_TSTDAC_TSTDAC_OUT_I_MASK)
#define PHY_BB_TSTDAC_TSTDAC_OUT_I_RESET                                 0
#define PHY_BB_TSTDAC_TSTDAC_OUT_Q_MSB                                   9
#define PHY_BB_TSTDAC_TSTDAC_OUT_Q_LSB                                   0
#define PHY_BB_TSTDAC_TSTDAC_OUT_Q_MASK                                  0x000003ff
#define PHY_BB_TSTDAC_TSTDAC_OUT_Q_GET(x)                                (((x) & PHY_BB_TSTDAC_TSTDAC_OUT_Q_MASK) >> PHY_BB_TSTDAC_TSTDAC_OUT_Q_LSB)
#define PHY_BB_TSTDAC_TSTDAC_OUT_Q_SET(x)                                (((0 | (x)) << PHY_BB_TSTDAC_TSTDAC_OUT_Q_LSB) & PHY_BB_TSTDAC_TSTDAC_OUT_Q_MASK)
#define PHY_BB_TSTDAC_TSTDAC_OUT_Q_RESET                                 0
#define PHY_BB_TSTDAC_ADDRESS                                            0xa368
#define PHY_BB_TSTDAC_HW_MASK                                            0x000fffff
#define PHY_BB_TSTDAC_SW_MASK                                            0x000fffff
#define PHY_BB_TSTDAC_HW_WRITE_MASK                                      0x000fffff
#define PHY_BB_TSTDAC_SW_WRITE_MASK                                      0x00000000
#define PHY_BB_TSTDAC_RSTMASK                                            0xfff00000
#define PHY_BB_TSTDAC_RESET                                              0x00000000

// 0xa36c (BB_CHANNEL_STATUS)
#define PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_MSB                       16
#define PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_LSB                       14
#define PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_MASK                      0x0001c000
#define PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_GET(x)                    (((x) & PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_MASK) >> PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_LSB)
#define PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_SET(x)                    (((0 | (x)) << PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_LSB) & PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_MASK)
#define PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_RESET                     0
#define PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_MSB                          13
#define PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_LSB                          10
#define PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_MASK                         0x00003c00
#define PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_GET(x)                       (((x) & PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_MASK) >> PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_LSB)
#define PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_SET(x)                       (((0 | (x)) << PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_LSB) & PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_MASK)
#define PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_RESET                        0
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_MSB                            9
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_LSB                            8
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_MASK                           0x00000300
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_GET(x)                         (((x) & PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_MASK) >> PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_LSB)
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_SET(x)                         (((0 | (x)) << PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_LSB) & PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_MASK)
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_RESET                          0
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_MSB                            7
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_LSB                            6
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_MASK                           0x000000c0
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_GET(x)                         (((x) & PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_MASK) >> PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_LSB)
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_SET(x)                         (((0 | (x)) << PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_LSB) & PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_MASK)
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_RESET                          0
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_MSB                            5
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_LSB                            4
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_MASK                           0x00000030
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_GET(x)                         (((x) & PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_MASK) >> PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_LSB)
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_SET(x)                         (((0 | (x)) << PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_LSB) & PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_MASK)
#define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_RESET                          0
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_MSB                           3
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_LSB                           3
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_MASK                          0x00000008
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_GET(x)                        (((x) & PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_MASK) >> PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_LSB)
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_SET(x)                        (((0 | (x)) << PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_LSB) & PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_MASK)
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_RESET                         0
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_MSB                           2
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_LSB                           2
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_MASK                          0x00000004
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_GET(x)                        (((x) & PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_MASK) >> PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_LSB)
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_SET(x)                        (((0 | (x)) << PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_LSB) & PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_MASK)
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_RESET                         0
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_MSB                           1
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_LSB                           1
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_MASK                          0x00000002
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_GET(x)                        (((x) & PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_MASK) >> PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_LSB)
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_SET(x)                        (((0 | (x)) << PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_LSB) & PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_MASK)
#define PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_RESET                         0
#define PHY_BB_CHANNEL_STATUS_BT_ACTIVE_MSB                              0
#define PHY_BB_CHANNEL_STATUS_BT_ACTIVE_LSB                              0
#define PHY_BB_CHANNEL_STATUS_BT_ACTIVE_MASK                             0x00000001
#define PHY_BB_CHANNEL_STATUS_BT_ACTIVE_GET(x)                           (((x) & PHY_BB_CHANNEL_STATUS_BT_ACTIVE_MASK) >> PHY_BB_CHANNEL_STATUS_BT_ACTIVE_LSB)
#define PHY_BB_CHANNEL_STATUS_BT_ACTIVE_SET(x)                           (((0 | (x)) << PHY_BB_CHANNEL_STATUS_BT_ACTIVE_LSB) & PHY_BB_CHANNEL_STATUS_BT_ACTIVE_MASK)
#define PHY_BB_CHANNEL_STATUS_BT_ACTIVE_RESET                            0
#define PHY_BB_CHANNEL_STATUS_ADDRESS                                    0xa36c
#define PHY_BB_CHANNEL_STATUS_HW_MASK                                    0x0001ffff
#define PHY_BB_CHANNEL_STATUS_SW_MASK                                    0x0001ffff
#define PHY_BB_CHANNEL_STATUS_HW_WRITE_MASK                              0x0001ffff
#define PHY_BB_CHANNEL_STATUS_SW_WRITE_MASK                              0x00000000
#define PHY_BB_CHANNEL_STATUS_RSTMASK                                    0xfffe0000
#define PHY_BB_CHANNEL_STATUS_RESET                                      0x00000000

// 0xa370 (BB_CHANINFO_CTRL)
#define PHY_BB_CHANINFO_CTRL_RTT_DET_THR_MSB                             19
#define PHY_BB_CHANINFO_CTRL_RTT_DET_THR_LSB                             16
#define PHY_BB_CHANINFO_CTRL_RTT_DET_THR_MASK                            0x000f0000
#define PHY_BB_CHANINFO_CTRL_RTT_DET_THR_GET(x)                          (((x) & PHY_BB_CHANINFO_CTRL_RTT_DET_THR_MASK) >> PHY_BB_CHANINFO_CTRL_RTT_DET_THR_LSB)
#define PHY_BB_CHANINFO_CTRL_RTT_DET_THR_SET(x)                          (((0 | (x)) << PHY_BB_CHANINFO_CTRL_RTT_DET_THR_LSB) & PHY_BB_CHANINFO_CTRL_RTT_DET_THR_MASK)
#define PHY_BB_CHANINFO_CTRL_RTT_DET_THR_RESET                           9
#define PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_MSB                         15
#define PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_LSB                         9
#define PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_MASK                        0x0000fe00
#define PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_GET(x)                      (((x) & PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_MASK) >> PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_LSB)
#define PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_SET(x)                      (((0 | (x)) << PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_LSB) & PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_MASK)
#define PHY_BB_CHANINFO_CTRL_RTT_SRCH_WINDOW_RESET                       80
#define PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_MSB                       8
#define PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_LSB                       8
#define PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_MASK                      0x00000100
#define PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_GET(x)                    (((x) & PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_MASK) >> PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_LSB)
#define PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_SET(x)                    (((0 | (x)) << PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_LSB) & PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_MASK)
#define PHY_BB_CHANINFO_CTRL_RTT_HARDWARE_IFFT_RESET                     1
#define PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_MSB                      7
#define PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_LSB                      7
#define PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_MASK                     0x00000080
#define PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_GET(x)                   (((x) & PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_MASK) >> PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_LSB)
#define PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_SET(x)                   (((0 | (x)) << PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_LSB) & PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_MASK)
#define PHY_BB_CHANINFO_CTRL_RTT_ENABLE_CCH_ROT_RESET                    1
#define PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_MSB                       6
#define PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_LSB                       6
#define PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_MASK                      0x00000040
#define PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_GET(x)                    (((x) & PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_MASK) >> PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_LSB)
#define PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_SET(x)                    (((0 | (x)) << PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_LSB) & PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_MASK)
#define PHY_BB_CHANINFO_CTRL_RTT_MAC_PHY_PHASE_RESET                     0
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_MSB                          5
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_LSB                          4
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_MASK                         0x00000030
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_GET(x)                       (((x) & PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_MASK) >> PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_LSB)
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_SET(x)                       (((0 | (x)) << PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_LSB) & PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_MASK)
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_BW_RESET                        0
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_MSB                     3
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_LSB                     3
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_MASK                    0x00000008
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_GET(x)                  (((x) & PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_MASK) >> PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_LSB)
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_SET(x)                  (((0 | (x)) << PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_LSB) & PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_MASK)
#define PHY_BB_CHANINFO_CTRL_CHANINFOMEM_S2_READ_RESET                   0
#define PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_MSB                 2
#define PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_LSB                 2
#define PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_MASK                0x00000004
#define PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_GET(x)              (((x) & PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_MASK) >> PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_LSB)
#define PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_SET(x)              (((0 | (x)) << PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_LSB) & PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_MASK)
#define PHY_BB_CHANINFO_CTRL_CAPTURE_SOUNDING_PACKET_RESET               0
#define PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_MSB                     1
#define PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_LSB                     1
#define PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_MASK                    0x00000002
#define PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_GET(x)                  (((x) & PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_MASK) >> PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_LSB)
#define PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_SET(x)                  (((0 | (x)) << PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_LSB) & PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_MASK)
#define PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_RESET                   0
#define PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_MSB                       0
#define PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_LSB                       0
#define PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_MASK                      0x00000001
#define PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_GET(x)                    (((x) & PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_MASK) >> PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_LSB)
#define PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_SET(x)                    (((0 | (x)) << PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_LSB) & PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_MASK)
#define PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_RESET                     0
#define PHY_BB_CHANINFO_CTRL_ADDRESS                                     0xa370
#define PHY_BB_CHANINFO_CTRL_HW_MASK                                     0x000fffff
#define PHY_BB_CHANINFO_CTRL_SW_MASK                                     0x000fffff
#define PHY_BB_CHANINFO_CTRL_HW_WRITE_MASK                               0x00000070
#define PHY_BB_CHANINFO_CTRL_SW_WRITE_MASK                               0x000fff8f
#define PHY_BB_CHANINFO_CTRL_RSTMASK                                     0xffffff8f
#define PHY_BB_CHANINFO_CTRL_RESET                                       0x0009a180

// 0xa374 (BB_CHAN_INFO_NOISE_PWR)
#define PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_MSB                       11
#define PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_LSB                       0
#define PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_MASK                      0x00000fff
#define PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_GET(x)                    (((x) & PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_MASK) >> PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_LSB)
#define PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_SET(x)                    (((0 | (x)) << PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_LSB) & PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_MASK)
#define PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_RESET                     0
#define PHY_BB_CHAN_INFO_NOISE_PWR_ADDRESS                               0xa374
#define PHY_BB_CHAN_INFO_NOISE_PWR_HW_MASK                               0x00000fff
#define PHY_BB_CHAN_INFO_NOISE_PWR_SW_MASK                               0x00000fff
#define PHY_BB_CHAN_INFO_NOISE_PWR_HW_WRITE_MASK                         0x00000fff
#define PHY_BB_CHAN_INFO_NOISE_PWR_SW_WRITE_MASK                         0x00000000
#define PHY_BB_CHAN_INFO_NOISE_PWR_RSTMASK                               0xfffff000
#define PHY_BB_CHAN_INFO_NOISE_PWR_RESET                                 0x00000000

// 0xa378 (BB_CHAN_INFO_GAIN_DIFF)
#define PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_MSB               18
#define PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_LSB               12
#define PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_MASK              0x0007f000
#define PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_GET(x)            (((x) & PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_MASK) >> PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_LSB)
#define PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_SET(x)            (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_LSB) & PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_MASK)
#define PHY_BB_CHAN_INFO_GAIN_DIFF_ANALOG_GAIN_DIFF_01_RESET             0
#define PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_MSB                          11
#define PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_LSB                          0
#define PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_MASK                         0x00000fff
#define PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_GET(x)                       (((x) & PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_MASK) >> PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_LSB)
#define PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_SET(x)                       (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_LSB) & PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_MASK)
#define PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_RESET                        0
#define PHY_BB_CHAN_INFO_GAIN_DIFF_ADDRESS                               0xa378
#define PHY_BB_CHAN_INFO_GAIN_DIFF_HW_MASK                               0x0007ffff
#define PHY_BB_CHAN_INFO_GAIN_DIFF_SW_MASK                               0x0007ffff
#define PHY_BB_CHAN_INFO_GAIN_DIFF_HW_WRITE_MASK                         0x0007ffff
#define PHY_BB_CHAN_INFO_GAIN_DIFF_SW_WRITE_MASK                         0x00000000
#define PHY_BB_CHAN_INFO_GAIN_DIFF_RSTMASK                               0xfff80000
#define PHY_BB_CHAN_INFO_GAIN_DIFF_RESET                                 0x00000000

// 0xa37c (BB_CHAN_INFO_FINE_TIMING)
#define PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_MSB                     21
#define PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_LSB                     12
#define PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_MASK                    0x003ff000
#define PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_GET(x)                  (((x) & PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_MASK) >> PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_LSB)
#define PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_SET(x)                  (((0 | (x)) << PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_LSB) & PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_MASK)
#define PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_RESET                   0
#define PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_MSB                      11
#define PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_LSB                      0
#define PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_MASK                     0x00000fff
#define PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_GET(x)                   (((x) & PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_MASK) >> PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_LSB)
#define PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_SET(x)                   (((0 | (x)) << PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_LSB) & PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_MASK)
#define PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_RESET                    0
#define PHY_BB_CHAN_INFO_FINE_TIMING_ADDRESS                             0xa37c
#define PHY_BB_CHAN_INFO_FINE_TIMING_HW_MASK                             0x003fffff
#define PHY_BB_CHAN_INFO_FINE_TIMING_SW_MASK                             0x003fffff
#define PHY_BB_CHAN_INFO_FINE_TIMING_HW_WRITE_MASK                       0x003fffff
#define PHY_BB_CHAN_INFO_FINE_TIMING_SW_WRITE_MASK                       0x00000000
#define PHY_BB_CHAN_INFO_FINE_TIMING_RSTMASK                             0xffc00000
#define PHY_BB_CHAN_INFO_FINE_TIMING_RESET                               0x00000000

// 0xa380 (BB_CHAN_INFO_GAIN_B0)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_MSB              24
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_LSB              24
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_MASK             0x01000000
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_GET(x)           (((x) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_MASK) >> PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_SET(x)           (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_LSB) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_RESET            0
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_MSB              23
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_LSB              23
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_MASK             0x00800000
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_GET(x)           (((x) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_MASK) >> PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_SET(x)           (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_LSB) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_RESET            0
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_MSB                 22
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_LSB                 16
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_MASK                0x007f0000
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_GET(x)              (((x) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_MASK) >> PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_SET(x)              (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_LSB) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_MB_GAIN_0_RESET               0
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_MSB                 15
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_LSB                 8
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_MASK                0x0000ff00
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_GET(x)              (((x) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_MASK) >> PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_SET(x)              (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_LSB) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_RESET               0
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_MSB                    7
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_LSB                    0
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_MASK                   0x000000ff
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_GET(x)                 (((x) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_MASK) >> PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_SET(x)                 (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_LSB) & PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_RESET                  0
#define PHY_BB_CHAN_INFO_GAIN_B0_ADDRESS                                 0xa380
#define PHY_BB_CHAN_INFO_GAIN_B0_HW_MASK                                 0x01ffffff
#define PHY_BB_CHAN_INFO_GAIN_B0_SW_MASK                                 0x01ffffff
#define PHY_BB_CHAN_INFO_GAIN_B0_HW_WRITE_MASK                           0x01ffffff
#define PHY_BB_CHAN_INFO_GAIN_B0_SW_WRITE_MASK                           0x00000000
#define PHY_BB_CHAN_INFO_GAIN_B0_RSTMASK                                 0xfe000000
#define PHY_BB_CHAN_INFO_GAIN_B0_RESET                                   0x00000000

// 0xa384 (BB_RTT_CORR_VALUE)
#define PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_MSB                         16
#define PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_LSB                         0
#define PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_MASK                        0x0001ffff
#define PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_GET(x)                      (((x) & PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_MASK) >> PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_LSB)
#define PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_SET(x)                      (((0 | (x)) << PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_LSB) & PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_MASK)
#define PHY_BB_RTT_CORR_VALUE_RTT_CORR_VALUE_RESET                       0
#define PHY_BB_RTT_CORR_VALUE_ADDRESS                                    0xa384
#define PHY_BB_RTT_CORR_VALUE_HW_MASK                                    0x0001ffff
#define PHY_BB_RTT_CORR_VALUE_SW_MASK                                    0x0001ffff
#define PHY_BB_RTT_CORR_VALUE_HW_WRITE_MASK                              0x0001ffff
#define PHY_BB_RTT_CORR_VALUE_SW_WRITE_MASK                              0x00000000
#define PHY_BB_RTT_CORR_VALUE_RSTMASK                                    0xfffe0000
#define PHY_BB_RTT_CORR_VALUE_RESET                                      0x00000000

// 0xa390 (BB_SCRAMBLER_SEED)
#define PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_MSB                   6
#define PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_LSB                   0
#define PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_MASK                  0x0000007f
#define PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_GET(x)                (((x) & PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_MASK) >> PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_LSB)
#define PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_SET(x)                (((0 | (x)) << PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_LSB) & PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_MASK)
#define PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_RESET                 0
#define PHY_BB_SCRAMBLER_SEED_ADDRESS                                    0xa390
#define PHY_BB_SCRAMBLER_SEED_HW_MASK                                    0x0000007f
#define PHY_BB_SCRAMBLER_SEED_SW_MASK                                    0x0000007f
#define PHY_BB_SCRAMBLER_SEED_HW_WRITE_MASK                              0x00000000
#define PHY_BB_SCRAMBLER_SEED_SW_WRITE_MASK                              0x0000007f
#define PHY_BB_SCRAMBLER_SEED_RSTMASK                                    0xffffffff
#define PHY_BB_SCRAMBLER_SEED_RESET                                      0x00000000

// 0xa394 (BB_BBB_TX_CTRL)
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_MSB                            11
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_LSB                            9
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_MASK                           0x00000e00
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_GET(x)                         (((x) & PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_MASK) >> PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_LSB)
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_LSB) & PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_MASK)
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_RESET                          0
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_MSB                            8
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_LSB                            6
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_MASK                           0x000001c0
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_GET(x)                         (((x) & PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_MASK) >> PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_LSB)
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_LSB) & PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_MASK)
#define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_RESET                          0
#define PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_MSB                         5
#define PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_LSB                         5
#define PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_MASK                        0x00000020
#define PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_GET(x)                      (((x) & PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_MASK) >> PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_LSB)
#define PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_SET(x)                      (((0 | (x)) << PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_LSB) & PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_MASK)
#define PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_RESET                       0
#define PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_MSB                           4
#define PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_LSB                           4
#define PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_MASK                          0x00000010
#define PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_GET(x)                        (((x) & PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_MASK) >> PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_LSB)
#define PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_SET(x)                        (((0 | (x)) << PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_LSB) & PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_MASK)
#define PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_RESET                         0
#define PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_MSB                          3
#define PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_LSB                          2
#define PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_MASK                         0x0000000c
#define PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_GET(x)                       (((x) & PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_MASK) >> PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_LSB)
#define PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_SET(x)                       (((0 | (x)) << PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_LSB) & PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_MASK)
#define PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_RESET                        0
#define PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_MSB                        1
#define PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_LSB                        1
#define PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_MASK                       0x00000002
#define PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_GET(x)                     (((x) & PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_MASK) >> PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_LSB)
#define PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_SET(x)                     (((0 | (x)) << PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_LSB) & PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_MASK)
#define PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_RESET                      0
#define PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_MSB                         0
#define PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_LSB                         0
#define PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_MASK                        0x00000001
#define PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_GET(x)                      (((x) & PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_MASK) >> PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_LSB)
#define PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_SET(x)                      (((0 | (x)) << PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_LSB) & PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_MASK)
#define PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_RESET                       0
#define PHY_BB_BBB_TX_CTRL_ADDRESS                                       0xa394
#define PHY_BB_BBB_TX_CTRL_HW_MASK                                       0x00000fff
#define PHY_BB_BBB_TX_CTRL_SW_MASK                                       0x00000fff
#define PHY_BB_BBB_TX_CTRL_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_BBB_TX_CTRL_SW_WRITE_MASK                                 0x00000fff
#define PHY_BB_BBB_TX_CTRL_RSTMASK                                       0xffffffff
#define PHY_BB_BBB_TX_CTRL_RESET                                         0x00000000

// 0xa398 (BB_BBB_TXFIR_0)
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_MSB                            28
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_LSB                            24
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_MASK                           0x1f000000
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_MASK) >> PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_LSB)
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_LSB) & PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_MASK)
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_RESET                          0
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_MSB                            20
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_LSB                            16
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_MASK                           0x001f0000
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_MASK) >> PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_LSB)
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_LSB) & PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_MASK)
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_RESET                          0
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_MSB                            11
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_LSB                            8
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_MASK                           0x00000f00
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_MASK) >> PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_LSB)
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_LSB) & PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_MASK)
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_RESET                          0
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_MSB                            3
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_LSB                            0
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_MASK                           0x0000000f
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_MASK) >> PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_LSB)
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_LSB) & PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_MASK)
#define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_RESET                          0
#define PHY_BB_BBB_TXFIR_0_ADDRESS                                       0xa398
#define PHY_BB_BBB_TXFIR_0_HW_MASK                                       0x1f1f0f0f
#define PHY_BB_BBB_TXFIR_0_SW_MASK                                       0x1f1f0f0f
#define PHY_BB_BBB_TXFIR_0_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_BBB_TXFIR_0_SW_WRITE_MASK                                 0x1f1f0f0f
#define PHY_BB_BBB_TXFIR_0_RSTMASK                                       0xe0e0f0f0
#define PHY_BB_BBB_TXFIR_0_RESET                                         0x00000000

// 0xa39c (BB_BBB_TXFIR_1)
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_MSB                            30
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_LSB                            24
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_MASK                           0x7f000000
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_MASK) >> PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_LSB)
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_LSB) & PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_MASK)
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_RESET                          0
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_MSB                            22
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_LSB                            16
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_MASK                           0x007f0000
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_MASK) >> PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_LSB)
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_LSB) & PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_MASK)
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_RESET                          0
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_MSB                            13
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_LSB                            8
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_MASK                           0x00003f00
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_MASK) >> PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_LSB)
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_LSB) & PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_MASK)
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_RESET                          0
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_MSB                            5
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_LSB                            0
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_MASK                           0x0000003f
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_MASK) >> PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_LSB)
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_LSB) & PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_MASK)
#define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_RESET                          0
#define PHY_BB_BBB_TXFIR_1_ADDRESS                                       0xa39c
#define PHY_BB_BBB_TXFIR_1_HW_MASK                                       0x7f7f3f3f
#define PHY_BB_BBB_TXFIR_1_SW_MASK                                       0x7f7f3f3f
#define PHY_BB_BBB_TXFIR_1_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_BBB_TXFIR_1_SW_WRITE_MASK                                 0x7f7f3f3f
#define PHY_BB_BBB_TXFIR_1_RSTMASK                                       0x8080c0c0
#define PHY_BB_BBB_TXFIR_1_RESET                                         0x00000000

// 0xa3a0 (BB_BBB_TXFIR_2)
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_MSB                           31
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_LSB                           24
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_MASK                          0xff000000
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_GET(x)                        (((x) & PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_MASK) >> PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_LSB)
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_SET(x)                        (((0 | (x)) << PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_LSB) & PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_MASK)
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_RESET                         0
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_MSB                           23
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_LSB                           16
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_MASK                          0x00ff0000
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_GET(x)                        (((x) & PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_MASK) >> PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_LSB)
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_SET(x)                        (((0 | (x)) << PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_LSB) & PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_MASK)
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_RESET                         0
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_MSB                            15
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_LSB                            8
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_MASK                           0x0000ff00
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_MASK) >> PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_LSB)
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_LSB) & PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_MASK)
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_RESET                          0
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_MSB                            7
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_LSB                            0
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_MASK                           0x000000ff
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_GET(x)                         (((x) & PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_MASK) >> PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_LSB)
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_SET(x)                         (((0 | (x)) << PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_LSB) & PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_MASK)
#define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_RESET                          0
#define PHY_BB_BBB_TXFIR_2_ADDRESS                                       0xa3a0
#define PHY_BB_BBB_TXFIR_2_HW_MASK                                       0xffffffff
#define PHY_BB_BBB_TXFIR_2_SW_MASK                                       0xffffffff
#define PHY_BB_BBB_TXFIR_2_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_BBB_TXFIR_2_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_BBB_TXFIR_2_RSTMASK                                       0x00000000
#define PHY_BB_BBB_TXFIR_2_RESET                                         0x00000000

// 0xa3a4 (BB_HEAVY_CLIP_0)
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_MSB                   31
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_LSB                   24
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_MASK                  0xff000000
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_MASK) >> PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_LSB)
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_LSB) & PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_MASK)
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM3_RESET                 0
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_MSB                   23
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_LSB                   16
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_MASK                  0x00ff0000
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_MASK) >> PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_LSB)
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_LSB) & PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_MASK)
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM2_RESET                 0
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_MSB                   15
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_LSB                   8
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_MASK                  0x0000ff00
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_MASK) >> PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_LSB)
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_LSB) & PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_MASK)
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM1_RESET                 0
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_MSB                   7
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_LSB                   0
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_MASK                  0x000000ff
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_MASK) >> PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_LSB)
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_LSB) & PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_MASK)
#define PHY_BB_HEAVY_CLIP_0_HEAVY_CLIP_FACTOR_QAM0_RESET                 0
#define PHY_BB_HEAVY_CLIP_0_ADDRESS                                      0xa3a4
#define PHY_BB_HEAVY_CLIP_0_HW_MASK                                      0xffffffff
#define PHY_BB_HEAVY_CLIP_0_SW_MASK                                      0xffffffff
#define PHY_BB_HEAVY_CLIP_0_HW_WRITE_MASK                                0x00000000
#define PHY_BB_HEAVY_CLIP_0_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_HEAVY_CLIP_0_RSTMASK                                      0x00000000
#define PHY_BB_HEAVY_CLIP_0_RESET                                        0x00000000

// 0xa3a8 (BB_HEAVY_CLIP_1)
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_MSB                   31
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_LSB                   24
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_MASK                  0xff000000
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_MASK) >> PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_LSB)
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_LSB) & PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_MASK)
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM7_RESET                 0
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_MSB                   23
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_LSB                   16
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_MASK                  0x00ff0000
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_MASK) >> PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_LSB)
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_LSB) & PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_MASK)
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM6_RESET                 0
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_MSB                   15
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_LSB                   8
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_MASK                  0x0000ff00
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_MASK) >> PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_LSB)
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_LSB) & PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_MASK)
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM5_RESET                 0
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_MSB                   7
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_LSB                   0
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_MASK                  0x000000ff
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_MASK) >> PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_LSB)
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_LSB) & PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_MASK)
#define PHY_BB_HEAVY_CLIP_1_HEAVY_CLIP_FACTOR_QAM4_RESET                 0
#define PHY_BB_HEAVY_CLIP_1_ADDRESS                                      0xa3a8
#define PHY_BB_HEAVY_CLIP_1_HW_MASK                                      0xffffffff
#define PHY_BB_HEAVY_CLIP_1_SW_MASK                                      0xffffffff
#define PHY_BB_HEAVY_CLIP_1_HW_WRITE_MASK                                0x00000000
#define PHY_BB_HEAVY_CLIP_1_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_HEAVY_CLIP_1_RSTMASK                                      0x00000000
#define PHY_BB_HEAVY_CLIP_1_RESET                                        0x00000000

// 0xa3ac (BB_HEAVY_CLIP_2)
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_MSB                        25
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_LSB                        16
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_MASK                       0x03ff0000
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_GET(x)                     (((x) & PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_MASK) >> PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_LSB)
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_SET(x)                     (((0 | (x)) << PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_LSB) & PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_MASK)
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_ENABLE_RESET                      0
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_MSB                   15
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_LSB                   8
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_MASK                  0x0000ff00
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_MASK) >> PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_LSB)
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_LSB) & PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_MASK)
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM9_RESET                 0
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_MSB                   7
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_LSB                   0
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_MASK                  0x000000ff
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_GET(x)                (((x) & PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_MASK) >> PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_LSB)
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_SET(x)                (((0 | (x)) << PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_LSB) & PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_MASK)
#define PHY_BB_HEAVY_CLIP_2_HEAVY_CLIP_FACTOR_QAM8_RESET                 0
#define PHY_BB_HEAVY_CLIP_2_ADDRESS                                      0xa3ac
#define PHY_BB_HEAVY_CLIP_2_HW_MASK                                      0x03ffffff
#define PHY_BB_HEAVY_CLIP_2_SW_MASK                                      0x03ffffff
#define PHY_BB_HEAVY_CLIP_2_HW_WRITE_MASK                                0x00000000
#define PHY_BB_HEAVY_CLIP_2_SW_WRITE_MASK                                0x03ffffff
#define PHY_BB_HEAVY_CLIP_2_RSTMASK                                      0xfc000000
#define PHY_BB_HEAVY_CLIP_2_RESET                                        0x00000000

// 0xa3b4 (BB_SM_HIST_0)
#define PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_MSB                            31
#define PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_LSB                            26
#define PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_MASK                           0xfc000000
#define PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_GET(x)                         (((x) & PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_MASK) >> PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_LSB)
#define PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_SET(x)                         (((0 | (x)) << PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_LSB) & PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_MASK)
#define PHY_BB_SM_HIST_0_SM_REC_LAST_ADDR_RESET                          0
#define PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_MSB                             24
#define PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_LSB                             22
#define PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_MASK                            0x01c00000
#define PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_GET(x)                          (((x) & PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_MASK) >> PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_LSB)
#define PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_SET(x)                          (((0 | (x)) << PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_LSB) & PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_MASK)
#define PHY_BB_SM_HIST_0_SM_REC_MAC_TRIG_RESET                           0
#define PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_MSB                              21
#define PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_LSB                              21
#define PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_MASK                             0x00200000
#define PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_GET(x)                           (((x) & PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_MASK) >> PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_LSB)
#define PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_SET(x)                           (((0 | (x)) << PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_LSB) & PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_MASK)
#define PHY_BB_SM_HIST_0_SM_REC_AGC_SEL_RESET                            0
#define PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_MSB                             20
#define PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_LSB                             17
#define PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_MASK                            0x001e0000
#define PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_GET(x)                          (((x) & PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_MASK) >> PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_LSB)
#define PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_SET(x)                          (((0 | (x)) << PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_LSB) & PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_MASK)
#define PHY_BB_SM_HIST_0_SM_REC_DATA_NUM_RESET                           0
#define PHY_BB_SM_HIST_0_SM_REC_CHN_EN_MSB                               16
#define PHY_BB_SM_HIST_0_SM_REC_CHN_EN_LSB                               14
#define PHY_BB_SM_HIST_0_SM_REC_CHN_EN_MASK                              0x0001c000
#define PHY_BB_SM_HIST_0_SM_REC_CHN_EN_GET(x)                            (((x) & PHY_BB_SM_HIST_0_SM_REC_CHN_EN_MASK) >> PHY_BB_SM_HIST_0_SM_REC_CHN_EN_LSB)
#define PHY_BB_SM_HIST_0_SM_REC_CHN_EN_SET(x)                            (((0 | (x)) << PHY_BB_SM_HIST_0_SM_REC_CHN_EN_LSB) & PHY_BB_SM_HIST_0_SM_REC_CHN_EN_MASK)
#define PHY_BB_SM_HIST_0_SM_REC_CHN_EN_RESET                             0
#define PHY_BB_SM_HIST_0_SM_REC_PART_EN_MSB                              13
#define PHY_BB_SM_HIST_0_SM_REC_PART_EN_LSB                              4
#define PHY_BB_SM_HIST_0_SM_REC_PART_EN_MASK                             0x00003ff0
#define PHY_BB_SM_HIST_0_SM_REC_PART_EN_GET(x)                           (((x) & PHY_BB_SM_HIST_0_SM_REC_PART_EN_MASK) >> PHY_BB_SM_HIST_0_SM_REC_PART_EN_LSB)
#define PHY_BB_SM_HIST_0_SM_REC_PART_EN_SET(x)                           (((0 | (x)) << PHY_BB_SM_HIST_0_SM_REC_PART_EN_LSB) & PHY_BB_SM_HIST_0_SM_REC_PART_EN_MASK)
#define PHY_BB_SM_HIST_0_SM_REC_PART_EN_RESET                            0
#define PHY_BB_SM_HIST_0_SM_REC_TIME_RES_MSB                             3
#define PHY_BB_SM_HIST_0_SM_REC_TIME_RES_LSB                             2
#define PHY_BB_SM_HIST_0_SM_REC_TIME_RES_MASK                            0x0000000c
#define PHY_BB_SM_HIST_0_SM_REC_TIME_RES_GET(x)                          (((x) & PHY_BB_SM_HIST_0_SM_REC_TIME_RES_MASK) >> PHY_BB_SM_HIST_0_SM_REC_TIME_RES_LSB)
#define PHY_BB_SM_HIST_0_SM_REC_TIME_RES_SET(x)                          (((0 | (x)) << PHY_BB_SM_HIST_0_SM_REC_TIME_RES_LSB) & PHY_BB_SM_HIST_0_SM_REC_TIME_RES_MASK)
#define PHY_BB_SM_HIST_0_SM_REC_TIME_RES_RESET                           0
#define PHY_BB_SM_HIST_0_SM_REC_MODE_MSB                                 1
#define PHY_BB_SM_HIST_0_SM_REC_MODE_LSB                                 1
#define PHY_BB_SM_HIST_0_SM_REC_MODE_MASK                                0x00000002
#define PHY_BB_SM_HIST_0_SM_REC_MODE_GET(x)                              (((x) & PHY_BB_SM_HIST_0_SM_REC_MODE_MASK) >> PHY_BB_SM_HIST_0_SM_REC_MODE_LSB)
#define PHY_BB_SM_HIST_0_SM_REC_MODE_SET(x)                              (((0 | (x)) << PHY_BB_SM_HIST_0_SM_REC_MODE_LSB) & PHY_BB_SM_HIST_0_SM_REC_MODE_MASK)
#define PHY_BB_SM_HIST_0_SM_REC_MODE_RESET                               0
#define PHY_BB_SM_HIST_0_SM_REC_EN_MSB                                   0
#define PHY_BB_SM_HIST_0_SM_REC_EN_LSB                                   0
#define PHY_BB_SM_HIST_0_SM_REC_EN_MASK                                  0x00000001
#define PHY_BB_SM_HIST_0_SM_REC_EN_GET(x)                                (((x) & PHY_BB_SM_HIST_0_SM_REC_EN_MASK) >> PHY_BB_SM_HIST_0_SM_REC_EN_LSB)
#define PHY_BB_SM_HIST_0_SM_REC_EN_SET(x)                                (((0 | (x)) << PHY_BB_SM_HIST_0_SM_REC_EN_LSB) & PHY_BB_SM_HIST_0_SM_REC_EN_MASK)
#define PHY_BB_SM_HIST_0_SM_REC_EN_RESET                                 0
#define PHY_BB_SM_HIST_0_ADDRESS                                         0xa3b4
#define PHY_BB_SM_HIST_0_HW_MASK                                         0xfdffffff
#define PHY_BB_SM_HIST_0_SW_MASK                                         0xfdffffff
#define PHY_BB_SM_HIST_0_HW_WRITE_MASK                                   0xfc000000
#define PHY_BB_SM_HIST_0_SW_WRITE_MASK                                   0x01ffffff
#define PHY_BB_SM_HIST_0_RSTMASK                                         0x02000001
#define PHY_BB_SM_HIST_0_RESET                                           0x00000000

// 0xa3b8 (BB_SM_HIST_1)
#define PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_MSB                            1
#define PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_LSB                            0
#define PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_MASK                           0x00000003
#define PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_GET(x)                         (((x) & PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_MASK) >> PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_LSB)
#define PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_SET(x)                         (((0 | (x)) << PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_LSB) & PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_MASK)
#define PHY_BB_SM_HIST_1_SM_REC_SS_FORMAT_RESET                          0
#define PHY_BB_SM_HIST_1_ADDRESS                                         0xa3b8
#define PHY_BB_SM_HIST_1_HW_MASK                                         0x00000003
#define PHY_BB_SM_HIST_1_SW_MASK                                         0x00000003
#define PHY_BB_SM_HIST_1_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_SM_HIST_1_SW_WRITE_MASK                                   0x00000003
#define PHY_BB_SM_HIST_1_RSTMASK                                         0xffffffff
#define PHY_BB_SM_HIST_1_RESET                                           0x00000000

// 0xa3f0 (BB_POWERTX_MAX_SUB)
#define PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_MSB                13
#define PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_LSB                8
#define PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_MASK               0x00003f00
#define PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_GET(x)             (((x) & PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_MASK) >> PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_LSB)
#define PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_SET(x)             (((0 | (x)) << PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_LSB) & PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_MASK)
#define PHY_BB_POWERTX_MAX_SUB_POWERTX_SUB_FOR_2CHAIN_RESET              6
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_MSB    7
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_LSB    7
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_MASK   0x00000080
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_GET(x) (((x) & PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_MASK) >> PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_LSB)
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_SET(x) (((0 | (x)) << PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_LSB) & PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_MASK)
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_OLPC_GAIN_DELTA_ADJ_RESET  0
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_MSB            6
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_LSB            6
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_MASK           0x00000040
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_GET(x)         (((x) & PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_MASK) >> PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_LSB)
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_SET(x)         (((0 | (x)) << PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_LSB) & PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_MASK)
#define PHY_BB_POWERTX_MAX_SUB_USE_PER_PACKET_POWERTX_MAX_RESET          0
#define PHY_BB_POWERTX_MAX_SUB_ADDRESS                                   0xa3f0
#define PHY_BB_POWERTX_MAX_SUB_HW_MASK                                   0x00003fc0
#define PHY_BB_POWERTX_MAX_SUB_SW_MASK                                   0x00003fc0
#define PHY_BB_POWERTX_MAX_SUB_HW_WRITE_MASK                             0x00000000
#define PHY_BB_POWERTX_MAX_SUB_SW_WRITE_MASK                             0x00003fc0
#define PHY_BB_POWERTX_MAX_SUB_RSTMASK                                   0xffffffbf
#define PHY_BB_POWERTX_MAX_SUB_RESET                                     0x00000600

// 0xa3f8 (BB_TPC_1)
#define PHY_BB_TPC_1_THERM_GAIN_ERR_DB_MAX_MSB                           30
#define PHY_BB_TPC_1_THERM_GAIN_ERR_DB_MAX_LSB                           26
#define PHY_BB_TPC_1_THERM_GAIN_ERR_DB_MAX_MASK                          0x7c000000
#define PHY_BB_TPC_1_THERM_GAIN_ERR_DB_MAX_GET(x)                        (((x) & PHY_BB_TPC_1_THERM_GAIN_ERR_DB_MAX_MASK) >> PHY_BB_TPC_1_THERM_GAIN_ERR_DB_MAX_LSB)
#define PHY_BB_TPC_1_THERM_GAIN_ERR_DB_MAX_SET(x)                        (((0 | (x)) << PHY_BB_TPC_1_THERM_GAIN_ERR_DB_MAX_LSB) & PHY_BB_TPC_1_THERM_GAIN_ERR_DB_MAX_MASK)
#define PHY_BB_TPC_1_THERM_GAIN_ERR_DB_MAX_RESET                         0
#define PHY_BB_TPC_1_ADDRESS                                             0xa3f8
#define PHY_BB_TPC_1_HW_MASK                                             0x7c000000
#define PHY_BB_TPC_1_SW_MASK                                             0x7c000000
#define PHY_BB_TPC_1_HW_WRITE_MASK                                       0x00000000
#define PHY_BB_TPC_1_SW_WRITE_MASK                                       0x7c000000
#define PHY_BB_TPC_1_RSTMASK                                             0x83ffffff
#define PHY_BB_TPC_1_RESET                                               0x00000000

// 0xa3fc (BB_TPC_2)
#define PHY_BB_TPC_2_FORCED_TARGET_POWER_MSB                             30
#define PHY_BB_TPC_2_FORCED_TARGET_POWER_LSB                             25
#define PHY_BB_TPC_2_FORCED_TARGET_POWER_MASK                            0x7e000000
#define PHY_BB_TPC_2_FORCED_TARGET_POWER_GET(x)                          (((x) & PHY_BB_TPC_2_FORCED_TARGET_POWER_MASK) >> PHY_BB_TPC_2_FORCED_TARGET_POWER_LSB)
#define PHY_BB_TPC_2_FORCED_TARGET_POWER_SET(x)                          (((0 | (x)) << PHY_BB_TPC_2_FORCED_TARGET_POWER_LSB) & PHY_BB_TPC_2_FORCED_TARGET_POWER_MASK)
#define PHY_BB_TPC_2_FORCED_TARGET_POWER_RESET                           0
#define PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_MSB                         24
#define PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_LSB                         24
#define PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_MASK                        0x01000000
#define PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_GET(x)                      (((x) & PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_MASK) >> PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_LSB)
#define PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_SET(x)                      (((0 | (x)) << PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_LSB) & PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_MASK)
#define PHY_BB_TPC_2_USE_FORCED_TARGET_POWER_RESET                       1
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_MSB                          23
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_LSB                          16
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_MASK                         0x00ff0000
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_GET(x)                       (((x) & PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_MASK) >> PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_LSB)
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_SET(x)                       (((0 | (x)) << PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_LSB) & PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_MASK)
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_RESET                        0
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_MSB                         15
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_LSB                         8
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_MASK                        0x0000ff00
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_GET(x)                      (((x) & PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_MASK) >> PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_LSB)
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_SET(x)                      (((0 | (x)) << PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_LSB) & PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_MASK)
#define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_RESET                       0
#define PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_MSB                            7
#define PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_LSB                            0
#define PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_MASK                           0x000000ff
#define PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_GET(x)                         (((x) & PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_MASK) >> PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_LSB)
#define PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_SET(x)                         (((0 | (x)) << PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_LSB) & PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_MASK)
#define PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_RESET                          0
#define PHY_BB_TPC_2_ADDRESS                                             0xa3fc
#define PHY_BB_TPC_2_HW_MASK                                             0x7fffffff
#define PHY_BB_TPC_2_SW_MASK                                             0x7fffffff
#define PHY_BB_TPC_2_HW_WRITE_MASK                                       0x00000000
#define PHY_BB_TPC_2_SW_WRITE_MASK                                       0x7fffffff
#define PHY_BB_TPC_2_RSTMASK                                             0x81000000
#define PHY_BB_TPC_2_RESET                                               0x01000000

// 0xa400 (BB_TPC_3)
#define PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_MSB                             31
#define PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_LSB                             31
#define PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_MASK                            0x80000000
#define PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_GET(x)                          (((x) & PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_MASK) >> PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_LSB)
#define PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_SET(x)                          (((0 | (x)) << PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_LSB) & PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_MASK)
#define PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_RESET                           1
#define PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_MSB                               27
#define PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_LSB                               25
#define PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_MASK                              0x0e000000
#define PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_GET(x)                            (((x) & PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_MASK) >> PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_LSB)
#define PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_SET(x)                            (((0 | (x)) << PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_LSB) & PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_MASK)
#define PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_RESET                             0
#define PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_MSB                              24
#define PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_LSB                              22
#define PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_MASK                             0x01c00000
#define PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_GET(x)                           (((x) & PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_MASK) >> PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_LSB)
#define PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_SET(x)                           (((0 | (x)) << PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_LSB) & PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_MASK)
#define PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_RESET                            0
#define PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_MSB                             15
#define PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_LSB                             8
#define PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_MASK                            0x0000ff00
#define PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_GET(x)                          (((x) & PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_MASK) >> PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_LSB)
#define PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_SET(x)                          (((0 | (x)) << PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_LSB) & PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_MASK)
#define PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_RESET                           0
#define PHY_BB_TPC_3_TX_END_TO_PDADC_ON_MSB                              7
#define PHY_BB_TPC_3_TX_END_TO_PDADC_ON_LSB                              0
#define PHY_BB_TPC_3_TX_END_TO_PDADC_ON_MASK                             0x000000ff
#define PHY_BB_TPC_3_TX_END_TO_PDADC_ON_GET(x)                           (((x) & PHY_BB_TPC_3_TX_END_TO_PDADC_ON_MASK) >> PHY_BB_TPC_3_TX_END_TO_PDADC_ON_LSB)
#define PHY_BB_TPC_3_TX_END_TO_PDADC_ON_SET(x)                           (((0 | (x)) << PHY_BB_TPC_3_TX_END_TO_PDADC_ON_LSB) & PHY_BB_TPC_3_TX_END_TO_PDADC_ON_MASK)
#define PHY_BB_TPC_3_TX_END_TO_PDADC_ON_RESET                            0
#define PHY_BB_TPC_3_ADDRESS                                             0xa400
#define PHY_BB_TPC_3_HW_MASK                                             0x8fc0ffff
#define PHY_BB_TPC_3_SW_MASK                                             0x8fc0ffff
#define PHY_BB_TPC_3_HW_WRITE_MASK                                       0x00000000
#define PHY_BB_TPC_3_SW_WRITE_MASK                                       0x8fc0ffff
#define PHY_BB_TPC_3_RSTMASK                                             0xf03f0000
#define PHY_BB_TPC_3_RESET                                               0x80000000

// 0xa404 (BB_TPC_4_B0)
#define PHY_BB_TPC_4_B0_RATE_SENT_0_MSB                                  24
#define PHY_BB_TPC_4_B0_RATE_SENT_0_LSB                                  20
#define PHY_BB_TPC_4_B0_RATE_SENT_0_MASK                                 0x01f00000
#define PHY_BB_TPC_4_B0_RATE_SENT_0_GET(x)                               (((x) & PHY_BB_TPC_4_B0_RATE_SENT_0_MASK) >> PHY_BB_TPC_4_B0_RATE_SENT_0_LSB)
#define PHY_BB_TPC_4_B0_RATE_SENT_0_SET(x)                               (((0 | (x)) << PHY_BB_TPC_4_B0_RATE_SENT_0_LSB) & PHY_BB_TPC_4_B0_RATE_SENT_0_MASK)
#define PHY_BB_TPC_4_B0_RATE_SENT_0_RESET                                0
#define PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_MSB                            19
#define PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_LSB                            14
#define PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_MASK                           0x000fc000
#define PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_GET(x)                         (((x) & PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_MASK) >> PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_LSB)
#define PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_SET(x)                         (((0 | (x)) << PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_LSB) & PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_MASK)
#define PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_RESET                          0
#define PHY_BB_TPC_4_B0_DAC_GAIN_0_MSB                                   13
#define PHY_BB_TPC_4_B0_DAC_GAIN_0_LSB                                   9
#define PHY_BB_TPC_4_B0_DAC_GAIN_0_MASK                                  0x00003e00
#define PHY_BB_TPC_4_B0_DAC_GAIN_0_GET(x)                                (((x) & PHY_BB_TPC_4_B0_DAC_GAIN_0_MASK) >> PHY_BB_TPC_4_B0_DAC_GAIN_0_LSB)
#define PHY_BB_TPC_4_B0_DAC_GAIN_0_SET(x)                                (((0 | (x)) << PHY_BB_TPC_4_B0_DAC_GAIN_0_LSB) & PHY_BB_TPC_4_B0_DAC_GAIN_0_MASK)
#define PHY_BB_TPC_4_B0_DAC_GAIN_0_RESET                                 0
#define PHY_BB_TPC_4_B0_PD_AVG_OUT_0_MSB                                 8
#define PHY_BB_TPC_4_B0_PD_AVG_OUT_0_LSB                                 1
#define PHY_BB_TPC_4_B0_PD_AVG_OUT_0_MASK                                0x000001fe
#define PHY_BB_TPC_4_B0_PD_AVG_OUT_0_GET(x)                              (((x) & PHY_BB_TPC_4_B0_PD_AVG_OUT_0_MASK) >> PHY_BB_TPC_4_B0_PD_AVG_OUT_0_LSB)
#define PHY_BB_TPC_4_B0_PD_AVG_OUT_0_SET(x)                              (((0 | (x)) << PHY_BB_TPC_4_B0_PD_AVG_OUT_0_LSB) & PHY_BB_TPC_4_B0_PD_AVG_OUT_0_MASK)
#define PHY_BB_TPC_4_B0_PD_AVG_OUT_0_RESET                               0
#define PHY_BB_TPC_4_B0_PD_AVG_VALID_0_MSB                               0
#define PHY_BB_TPC_4_B0_PD_AVG_VALID_0_LSB                               0
#define PHY_BB_TPC_4_B0_PD_AVG_VALID_0_MASK                              0x00000001
#define PHY_BB_TPC_4_B0_PD_AVG_VALID_0_GET(x)                            (((x) & PHY_BB_TPC_4_B0_PD_AVG_VALID_0_MASK) >> PHY_BB_TPC_4_B0_PD_AVG_VALID_0_LSB)
#define PHY_BB_TPC_4_B0_PD_AVG_VALID_0_SET(x)                            (((0 | (x)) << PHY_BB_TPC_4_B0_PD_AVG_VALID_0_LSB) & PHY_BB_TPC_4_B0_PD_AVG_VALID_0_MASK)
#define PHY_BB_TPC_4_B0_PD_AVG_VALID_0_RESET                             0
#define PHY_BB_TPC_4_B0_ADDRESS                                          0xa404
#define PHY_BB_TPC_4_B0_HW_MASK                                          0x01ffffff
#define PHY_BB_TPC_4_B0_SW_MASK                                          0x01ffffff
#define PHY_BB_TPC_4_B0_HW_WRITE_MASK                                    0x01ffffff
#define PHY_BB_TPC_4_B0_SW_WRITE_MASK                                    0x00000000
#define PHY_BB_TPC_4_B0_RSTMASK                                          0xfe0001ff
#define PHY_BB_TPC_4_B0_RESET                                            0x00000000

// 0xa408 (BB_TPC_5)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_MSB                     29
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_LSB                     24
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_MASK                    0x3f000000
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_GET(x)                  (((x) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_MASK) >> PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_LSB)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_SET(x)                  (((0 | (x)) << PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_LSB) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_MASK)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM4_RESET                   0
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_MSB                     23
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_LSB                     18
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_MASK                    0x00fc0000
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_GET(x)                  (((x) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_MASK) >> PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_LSB)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_SET(x)                  (((0 | (x)) << PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_LSB) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_MASK)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM3_RESET                   0
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_MSB                     17
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_LSB                     12
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_MASK                    0x0003f000
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_GET(x)                  (((x) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_MASK) >> PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_LSB)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_SET(x)                  (((0 | (x)) << PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_LSB) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_MASK)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM2_RESET                   0
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_MSB                     11
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_LSB                     6
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_MASK                    0x00000fc0
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_GET(x)                  (((x) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_MASK) >> PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_LSB)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_SET(x)                  (((0 | (x)) << PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_LSB) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_MASK)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM1_RESET                   0
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_MSB                     5
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_LSB                     0
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_MASK                    0x0000003f
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_GET(x)                  (((x) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_MASK) >> PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_LSB)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_SET(x)                  (((0 | (x)) << PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_LSB) & PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_MASK)
#define PHY_BB_TPC_5_HEAVY_CLIP_COMP_FACTOR_QAM0_RESET                   0
#define PHY_BB_TPC_5_ADDRESS                                             0xa408
#define PHY_BB_TPC_5_HW_MASK                                             0x3fffffff
#define PHY_BB_TPC_5_SW_MASK                                             0x3fffffff
#define PHY_BB_TPC_5_HW_WRITE_MASK                                       0x00000000
#define PHY_BB_TPC_5_SW_WRITE_MASK                                       0x3fffffff
#define PHY_BB_TPC_5_RSTMASK                                             0xffffffff
#define PHY_BB_TPC_5_RESET                                               0x00000000

// 0xa40c (BB_TPC_6)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_MSB                     29
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_LSB                     24
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_MASK                    0x3f000000
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_GET(x)                  (((x) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_MASK) >> PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_LSB)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_SET(x)                  (((0 | (x)) << PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_LSB) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_MASK)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM9_RESET                   0
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_MSB                     23
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_LSB                     18
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_MASK                    0x00fc0000
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_GET(x)                  (((x) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_MASK) >> PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_LSB)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_SET(x)                  (((0 | (x)) << PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_LSB) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_MASK)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM8_RESET                   0
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_MSB                     17
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_LSB                     12
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_MASK                    0x0003f000
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_GET(x)                  (((x) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_MASK) >> PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_LSB)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_SET(x)                  (((0 | (x)) << PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_LSB) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_MASK)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM7_RESET                   0
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_MSB                     11
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_LSB                     6
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_MASK                    0x00000fc0
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_GET(x)                  (((x) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_MASK) >> PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_LSB)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_SET(x)                  (((0 | (x)) << PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_LSB) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_MASK)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM6_RESET                   0
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_MSB                     5
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_LSB                     0
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_MASK                    0x0000003f
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_GET(x)                  (((x) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_MASK) >> PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_LSB)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_SET(x)                  (((0 | (x)) << PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_LSB) & PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_MASK)
#define PHY_BB_TPC_6_HEAVY_CLIP_COMP_FACTOR_QAM5_RESET                   0
#define PHY_BB_TPC_6_ADDRESS                                             0xa40c
#define PHY_BB_TPC_6_HW_MASK                                             0x3fffffff
#define PHY_BB_TPC_6_SW_MASK                                             0x3fffffff
#define PHY_BB_TPC_6_HW_WRITE_MASK                                       0x00000000
#define PHY_BB_TPC_6_SW_WRITE_MASK                                       0x3fffffff
#define PHY_BB_TPC_6_RSTMASK                                             0xffffffff
#define PHY_BB_TPC_6_RESET                                               0x00000000

// 0xa410 (BB_TPC_7)
#define PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_MSB       23
#define PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_LSB       23
#define PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_MASK      0x00800000
#define PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_GET(x)    (((x) & PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_MASK) >> PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_LSB)
#define PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_SET(x)    (((0 | (x)) << PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_LSB) & PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_MASK)
#define PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_RESET     0
#define PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_MSB                         22
#define PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_LSB                         22
#define PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_MASK                        0x00400000
#define PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_GET(x)                      (((x) & PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_MASK) >> PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_LSB)
#define PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_SET(x)                      (((0 | (x)) << PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_LSB) & PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_MASK)
#define PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_RESET                       1
#define PHY_BB_TPC_7_USE_TX_PD_IN_XPA_MSB                                21
#define PHY_BB_TPC_7_USE_TX_PD_IN_XPA_LSB                                21
#define PHY_BB_TPC_7_USE_TX_PD_IN_XPA_MASK                               0x00200000
#define PHY_BB_TPC_7_USE_TX_PD_IN_XPA_GET(x)                             (((x) & PHY_BB_TPC_7_USE_TX_PD_IN_XPA_MASK) >> PHY_BB_TPC_7_USE_TX_PD_IN_XPA_LSB)
#define PHY_BB_TPC_7_USE_TX_PD_IN_XPA_SET(x)                             (((0 | (x)) << PHY_BB_TPC_7_USE_TX_PD_IN_XPA_LSB) & PHY_BB_TPC_7_USE_TX_PD_IN_XPA_MASK)
#define PHY_BB_TPC_7_USE_TX_PD_IN_XPA_RESET                              0
#define PHY_BB_TPC_7_EN_CL_GAIN_MOD_MSB                                  20
#define PHY_BB_TPC_7_EN_CL_GAIN_MOD_LSB                                  20
#define PHY_BB_TPC_7_EN_CL_GAIN_MOD_MASK                                 0x00100000
#define PHY_BB_TPC_7_EN_CL_GAIN_MOD_GET(x)                               (((x) & PHY_BB_TPC_7_EN_CL_GAIN_MOD_MASK) >> PHY_BB_TPC_7_EN_CL_GAIN_MOD_LSB)
#define PHY_BB_TPC_7_EN_CL_GAIN_MOD_SET(x)                               (((0 | (x)) << PHY_BB_TPC_7_EN_CL_GAIN_MOD_LSB) & PHY_BB_TPC_7_EN_CL_GAIN_MOD_MASK)
#define PHY_BB_TPC_7_EN_CL_GAIN_MOD_RESET                                0
#define PHY_BB_TPC_7_ANA_SET_SEL_MSB                                     19
#define PHY_BB_TPC_7_ANA_SET_SEL_LSB                                     19
#define PHY_BB_TPC_7_ANA_SET_SEL_MASK                                    0x00080000
#define PHY_BB_TPC_7_ANA_SET_SEL_GET(x)                                  (((x) & PHY_BB_TPC_7_ANA_SET_SEL_MASK) >> PHY_BB_TPC_7_ANA_SET_SEL_LSB)
#define PHY_BB_TPC_7_ANA_SET_SEL_SET(x)                                  (((0 | (x)) << PHY_BB_TPC_7_ANA_SET_SEL_LSB) & PHY_BB_TPC_7_ANA_SET_SEL_MASK)
#define PHY_BB_TPC_7_ANA_SET_SEL_RESET                                   0
#define PHY_BB_TPC_7_ANA_SET_LST_MSB                                     18
#define PHY_BB_TPC_7_ANA_SET_LST_LSB                                     16
#define PHY_BB_TPC_7_ANA_SET_LST_MASK                                    0x00070000
#define PHY_BB_TPC_7_ANA_SET_LST_GET(x)                                  (((x) & PHY_BB_TPC_7_ANA_SET_LST_MASK) >> PHY_BB_TPC_7_ANA_SET_LST_LSB)
#define PHY_BB_TPC_7_ANA_SET_LST_SET(x)                                  (((0 | (x)) << PHY_BB_TPC_7_ANA_SET_LST_LSB) & PHY_BB_TPC_7_ANA_SET_LST_MASK)
#define PHY_BB_TPC_7_ANA_SET_LST_RESET                                   1
#define PHY_BB_TPC_7_ANA_SET_FST_MSB                                     15
#define PHY_BB_TPC_7_ANA_SET_FST_LSB                                     13
#define PHY_BB_TPC_7_ANA_SET_FST_MASK                                    0x0000e000
#define PHY_BB_TPC_7_ANA_SET_FST_GET(x)                                  (((x) & PHY_BB_TPC_7_ANA_SET_FST_MASK) >> PHY_BB_TPC_7_ANA_SET_FST_LSB)
#define PHY_BB_TPC_7_ANA_SET_FST_SET(x)                                  (((0 | (x)) << PHY_BB_TPC_7_ANA_SET_FST_LSB) & PHY_BB_TPC_7_ANA_SET_FST_MASK)
#define PHY_BB_TPC_7_ANA_SET_FST_RESET                                   0
#define PHY_BB_TPC_7_TRY_NXT_SET_MSB                                     12
#define PHY_BB_TPC_7_TRY_NXT_SET_LSB                                     12
#define PHY_BB_TPC_7_TRY_NXT_SET_MASK                                    0x00001000
#define PHY_BB_TPC_7_TRY_NXT_SET_GET(x)                                  (((x) & PHY_BB_TPC_7_TRY_NXT_SET_MASK) >> PHY_BB_TPC_7_TRY_NXT_SET_LSB)
#define PHY_BB_TPC_7_TRY_NXT_SET_SET(x)                                  (((0 | (x)) << PHY_BB_TPC_7_TRY_NXT_SET_LSB) & PHY_BB_TPC_7_TRY_NXT_SET_MASK)
#define PHY_BB_TPC_7_TRY_NXT_SET_RESET                                   1
#define PHY_BB_TPC_7_GAIN_CALC_MODE_MSB                                  11
#define PHY_BB_TPC_7_GAIN_CALC_MODE_LSB                                  10
#define PHY_BB_TPC_7_GAIN_CALC_MODE_MASK                                 0x00000c00
#define PHY_BB_TPC_7_GAIN_CALC_MODE_GET(x)                               (((x) & PHY_BB_TPC_7_GAIN_CALC_MODE_MASK) >> PHY_BB_TPC_7_GAIN_CALC_MODE_LSB)
#define PHY_BB_TPC_7_GAIN_CALC_MODE_SET(x)                               (((0 | (x)) << PHY_BB_TPC_7_GAIN_CALC_MODE_LSB) & PHY_BB_TPC_7_GAIN_CALC_MODE_MASK)
#define PHY_BB_TPC_7_GAIN_CALC_MODE_RESET                                1
#define PHY_BB_TPC_7_OLPC_MODE_MSB                                       9
#define PHY_BB_TPC_7_OLPC_MODE_LSB                                       9
#define PHY_BB_TPC_7_OLPC_MODE_MASK                                      0x00000200
#define PHY_BB_TPC_7_OLPC_MODE_GET(x)                                    (((x) & PHY_BB_TPC_7_OLPC_MODE_MASK) >> PHY_BB_TPC_7_OLPC_MODE_LSB)
#define PHY_BB_TPC_7_OLPC_MODE_SET(x)                                    (((0 | (x)) << PHY_BB_TPC_7_OLPC_MODE_LSB) & PHY_BB_TPC_7_OLPC_MODE_MASK)
#define PHY_BB_TPC_7_OLPC_MODE_RESET                                     0
#define PHY_BB_TPC_7_FORCE_PA_CFG_MSB                                    8
#define PHY_BB_TPC_7_FORCE_PA_CFG_LSB                                    8
#define PHY_BB_TPC_7_FORCE_PA_CFG_MASK                                   0x00000100
#define PHY_BB_TPC_7_FORCE_PA_CFG_GET(x)                                 (((x) & PHY_BB_TPC_7_FORCE_PA_CFG_MASK) >> PHY_BB_TPC_7_FORCE_PA_CFG_LSB)
#define PHY_BB_TPC_7_FORCE_PA_CFG_SET(x)                                 (((0 | (x)) << PHY_BB_TPC_7_FORCE_PA_CFG_LSB) & PHY_BB_TPC_7_FORCE_PA_CFG_MASK)
#define PHY_BB_TPC_7_FORCE_PA_CFG_RESET                                  0
#define PHY_BB_TPC_7_FORCE_TXGAIN_IDX_MSB                                7
#define PHY_BB_TPC_7_FORCE_TXGAIN_IDX_LSB                                7
#define PHY_BB_TPC_7_FORCE_TXGAIN_IDX_MASK                               0x00000080
#define PHY_BB_TPC_7_FORCE_TXGAIN_IDX_GET(x)                             (((x) & PHY_BB_TPC_7_FORCE_TXGAIN_IDX_MASK) >> PHY_BB_TPC_7_FORCE_TXGAIN_IDX_LSB)
#define PHY_BB_TPC_7_FORCE_TXGAIN_IDX_SET(x)                             (((0 | (x)) << PHY_BB_TPC_7_FORCE_TXGAIN_IDX_LSB) & PHY_BB_TPC_7_FORCE_TXGAIN_IDX_MASK)
#define PHY_BB_TPC_7_FORCE_TXGAIN_IDX_RESET                              0
#define PHY_BB_TPC_7_FORCE_DAC_GAIN_MSB                                  6
#define PHY_BB_TPC_7_FORCE_DAC_GAIN_LSB                                  6
#define PHY_BB_TPC_7_FORCE_DAC_GAIN_MASK                                 0x00000040
#define PHY_BB_TPC_7_FORCE_DAC_GAIN_GET(x)                               (((x) & PHY_BB_TPC_7_FORCE_DAC_GAIN_MASK) >> PHY_BB_TPC_7_FORCE_DAC_GAIN_LSB)
#define PHY_BB_TPC_7_FORCE_DAC_GAIN_SET(x)                               (((0 | (x)) << PHY_BB_TPC_7_FORCE_DAC_GAIN_LSB) & PHY_BB_TPC_7_FORCE_DAC_GAIN_MASK)
#define PHY_BB_TPC_7_FORCE_DAC_GAIN_RESET                                0
#define PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_MSB                               5
#define PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_LSB                               0
#define PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_MASK                              0x0000003f
#define PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_GET(x)                            (((x) & PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_MASK) >> PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_LSB)
#define PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_SET(x)                            (((0 | (x)) << PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_LSB) & PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_MASK)
#define PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_RESET                             0
#define PHY_BB_TPC_7_ADDRESS                                             0xa410
#define PHY_BB_TPC_7_HW_MASK                                             0x00ffffff
#define PHY_BB_TPC_7_SW_MASK                                             0x00ffffff
#define PHY_BB_TPC_7_HW_WRITE_MASK                                       0x00000000
#define PHY_BB_TPC_7_SW_WRITE_MASK                                       0x00ffffff
#define PHY_BB_TPC_7_RSTMASK                                             0xffdfffc0
#define PHY_BB_TPC_7_RESET                                               0x00411400

// 0xa414 (BB_TPC_8)
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM80_MSB                             31
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM80_LSB                             24
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM80_MASK                            0xff000000
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM80_GET(x)                          (((x) & PHY_BB_TPC_8_POWER_OFFSET_OFDM80_MASK) >> PHY_BB_TPC_8_POWER_OFFSET_OFDM80_LSB)
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM80_SET(x)                          (((0 | (x)) << PHY_BB_TPC_8_POWER_OFFSET_OFDM80_LSB) & PHY_BB_TPC_8_POWER_OFFSET_OFDM80_MASK)
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM80_RESET                           0
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM40_MSB                             23
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM40_LSB                             16
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM40_MASK                            0x00ff0000
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM40_GET(x)                          (((x) & PHY_BB_TPC_8_POWER_OFFSET_OFDM40_MASK) >> PHY_BB_TPC_8_POWER_OFFSET_OFDM40_LSB)
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM40_SET(x)                          (((0 | (x)) << PHY_BB_TPC_8_POWER_OFFSET_OFDM40_LSB) & PHY_BB_TPC_8_POWER_OFFSET_OFDM40_MASK)
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM40_RESET                           0
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM20_MSB                             15
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM20_LSB                             8
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM20_MASK                            0x0000ff00
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM20_GET(x)                          (((x) & PHY_BB_TPC_8_POWER_OFFSET_OFDM20_MASK) >> PHY_BB_TPC_8_POWER_OFFSET_OFDM20_LSB)
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM20_SET(x)                          (((0 | (x)) << PHY_BB_TPC_8_POWER_OFFSET_OFDM20_LSB) & PHY_BB_TPC_8_POWER_OFFSET_OFDM20_MASK)
#define PHY_BB_TPC_8_POWER_OFFSET_OFDM20_RESET                           0
#define PHY_BB_TPC_8_POWER_OFFSET_CCK_MSB                                7
#define PHY_BB_TPC_8_POWER_OFFSET_CCK_LSB                                0
#define PHY_BB_TPC_8_POWER_OFFSET_CCK_MASK                               0x000000ff
#define PHY_BB_TPC_8_POWER_OFFSET_CCK_GET(x)                             (((x) & PHY_BB_TPC_8_POWER_OFFSET_CCK_MASK) >> PHY_BB_TPC_8_POWER_OFFSET_CCK_LSB)
#define PHY_BB_TPC_8_POWER_OFFSET_CCK_SET(x)                             (((0 | (x)) << PHY_BB_TPC_8_POWER_OFFSET_CCK_LSB) & PHY_BB_TPC_8_POWER_OFFSET_CCK_MASK)
#define PHY_BB_TPC_8_POWER_OFFSET_CCK_RESET                              0
#define PHY_BB_TPC_8_ADDRESS                                             0xa414
#define PHY_BB_TPC_8_HW_MASK                                             0xffffffff
#define PHY_BB_TPC_8_SW_MASK                                             0xffffffff
#define PHY_BB_TPC_8_HW_WRITE_MASK                                       0x00000000
#define PHY_BB_TPC_8_SW_WRITE_MASK                                       0xffffffff
#define PHY_BB_TPC_8_RSTMASK                                             0xffffffff
#define PHY_BB_TPC_8_RESET                                               0x00000000

// 0xa418 (BB_TPC_9)
#define PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_MSB                             15
#define PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_LSB                             12
#define PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_MASK                            0x0000f000
#define PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_GET(x)                          (((x) & PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_MASK) >> PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_LSB)
#define PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_SET(x)                          (((0 | (x)) << PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_LSB) & PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_MASK)
#define PHY_BB_TPC_9_WAIT_RESIDUE_SETTLE_RESET                           0
#define PHY_BB_TPC_9_WAIT_CALTX_SETTLE_MSB                               10
#define PHY_BB_TPC_9_WAIT_CALTX_SETTLE_LSB                               7
#define PHY_BB_TPC_9_WAIT_CALTX_SETTLE_MASK                              0x00000780
#define PHY_BB_TPC_9_WAIT_CALTX_SETTLE_GET(x)                            (((x) & PHY_BB_TPC_9_WAIT_CALTX_SETTLE_MASK) >> PHY_BB_TPC_9_WAIT_CALTX_SETTLE_LSB)
#define PHY_BB_TPC_9_WAIT_CALTX_SETTLE_SET(x)                            (((0 | (x)) << PHY_BB_TPC_9_WAIT_CALTX_SETTLE_LSB) & PHY_BB_TPC_9_WAIT_CALTX_SETTLE_MASK)
#define PHY_BB_TPC_9_WAIT_CALTX_SETTLE_RESET                             0
#define PHY_BB_TPC_9_ADDRESS                                             0xa418
#define PHY_BB_TPC_9_HW_MASK                                             0x0000f780
#define PHY_BB_TPC_9_SW_MASK                                             0x0000f780
#define PHY_BB_TPC_9_HW_WRITE_MASK                                       0x00000000
#define PHY_BB_TPC_9_SW_WRITE_MASK                                       0x0000f780
#define PHY_BB_TPC_9_RSTMASK                                             0xffff087f
#define PHY_BB_TPC_9_RESET                                               0x00000000

// 0xa41c (BB_TPC_10)
#define PHY_BB_TPC_10_CLPC_START_OFDM_MSB                                31
#define PHY_BB_TPC_10_CLPC_START_OFDM_LSB                                16
#define PHY_BB_TPC_10_CLPC_START_OFDM_MASK                               0xffff0000
#define PHY_BB_TPC_10_CLPC_START_OFDM_GET(x)                             (((x) & PHY_BB_TPC_10_CLPC_START_OFDM_MASK) >> PHY_BB_TPC_10_CLPC_START_OFDM_LSB)
#define PHY_BB_TPC_10_CLPC_START_OFDM_SET(x)                             (((0 | (x)) << PHY_BB_TPC_10_CLPC_START_OFDM_LSB) & PHY_BB_TPC_10_CLPC_START_OFDM_MASK)
#define PHY_BB_TPC_10_CLPC_START_OFDM_RESET                              16
#define PHY_BB_TPC_10_CLPC_START_CCK_MSB                                 15
#define PHY_BB_TPC_10_CLPC_START_CCK_LSB                                 0
#define PHY_BB_TPC_10_CLPC_START_CCK_MASK                                0x0000ffff
#define PHY_BB_TPC_10_CLPC_START_CCK_GET(x)                              (((x) & PHY_BB_TPC_10_CLPC_START_CCK_MASK) >> PHY_BB_TPC_10_CLPC_START_CCK_LSB)
#define PHY_BB_TPC_10_CLPC_START_CCK_SET(x)                              (((0 | (x)) << PHY_BB_TPC_10_CLPC_START_CCK_LSB) & PHY_BB_TPC_10_CLPC_START_CCK_MASK)
#define PHY_BB_TPC_10_CLPC_START_CCK_RESET                               16
#define PHY_BB_TPC_10_ADDRESS                                            0xa41c
#define PHY_BB_TPC_10_HW_MASK                                            0xffffffff
#define PHY_BB_TPC_10_SW_MASK                                            0xffffffff
#define PHY_BB_TPC_10_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_TPC_10_SW_WRITE_MASK                                      0xffffffff
#define PHY_BB_TPC_10_RSTMASK                                            0xffffffff
#define PHY_BB_TPC_10_RESET                                              0x00100010

// 0xa420 (BB_TPC_11_B0)
#define PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_MSB                             26
#define PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_LSB                             24
#define PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_MASK                            0x07000000
#define PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_GET(x)                          (((x) & PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_MASK) >> PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_LSB)
#define PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_SET(x)                          (((0 | (x)) << PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_LSB) & PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_MASK)
#define PHY_BB_TPC_11_B0_FORCED_PA_CFG_0_RESET                           0
#define PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_MSB                           23
#define PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_LSB                           16
#define PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_MASK                          0x00ff0000
#define PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_GET(x)                        (((x) & PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_MASK) >> PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_LSB)
#define PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_SET(x)                        (((0 | (x)) << PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_LSB) & PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_MASK)
#define PHY_BB_TPC_11_B0_FORCED_DAC_GAIN_0_RESET                         0
#define PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_MSB                         14
#define PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_LSB                         10
#define PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_MASK                        0x00007c00
#define PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_GET(x)                      (((x) & PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_MASK) >> PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_LSB)
#define PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_SET(x)                      (((0 | (x)) << PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_LSB) & PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_MASK)
#define PHY_BB_TPC_11_B0_FORCED_TXGAIN_IDX_0_RESET                       0
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_MSB                   9
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_LSB                   8
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_MASK                  0x00000300
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_GET(x)                (((x) & PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_MASK) >> PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_LSB)
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_SET(x)                (((0 | (x)) << PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_LSB) & PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_MASK)
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB_EXT_RESET                 0
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_MSB                           7
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB                           0
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_MASK                          0x000000ff
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_GET(x)                        (((x) & PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_MASK) >> PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB)
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_SET(x)                        (((0 | (x)) << PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB) & PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_MASK)
#define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_RESET                         0
#define PHY_BB_TPC_11_B0_ADDRESS                                         0xa420
#define PHY_BB_TPC_11_B0_HW_MASK                                         0x07ff7fff
#define PHY_BB_TPC_11_B0_SW_MASK                                         0x07ff7fff
#define PHY_BB_TPC_11_B0_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_TPC_11_B0_SW_WRITE_MASK                                   0x07ff7fff
#define PHY_BB_TPC_11_B0_RSTMASK                                         0xffffffff
#define PHY_BB_TPC_11_B0_RESET                                           0x00000000

// 0xa424 (BB_TPC_12_B0)
#define PHY_BB_TPC_12_B0_PDADC_BIAS_0_MSB                                8
#define PHY_BB_TPC_12_B0_PDADC_BIAS_0_LSB                                0
#define PHY_BB_TPC_12_B0_PDADC_BIAS_0_MASK                               0x000001ff
#define PHY_BB_TPC_12_B0_PDADC_BIAS_0_GET(x)                             (((x) & PHY_BB_TPC_12_B0_PDADC_BIAS_0_MASK) >> PHY_BB_TPC_12_B0_PDADC_BIAS_0_LSB)
#define PHY_BB_TPC_12_B0_PDADC_BIAS_0_SET(x)                             (((0 | (x)) << PHY_BB_TPC_12_B0_PDADC_BIAS_0_LSB) & PHY_BB_TPC_12_B0_PDADC_BIAS_0_MASK)
#define PHY_BB_TPC_12_B0_PDADC_BIAS_0_RESET                              0
#define PHY_BB_TPC_12_B0_ADDRESS                                         0xa424
#define PHY_BB_TPC_12_B0_HW_MASK                                         0x000001ff
#define PHY_BB_TPC_12_B0_SW_MASK                                         0x000001ff
#define PHY_BB_TPC_12_B0_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_TPC_12_B0_SW_WRITE_MASK                                   0x000001ff
#define PHY_BB_TPC_12_B0_RSTMASK                                         0xffffffff
#define PHY_BB_TPC_12_B0_RESET                                           0x00000000

// 0xa428 (BB_TPC_13)
#define PHY_BB_TPC_13_MIN_DAC_BO_QAM0_MSB                                29
#define PHY_BB_TPC_13_MIN_DAC_BO_QAM0_LSB                                24
#define PHY_BB_TPC_13_MIN_DAC_BO_QAM0_MASK                               0x3f000000
#define PHY_BB_TPC_13_MIN_DAC_BO_QAM0_GET(x)                             (((x) & PHY_BB_TPC_13_MIN_DAC_BO_QAM0_MASK) >> PHY_BB_TPC_13_MIN_DAC_BO_QAM0_LSB)
#define PHY_BB_TPC_13_MIN_DAC_BO_QAM0_SET(x)                             (((0 | (x)) << PHY_BB_TPC_13_MIN_DAC_BO_QAM0_LSB) & PHY_BB_TPC_13_MIN_DAC_BO_QAM0_MASK)
#define PHY_BB_TPC_13_MIN_DAC_BO_QAM0_RESET                              0
#define PHY_BB_TPC_13_MAX_DAC_BO_QAM0_MSB                                21
#define PHY_BB_TPC_13_MAX_DAC_BO_QAM0_LSB                                16
#define PHY_BB_TPC_13_MAX_DAC_BO_QAM0_MASK                               0x003f0000
#define PHY_BB_TPC_13_MAX_DAC_BO_QAM0_GET(x)                             (((x) & PHY_BB_TPC_13_MAX_DAC_BO_QAM0_MASK) >> PHY_BB_TPC_13_MAX_DAC_BO_QAM0_LSB)
#define PHY_BB_TPC_13_MAX_DAC_BO_QAM0_SET(x)                             (((0 | (x)) << PHY_BB_TPC_13_MAX_DAC_BO_QAM0_LSB) & PHY_BB_TPC_13_MAX_DAC_BO_QAM0_MASK)
#define PHY_BB_TPC_13_MAX_DAC_BO_QAM0_RESET                              0
#define PHY_BB_TPC_13_MIN_DAC_BO_CCK_MSB                                 13
#define PHY_BB_TPC_13_MIN_DAC_BO_CCK_LSB                                 8
#define PHY_BB_TPC_13_MIN_DAC_BO_CCK_MASK                                0x00003f00
#define PHY_BB_TPC_13_MIN_DAC_BO_CCK_GET(x)                              (((x) & PHY_BB_TPC_13_MIN_DAC_BO_CCK_MASK) >> PHY_BB_TPC_13_MIN_DAC_BO_CCK_LSB)
#define PHY_BB_TPC_13_MIN_DAC_BO_CCK_SET(x)                              (((0 | (x)) << PHY_BB_TPC_13_MIN_DAC_BO_CCK_LSB) & PHY_BB_TPC_13_MIN_DAC_BO_CCK_MASK)
#define PHY_BB_TPC_13_MIN_DAC_BO_CCK_RESET                               0
#define PHY_BB_TPC_13_MAX_DAC_BO_CCK_MSB                                 5
#define PHY_BB_TPC_13_MAX_DAC_BO_CCK_LSB                                 0
#define PHY_BB_TPC_13_MAX_DAC_BO_CCK_MASK                                0x0000003f
#define PHY_BB_TPC_13_MAX_DAC_BO_CCK_GET(x)                              (((x) & PHY_BB_TPC_13_MAX_DAC_BO_CCK_MASK) >> PHY_BB_TPC_13_MAX_DAC_BO_CCK_LSB)
#define PHY_BB_TPC_13_MAX_DAC_BO_CCK_SET(x)                              (((0 | (x)) << PHY_BB_TPC_13_MAX_DAC_BO_CCK_LSB) & PHY_BB_TPC_13_MAX_DAC_BO_CCK_MASK)
#define PHY_BB_TPC_13_MAX_DAC_BO_CCK_RESET                               0
#define PHY_BB_TPC_13_ADDRESS                                            0xa428
#define PHY_BB_TPC_13_HW_MASK                                            0x3f3f3f3f
#define PHY_BB_TPC_13_SW_MASK                                            0x3f3f3f3f
#define PHY_BB_TPC_13_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_TPC_13_SW_WRITE_MASK                                      0x3f3f3f3f
#define PHY_BB_TPC_13_RSTMASK                                            0xffffffff
#define PHY_BB_TPC_13_RESET                                              0x00000000

// 0xa42c (BB_TPC_14)
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM2_MSB                                29
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM2_LSB                                24
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM2_MASK                               0x3f000000
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM2_GET(x)                             (((x) & PHY_BB_TPC_14_MIN_DAC_BO_QAM2_MASK) >> PHY_BB_TPC_14_MIN_DAC_BO_QAM2_LSB)
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM2_SET(x)                             (((0 | (x)) << PHY_BB_TPC_14_MIN_DAC_BO_QAM2_LSB) & PHY_BB_TPC_14_MIN_DAC_BO_QAM2_MASK)
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM2_RESET                              0
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM2_MSB                                21
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM2_LSB                                16
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM2_MASK                               0x003f0000
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM2_GET(x)                             (((x) & PHY_BB_TPC_14_MAX_DAC_BO_QAM2_MASK) >> PHY_BB_TPC_14_MAX_DAC_BO_QAM2_LSB)
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM2_SET(x)                             (((0 | (x)) << PHY_BB_TPC_14_MAX_DAC_BO_QAM2_LSB) & PHY_BB_TPC_14_MAX_DAC_BO_QAM2_MASK)
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM2_RESET                              0
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM1_MSB                                13
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM1_LSB                                8
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM1_MASK                               0x00003f00
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM1_GET(x)                             (((x) & PHY_BB_TPC_14_MIN_DAC_BO_QAM1_MASK) >> PHY_BB_TPC_14_MIN_DAC_BO_QAM1_LSB)
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM1_SET(x)                             (((0 | (x)) << PHY_BB_TPC_14_MIN_DAC_BO_QAM1_LSB) & PHY_BB_TPC_14_MIN_DAC_BO_QAM1_MASK)
#define PHY_BB_TPC_14_MIN_DAC_BO_QAM1_RESET                              0
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM1_MSB                                5
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM1_LSB                                0
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM1_MASK                               0x0000003f
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM1_GET(x)                             (((x) & PHY_BB_TPC_14_MAX_DAC_BO_QAM1_MASK) >> PHY_BB_TPC_14_MAX_DAC_BO_QAM1_LSB)
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM1_SET(x)                             (((0 | (x)) << PHY_BB_TPC_14_MAX_DAC_BO_QAM1_LSB) & PHY_BB_TPC_14_MAX_DAC_BO_QAM1_MASK)
#define PHY_BB_TPC_14_MAX_DAC_BO_QAM1_RESET                              0
#define PHY_BB_TPC_14_ADDRESS                                            0xa42c
#define PHY_BB_TPC_14_HW_MASK                                            0x3f3f3f3f
#define PHY_BB_TPC_14_SW_MASK                                            0x3f3f3f3f
#define PHY_BB_TPC_14_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_TPC_14_SW_WRITE_MASK                                      0x3f3f3f3f
#define PHY_BB_TPC_14_RSTMASK                                            0xffffffff
#define PHY_BB_TPC_14_RESET                                              0x00000000

// 0xa430 (BB_TPC_15)
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM4_MSB                                29
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM4_LSB                                24
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM4_MASK                               0x3f000000
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM4_GET(x)                             (((x) & PHY_BB_TPC_15_MIN_DAC_BO_QAM4_MASK) >> PHY_BB_TPC_15_MIN_DAC_BO_QAM4_LSB)
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM4_SET(x)                             (((0 | (x)) << PHY_BB_TPC_15_MIN_DAC_BO_QAM4_LSB) & PHY_BB_TPC_15_MIN_DAC_BO_QAM4_MASK)
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM4_RESET                              0
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM4_MSB                                21
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM4_LSB                                16
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM4_MASK                               0x003f0000
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM4_GET(x)                             (((x) & PHY_BB_TPC_15_MAX_DAC_BO_QAM4_MASK) >> PHY_BB_TPC_15_MAX_DAC_BO_QAM4_LSB)
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM4_SET(x)                             (((0 | (x)) << PHY_BB_TPC_15_MAX_DAC_BO_QAM4_LSB) & PHY_BB_TPC_15_MAX_DAC_BO_QAM4_MASK)
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM4_RESET                              0
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM3_MSB                                13
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM3_LSB                                8
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM3_MASK                               0x00003f00
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM3_GET(x)                             (((x) & PHY_BB_TPC_15_MIN_DAC_BO_QAM3_MASK) >> PHY_BB_TPC_15_MIN_DAC_BO_QAM3_LSB)
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM3_SET(x)                             (((0 | (x)) << PHY_BB_TPC_15_MIN_DAC_BO_QAM3_LSB) & PHY_BB_TPC_15_MIN_DAC_BO_QAM3_MASK)
#define PHY_BB_TPC_15_MIN_DAC_BO_QAM3_RESET                              0
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM3_MSB                                5
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM3_LSB                                0
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM3_MASK                               0x0000003f
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM3_GET(x)                             (((x) & PHY_BB_TPC_15_MAX_DAC_BO_QAM3_MASK) >> PHY_BB_TPC_15_MAX_DAC_BO_QAM3_LSB)
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM3_SET(x)                             (((0 | (x)) << PHY_BB_TPC_15_MAX_DAC_BO_QAM3_LSB) & PHY_BB_TPC_15_MAX_DAC_BO_QAM3_MASK)
#define PHY_BB_TPC_15_MAX_DAC_BO_QAM3_RESET                              0
#define PHY_BB_TPC_15_ADDRESS                                            0xa430
#define PHY_BB_TPC_15_HW_MASK                                            0x3f3f3f3f
#define PHY_BB_TPC_15_SW_MASK                                            0x3f3f3f3f
#define PHY_BB_TPC_15_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_TPC_15_SW_WRITE_MASK                                      0x3f3f3f3f
#define PHY_BB_TPC_15_RSTMASK                                            0xffffffff
#define PHY_BB_TPC_15_RESET                                              0x00000000

// 0xa434 (BB_TPC_16)
#define PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_MSB                            29
#define PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_LSB                            24
#define PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_MASK                           0x3f000000
#define PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_GET(x)                         (((x) & PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_MASK) >> PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_LSB)
#define PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_SET(x)                         (((0 | (x)) << PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_LSB) & PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_MASK)
#define PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_RESET                          0
#define PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_MSB                            21
#define PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_LSB                            16
#define PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_MASK                           0x003f0000
#define PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_GET(x)                         (((x) & PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_MASK) >> PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_LSB)
#define PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_SET(x)                         (((0 | (x)) << PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_LSB) & PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_MASK)
#define PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_RESET                          0
#define PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_MSB                             13
#define PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_LSB                             8
#define PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_MASK                            0x00003f00
#define PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_GET(x)                          (((x) & PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_MASK) >> PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_LSB)
#define PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_SET(x)                          (((0 | (x)) << PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_LSB) & PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_MASK)
#define PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_RESET                           0
#define PHY_BB_TPC_16_ADDRESS                                            0xa434
#define PHY_BB_TPC_16_HW_MASK                                            0x3f3f3f00
#define PHY_BB_TPC_16_SW_MASK                                            0x3f3f3f00
#define PHY_BB_TPC_16_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_TPC_16_SW_WRITE_MASK                                      0x3f3f3f00
#define PHY_BB_TPC_16_RSTMASK                                            0xc0c0c0ff
#define PHY_BB_TPC_16_RESET                                              0x00000000

// 0xa438 (BB_TPC_17)
#define PHY_BB_TPC_17_MEAS_PWR_SW_MSB                                    19
#define PHY_BB_TPC_17_MEAS_PWR_SW_LSB                                    19
#define PHY_BB_TPC_17_MEAS_PWR_SW_MASK                                   0x00080000
#define PHY_BB_TPC_17_MEAS_PWR_SW_GET(x)                                 (((x) & PHY_BB_TPC_17_MEAS_PWR_SW_MASK) >> PHY_BB_TPC_17_MEAS_PWR_SW_LSB)
#define PHY_BB_TPC_17_MEAS_PWR_SW_SET(x)                                 (((0 | (x)) << PHY_BB_TPC_17_MEAS_PWR_SW_LSB) & PHY_BB_TPC_17_MEAS_PWR_SW_MASK)
#define PHY_BB_TPC_17_MEAS_PWR_SW_RESET                                  0
#define PHY_BB_TPC_17_CL_ERR_IS_COMMON_MSB                               18
#define PHY_BB_TPC_17_CL_ERR_IS_COMMON_LSB                               18
#define PHY_BB_TPC_17_CL_ERR_IS_COMMON_MASK                              0x00040000
#define PHY_BB_TPC_17_CL_ERR_IS_COMMON_GET(x)                            (((x) & PHY_BB_TPC_17_CL_ERR_IS_COMMON_MASK) >> PHY_BB_TPC_17_CL_ERR_IS_COMMON_LSB)
#define PHY_BB_TPC_17_CL_ERR_IS_COMMON_SET(x)                            (((0 | (x)) << PHY_BB_TPC_17_CL_ERR_IS_COMMON_LSB) & PHY_BB_TPC_17_CL_ERR_IS_COMMON_MASK)
#define PHY_BB_TPC_17_CL_ERR_IS_COMMON_RESET                             0
#define PHY_BB_TPC_17_MIN_PWR_TPC_CORR_MSB                               17
#define PHY_BB_TPC_17_MIN_PWR_TPC_CORR_LSB                               12
#define PHY_BB_TPC_17_MIN_PWR_TPC_CORR_MASK                              0x0003f000
#define PHY_BB_TPC_17_MIN_PWR_TPC_CORR_GET(x)                            (((x) & PHY_BB_TPC_17_MIN_PWR_TPC_CORR_MASK) >> PHY_BB_TPC_17_MIN_PWR_TPC_CORR_LSB)
#define PHY_BB_TPC_17_MIN_PWR_TPC_CORR_SET(x)                            (((0 | (x)) << PHY_BB_TPC_17_MIN_PWR_TPC_CORR_LSB) & PHY_BB_TPC_17_MIN_PWR_TPC_CORR_MASK)
#define PHY_BB_TPC_17_MIN_PWR_TPC_CORR_RESET                             0
#define PHY_BB_TPC_17_TPC_CL_ERR_CLIP_MSB                                11
#define PHY_BB_TPC_17_TPC_CL_ERR_CLIP_LSB                                6
#define PHY_BB_TPC_17_TPC_CL_ERR_CLIP_MASK                               0x00000fc0
#define PHY_BB_TPC_17_TPC_CL_ERR_CLIP_GET(x)                             (((x) & PHY_BB_TPC_17_TPC_CL_ERR_CLIP_MASK) >> PHY_BB_TPC_17_TPC_CL_ERR_CLIP_LSB)
#define PHY_BB_TPC_17_TPC_CL_ERR_CLIP_SET(x)                             (((0 | (x)) << PHY_BB_TPC_17_TPC_CL_ERR_CLIP_LSB) & PHY_BB_TPC_17_TPC_CL_ERR_CLIP_MASK)
#define PHY_BB_TPC_17_TPC_CL_ERR_CLIP_RESET                              32
#define PHY_BB_TPC_17_TPC_CL_ERR_SCALE_MSB                               5
#define PHY_BB_TPC_17_TPC_CL_ERR_SCALE_LSB                               0
#define PHY_BB_TPC_17_TPC_CL_ERR_SCALE_MASK                              0x0000003f
#define PHY_BB_TPC_17_TPC_CL_ERR_SCALE_GET(x)                            (((x) & PHY_BB_TPC_17_TPC_CL_ERR_SCALE_MASK) >> PHY_BB_TPC_17_TPC_CL_ERR_SCALE_LSB)
#define PHY_BB_TPC_17_TPC_CL_ERR_SCALE_SET(x)                            (((0 | (x)) << PHY_BB_TPC_17_TPC_CL_ERR_SCALE_LSB) & PHY_BB_TPC_17_TPC_CL_ERR_SCALE_MASK)
#define PHY_BB_TPC_17_TPC_CL_ERR_SCALE_RESET                             32
#define PHY_BB_TPC_17_ADDRESS                                            0xa438
#define PHY_BB_TPC_17_HW_MASK                                            0x000fffff
#define PHY_BB_TPC_17_SW_MASK                                            0x000fffff
#define PHY_BB_TPC_17_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_TPC_17_SW_WRITE_MASK                                      0x000fffff
#define PHY_BB_TPC_17_RSTMASK                                            0xffffffff
#define PHY_BB_TPC_17_RESET                                              0x00000820

// 0xa43c (BB_TPC_18)
#define PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_MSB                 22
#define PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_LSB                 17
#define PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_MASK                0x007e0000
#define PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_GET(x)              (((x) & PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_MASK) >> PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_LSB)
#define PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_SET(x)              (((0 | (x)) << PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_LSB) & PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_MASK)
#define PHY_BB_TPC_18_MIN_POWER_THERM_VOLT_GAIN_CORR_RESET               0
#define PHY_BB_TPC_18_USE_LEGACY_TPC_MSB                                 16
#define PHY_BB_TPC_18_USE_LEGACY_TPC_LSB                                 16
#define PHY_BB_TPC_18_USE_LEGACY_TPC_MASK                                0x00010000
#define PHY_BB_TPC_18_USE_LEGACY_TPC_GET(x)                              (((x) & PHY_BB_TPC_18_USE_LEGACY_TPC_MASK) >> PHY_BB_TPC_18_USE_LEGACY_TPC_LSB)
#define PHY_BB_TPC_18_USE_LEGACY_TPC_SET(x)                              (((0 | (x)) << PHY_BB_TPC_18_USE_LEGACY_TPC_LSB) & PHY_BB_TPC_18_USE_LEGACY_TPC_MASK)
#define PHY_BB_TPC_18_USE_LEGACY_TPC_RESET                               0
#define PHY_BB_TPC_18_VOLT_CAL_VALUE_MSB                                 15
#define PHY_BB_TPC_18_VOLT_CAL_VALUE_LSB                                 8
#define PHY_BB_TPC_18_VOLT_CAL_VALUE_MASK                                0x0000ff00
#define PHY_BB_TPC_18_VOLT_CAL_VALUE_GET(x)                              (((x) & PHY_BB_TPC_18_VOLT_CAL_VALUE_MASK) >> PHY_BB_TPC_18_VOLT_CAL_VALUE_LSB)
#define PHY_BB_TPC_18_VOLT_CAL_VALUE_SET(x)                              (((0 | (x)) << PHY_BB_TPC_18_VOLT_CAL_VALUE_LSB) & PHY_BB_TPC_18_VOLT_CAL_VALUE_MASK)
#define PHY_BB_TPC_18_VOLT_CAL_VALUE_RESET                               0
#define PHY_BB_TPC_18_THERM_CAL_VALUE_MSB                                7
#define PHY_BB_TPC_18_THERM_CAL_VALUE_LSB                                0
#define PHY_BB_TPC_18_THERM_CAL_VALUE_MASK                               0x000000ff
#define PHY_BB_TPC_18_THERM_CAL_VALUE_GET(x)                             (((x) & PHY_BB_TPC_18_THERM_CAL_VALUE_MASK) >> PHY_BB_TPC_18_THERM_CAL_VALUE_LSB)
#define PHY_BB_TPC_18_THERM_CAL_VALUE_SET(x)                             (((0 | (x)) << PHY_BB_TPC_18_THERM_CAL_VALUE_LSB) & PHY_BB_TPC_18_THERM_CAL_VALUE_MASK)
#define PHY_BB_TPC_18_THERM_CAL_VALUE_RESET                              0
#define PHY_BB_TPC_18_ADDRESS                                            0xa43c
#define PHY_BB_TPC_18_HW_MASK                                            0x007fffff
#define PHY_BB_TPC_18_SW_MASK                                            0x007fffff
#define PHY_BB_TPC_18_HW_WRITE_MASK                                      0x00000000
#define PHY_BB_TPC_18_SW_WRITE_MASK                                      0x007fffff
#define PHY_BB_TPC_18_RSTMASK                                            0xffffffff
#define PHY_BB_TPC_18_RESET                                              0x00000000

// 0xa440 (BB_TPC_19_B0)
#define PHY_BB_TPC_19_B0_ALPHA_VOLT_0_MSB                                14
#define PHY_BB_TPC_19_B0_ALPHA_VOLT_0_LSB                                8
#define PHY_BB_TPC_19_B0_ALPHA_VOLT_0_MASK                               0x00007f00
#define PHY_BB_TPC_19_B0_ALPHA_VOLT_0_GET(x)                             (((x) & PHY_BB_TPC_19_B0_ALPHA_VOLT_0_MASK) >> PHY_BB_TPC_19_B0_ALPHA_VOLT_0_LSB)
#define PHY_BB_TPC_19_B0_ALPHA_VOLT_0_SET(x)                             (((0 | (x)) << PHY_BB_TPC_19_B0_ALPHA_VOLT_0_LSB) & PHY_BB_TPC_19_B0_ALPHA_VOLT_0_MASK)
#define PHY_BB_TPC_19_B0_ALPHA_VOLT_0_RESET                              0
#define PHY_BB_TPC_19_B0_ALPHA_THERM_0_MSB                               7
#define PHY_BB_TPC_19_B0_ALPHA_THERM_0_LSB                               0
#define PHY_BB_TPC_19_B0_ALPHA_THERM_0_MASK                              0x000000ff
#define PHY_BB_TPC_19_B0_ALPHA_THERM_0_GET(x)                            (((x) & PHY_BB_TPC_19_B0_ALPHA_THERM_0_MASK) >> PHY_BB_TPC_19_B0_ALPHA_THERM_0_LSB)
#define PHY_BB_TPC_19_B0_ALPHA_THERM_0_SET(x)                            (((0 | (x)) << PHY_BB_TPC_19_B0_ALPHA_THERM_0_LSB) & PHY_BB_TPC_19_B0_ALPHA_THERM_0_MASK)
#define PHY_BB_TPC_19_B0_ALPHA_THERM_0_RESET                             0
#define PHY_BB_TPC_19_B0_ADDRESS                                         0xa440
#define PHY_BB_TPC_19_B0_HW_MASK                                         0x00007fff
#define PHY_BB_TPC_19_B0_SW_MASK                                         0x00007fff
#define PHY_BB_TPC_19_B0_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_TPC_19_B0_SW_WRITE_MASK                                   0x00007fff
#define PHY_BB_TPC_19_B0_RSTMASK                                         0xffffffff
#define PHY_BB_TPC_19_B0_RESET                                           0x00000000

// 0xa448 (BB_THERM_ADC_1)
#define PHY_BB_THERM_ADC_1_THERM_MEASURE_RESET_MSB                       29
#define PHY_BB_THERM_ADC_1_THERM_MEASURE_RESET_LSB                       29
#define PHY_BB_THERM_ADC_1_THERM_MEASURE_RESET_MASK                      0x20000000
#define PHY_BB_THERM_ADC_1_THERM_MEASURE_RESET_GET(x)                    (((x) & PHY_BB_THERM_ADC_1_THERM_MEASURE_RESET_MASK) >> PHY_BB_THERM_ADC_1_THERM_MEASURE_RESET_LSB)
#define PHY_BB_THERM_ADC_1_THERM_MEASURE_RESET_SET(x)                    (((0 | (x)) << PHY_BB_THERM_ADC_1_THERM_MEASURE_RESET_LSB) & PHY_BB_THERM_ADC_1_THERM_MEASURE_RESET_MASK)
#define PHY_BB_THERM_ADC_1_THERM_MEASURE_RESET_RESET                     0
#define PHY_BB_THERM_ADC_1_CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME_MSB 28
#define PHY_BB_THERM_ADC_1_CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME_LSB 28
#define PHY_BB_THERM_ADC_1_CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME_MASK 0x10000000
#define PHY_BB_THERM_ADC_1_CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME_GET(x) (((x) & PHY_BB_THERM_ADC_1_CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME_MASK) >> PHY_BB_THERM_ADC_1_CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME_LSB)
#define PHY_BB_THERM_ADC_1_CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME_SET(x) (((0 | (x)) << PHY_BB_THERM_ADC_1_CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME_LSB) & PHY_BB_THERM_ADC_1_CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME_MASK)
#define PHY_BB_THERM_ADC_1_CHECK_DONE_FOR_1ST_ADC_MEAS_OF_EACH_FRAME_RESET 0
#define PHY_BB_THERM_ADC_1_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_MSB     27
#define PHY_BB_THERM_ADC_1_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_LSB     27
#define PHY_BB_THERM_ADC_1_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_MASK    0x08000000
#define PHY_BB_THERM_ADC_1_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_GET(x)  (((x) & PHY_BB_THERM_ADC_1_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_MASK) >> PHY_BB_THERM_ADC_1_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_LSB)
#define PHY_BB_THERM_ADC_1_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_SET(x)  (((0 | (x)) << PHY_BB_THERM_ADC_1_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_LSB) & PHY_BB_THERM_ADC_1_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_MASK)
#define PHY_BB_THERM_ADC_1_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_RESET   0
#define PHY_BB_THERM_ADC_1_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_MSB  26
#define PHY_BB_THERM_ADC_1_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_LSB  26
#define PHY_BB_THERM_ADC_1_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_MASK 0x04000000
#define PHY_BB_THERM_ADC_1_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_GET(x) (((x) & PHY_BB_THERM_ADC_1_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_MASK) >> PHY_BB_THERM_ADC_1_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_LSB)
#define PHY_BB_THERM_ADC_1_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_SET(x) (((0 | (x)) << PHY_BB_THERM_ADC_1_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_LSB) & PHY_BB_THERM_ADC_1_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_MASK)
#define PHY_BB_THERM_ADC_1_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_RESET 1
#define PHY_BB_THERM_ADC_1_SAMPLES_CNT_CODING_MSB                        25
#define PHY_BB_THERM_ADC_1_SAMPLES_CNT_CODING_LSB                        24
#define PHY_BB_THERM_ADC_1_SAMPLES_CNT_CODING_MASK                       0x03000000
#define PHY_BB_THERM_ADC_1_SAMPLES_CNT_CODING_GET(x)                     (((x) & PHY_BB_THERM_ADC_1_SAMPLES_CNT_CODING_MASK) >> PHY_BB_THERM_ADC_1_SAMPLES_CNT_CODING_LSB)
#define PHY_BB_THERM_ADC_1_SAMPLES_CNT_CODING_SET(x)                     (((0 | (x)) << PHY_BB_THERM_ADC_1_SAMPLES_CNT_CODING_LSB) & PHY_BB_THERM_ADC_1_SAMPLES_CNT_CODING_MASK)
#define PHY_BB_THERM_ADC_1_SAMPLES_CNT_CODING_RESET                      3
#define PHY_BB_THERM_ADC_1_INIT_ATB_SETTING_MSB                          23
#define PHY_BB_THERM_ADC_1_INIT_ATB_SETTING_LSB                          16
#define PHY_BB_THERM_ADC_1_INIT_ATB_SETTING_MASK                         0x00ff0000
#define PHY_BB_THERM_ADC_1_INIT_ATB_SETTING_GET(x)                       (((x) & PHY_BB_THERM_ADC_1_INIT_ATB_SETTING_MASK) >> PHY_BB_THERM_ADC_1_INIT_ATB_SETTING_LSB)
#define PHY_BB_THERM_ADC_1_INIT_ATB_SETTING_SET(x)                       (((0 | (x)) << PHY_BB_THERM_ADC_1_INIT_ATB_SETTING_LSB) & PHY_BB_THERM_ADC_1_INIT_ATB_SETTING_MASK)
#define PHY_BB_THERM_ADC_1_INIT_ATB_SETTING_RESET                        0
#define PHY_BB_THERM_ADC_1_INIT_VOLT_SETTING_MSB                         15
#define PHY_BB_THERM_ADC_1_INIT_VOLT_SETTING_LSB                         8
#define PHY_BB_THERM_ADC_1_INIT_VOLT_SETTING_MASK                        0x0000ff00
#define PHY_BB_THERM_ADC_1_INIT_VOLT_SETTING_GET(x)                      (((x) & PHY_BB_THERM_ADC_1_INIT_VOLT_SETTING_MASK) >> PHY_BB_THERM_ADC_1_INIT_VOLT_SETTING_LSB)
#define PHY_BB_THERM_ADC_1_INIT_VOLT_SETTING_SET(x)                      (((0 | (x)) << PHY_BB_THERM_ADC_1_INIT_VOLT_SETTING_LSB) & PHY_BB_THERM_ADC_1_INIT_VOLT_SETTING_MASK)
#define PHY_BB_THERM_ADC_1_INIT_VOLT_SETTING_RESET                       0
#define PHY_BB_THERM_ADC_1_INIT_THERM_SETTING_MSB                        7
#define PHY_BB_THERM_ADC_1_INIT_THERM_SETTING_LSB                        0
#define PHY_BB_THERM_ADC_1_INIT_THERM_SETTING_MASK                       0x000000ff
#define PHY_BB_THERM_ADC_1_INIT_THERM_SETTING_GET(x)                     (((x) & PHY_BB_THERM_ADC_1_INIT_THERM_SETTING_MASK) >> PHY_BB_THERM_ADC_1_INIT_THERM_SETTING_LSB)
#define PHY_BB_THERM_ADC_1_INIT_THERM_SETTING_SET(x)                     (((0 | (x)) << PHY_BB_THERM_ADC_1_INIT_THERM_SETTING_LSB) & PHY_BB_THERM_ADC_1_INIT_THERM_SETTING_MASK)
#define PHY_BB_THERM_ADC_1_INIT_THERM_SETTING_RESET                      0
#define PHY_BB_THERM_ADC_1_ADDRESS                                       0xa448
#define PHY_BB_THERM_ADC_1_HW_MASK                                       0x3fffffff
#define PHY_BB_THERM_ADC_1_SW_MASK                                       0x3fffffff
#define PHY_BB_THERM_ADC_1_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_THERM_ADC_1_SW_WRITE_MASK                                 0x3fffffff
#define PHY_BB_THERM_ADC_1_RSTMASK                                       0xffffffff
#define PHY_BB_THERM_ADC_1_RESET                                         0x07000000

// 0xa44c (BB_THERM_ADC_2)
#define PHY_BB_THERM_ADC_2_MEASURE_ATB_FREQ_MSB                          31
#define PHY_BB_THERM_ADC_2_MEASURE_ATB_FREQ_LSB                          22
#define PHY_BB_THERM_ADC_2_MEASURE_ATB_FREQ_MASK                         0xffc00000
#define PHY_BB_THERM_ADC_2_MEASURE_ATB_FREQ_GET(x)                       (((x) & PHY_BB_THERM_ADC_2_MEASURE_ATB_FREQ_MASK) >> PHY_BB_THERM_ADC_2_MEASURE_ATB_FREQ_LSB)
#define PHY_BB_THERM_ADC_2_MEASURE_ATB_FREQ_SET(x)                       (((0 | (x)) << PHY_BB_THERM_ADC_2_MEASURE_ATB_FREQ_LSB) & PHY_BB_THERM_ADC_2_MEASURE_ATB_FREQ_MASK)
#define PHY_BB_THERM_ADC_2_MEASURE_ATB_FREQ_RESET                        0
#define PHY_BB_THERM_ADC_2_MEASURE_VOLT_FREQ_MSB                         21
#define PHY_BB_THERM_ADC_2_MEASURE_VOLT_FREQ_LSB                         12
#define PHY_BB_THERM_ADC_2_MEASURE_VOLT_FREQ_MASK                        0x003ff000
#define PHY_BB_THERM_ADC_2_MEASURE_VOLT_FREQ_GET(x)                      (((x) & PHY_BB_THERM_ADC_2_MEASURE_VOLT_FREQ_MASK) >> PHY_BB_THERM_ADC_2_MEASURE_VOLT_FREQ_LSB)
#define PHY_BB_THERM_ADC_2_MEASURE_VOLT_FREQ_SET(x)                      (((0 | (x)) << PHY_BB_THERM_ADC_2_MEASURE_VOLT_FREQ_LSB) & PHY_BB_THERM_ADC_2_MEASURE_VOLT_FREQ_MASK)
#define PHY_BB_THERM_ADC_2_MEASURE_VOLT_FREQ_RESET                       1
#define PHY_BB_THERM_ADC_2_MEASURE_THERM_FREQ_MSB                        11
#define PHY_BB_THERM_ADC_2_MEASURE_THERM_FREQ_LSB                        0
#define PHY_BB_THERM_ADC_2_MEASURE_THERM_FREQ_MASK                       0x00000fff
#define PHY_BB_THERM_ADC_2_MEASURE_THERM_FREQ_GET(x)                     (((x) & PHY_BB_THERM_ADC_2_MEASURE_THERM_FREQ_MASK) >> PHY_BB_THERM_ADC_2_MEASURE_THERM_FREQ_LSB)
#define PHY_BB_THERM_ADC_2_MEASURE_THERM_FREQ_SET(x)                     (((0 | (x)) << PHY_BB_THERM_ADC_2_MEASURE_THERM_FREQ_LSB) & PHY_BB_THERM_ADC_2_MEASURE_THERM_FREQ_MASK)
#define PHY_BB_THERM_ADC_2_MEASURE_THERM_FREQ_RESET                      1
#define PHY_BB_THERM_ADC_2_ADDRESS                                       0xa44c
#define PHY_BB_THERM_ADC_2_HW_MASK                                       0xffffffff
#define PHY_BB_THERM_ADC_2_SW_MASK                                       0xffffffff
#define PHY_BB_THERM_ADC_2_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_THERM_ADC_2_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_THERM_ADC_2_RSTMASK                                       0xffffffff
#define PHY_BB_THERM_ADC_2_RESET                                         0x00001001

// 0xa450 (BB_THERM_ADC_3)
#define PHY_BB_THERM_ADC_3_ADC_INTERVAL_MSB                              29
#define PHY_BB_THERM_ADC_3_ADC_INTERVAL_LSB                              17
#define PHY_BB_THERM_ADC_3_ADC_INTERVAL_MASK                             0x3ffe0000
#define PHY_BB_THERM_ADC_3_ADC_INTERVAL_GET(x)                           (((x) & PHY_BB_THERM_ADC_3_ADC_INTERVAL_MASK) >> PHY_BB_THERM_ADC_3_ADC_INTERVAL_LSB)
#define PHY_BB_THERM_ADC_3_ADC_INTERVAL_SET(x)                           (((0 | (x)) << PHY_BB_THERM_ADC_3_ADC_INTERVAL_LSB) & PHY_BB_THERM_ADC_3_ADC_INTERVAL_MASK)
#define PHY_BB_THERM_ADC_3_ADC_INTERVAL_RESET                            0
#define PHY_BB_THERM_ADC_3_THERM_ADC_SCALED_GAIN_MSB                     16
#define PHY_BB_THERM_ADC_3_THERM_ADC_SCALED_GAIN_LSB                     8
#define PHY_BB_THERM_ADC_3_THERM_ADC_SCALED_GAIN_MASK                    0x0001ff00
#define PHY_BB_THERM_ADC_3_THERM_ADC_SCALED_GAIN_GET(x)                  (((x) & PHY_BB_THERM_ADC_3_THERM_ADC_SCALED_GAIN_MASK) >> PHY_BB_THERM_ADC_3_THERM_ADC_SCALED_GAIN_LSB)
#define PHY_BB_THERM_ADC_3_THERM_ADC_SCALED_GAIN_SET(x)                  (((0 | (x)) << PHY_BB_THERM_ADC_3_THERM_ADC_SCALED_GAIN_LSB) & PHY_BB_THERM_ADC_3_THERM_ADC_SCALED_GAIN_MASK)
#define PHY_BB_THERM_ADC_3_THERM_ADC_SCALED_GAIN_RESET                   256
#define PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET_MSB                          7
#define PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET_LSB                          0
#define PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET_MASK                         0x000000ff
#define PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET_GET(x)                       (((x) & PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET_MASK) >> PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET_LSB)
#define PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET_SET(x)                       (((0 | (x)) << PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET_LSB) & PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET_MASK)
#define PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET_RESET                        0
#define PHY_BB_THERM_ADC_3_ADDRESS                                       0xa450
#define PHY_BB_THERM_ADC_3_HW_MASK                                       0x3fffffff
#define PHY_BB_THERM_ADC_3_SW_MASK                                       0x3fffffff
#define PHY_BB_THERM_ADC_3_HW_WRITE_MASK                                 0x00000000
#define PHY_BB_THERM_ADC_3_SW_WRITE_MASK                                 0x3fffffff
#define PHY_BB_THERM_ADC_3_RSTMASK                                       0xffffffff
#define PHY_BB_THERM_ADC_3_RESET                                         0x00010000

// 0xa454 (BB_THERM_ADC_4)
#define PHY_BB_THERM_ADC_4_PREFERRED_THERM_CHAIN_MSB                     27
#define PHY_BB_THERM_ADC_4_PREFERRED_THERM_CHAIN_LSB                     25
#define PHY_BB_THERM_ADC_4_PREFERRED_THERM_CHAIN_MASK                    0x0e000000
#define PHY_BB_THERM_ADC_4_PREFERRED_THERM_CHAIN_GET(x)                  (((x) & PHY_BB_THERM_ADC_4_PREFERRED_THERM_CHAIN_MASK) >> PHY_BB_THERM_ADC_4_PREFERRED_THERM_CHAIN_LSB)
#define PHY_BB_THERM_ADC_4_PREFERRED_THERM_CHAIN_SET(x)                  (((0 | (x)) << PHY_BB_THERM_ADC_4_PREFERRED_THERM_CHAIN_LSB) & PHY_BB_THERM_ADC_4_PREFERRED_THERM_CHAIN_MASK)
#define PHY_BB_THERM_ADC_4_PREFERRED_THERM_CHAIN_RESET                   0
#define PHY_BB_THERM_ADC_4_FORCE_THERM_CHAIN_MSB                         24
#define PHY_BB_THERM_ADC_4_FORCE_THERM_CHAIN_LSB                         24
#define PHY_BB_THERM_ADC_4_FORCE_THERM_CHAIN_MASK                        0x01000000
#define PHY_BB_THERM_ADC_4_FORCE_THERM_CHAIN_GET(x)                      (((x) & PHY_BB_THERM_ADC_4_FORCE_THERM_CHAIN_MASK) >> PHY_BB_THERM_ADC_4_FORCE_THERM_CHAIN_LSB)
#define PHY_BB_THERM_ADC_4_FORCE_THERM_CHAIN_SET(x)                      (((0 | (x)) << PHY_BB_THERM_ADC_4_FORCE_THERM_CHAIN_LSB) & PHY_BB_THERM_ADC_4_FORCE_THERM_CHAIN_MASK)
#define PHY_BB_THERM_ADC_4_FORCE_THERM_CHAIN_RESET                       0
#define PHY_BB_THERM_ADC_4_LATEST_ATB_VALUE_MSB                          23
#define PHY_BB_THERM_ADC_4_LATEST_ATB_VALUE_LSB                          16
#define PHY_BB_THERM_ADC_4_LATEST_ATB_VALUE_MASK                         0x00ff0000
#define PHY_BB_THERM_ADC_4_LATEST_ATB_VALUE_GET(x)                       (((x) & PHY_BB_THERM_ADC_4_LATEST_ATB_VALUE_MASK) >> PHY_BB_THERM_ADC_4_LATEST_ATB_VALUE_LSB)
#define PHY_BB_THERM_ADC_4_LATEST_ATB_VALUE_SET(x)                       (((0 | (x)) << PHY_BB_THERM_ADC_4_LATEST_ATB_VALUE_LSB) & PHY_BB_THERM_ADC_4_LATEST_ATB_VALUE_MASK)
#define PHY_BB_THERM_ADC_4_LATEST_ATB_VALUE_RESET                        0
#define PHY_BB_THERM_ADC_4_LATEST_VOLT_VALUE_MSB                         15
#define PHY_BB_THERM_ADC_4_LATEST_VOLT_VALUE_LSB                         8
#define PHY_BB_THERM_ADC_4_LATEST_VOLT_VALUE_MASK                        0x0000ff00
#define PHY_BB_THERM_ADC_4_LATEST_VOLT_VALUE_GET(x)                      (((x) & PHY_BB_THERM_ADC_4_LATEST_VOLT_VALUE_MASK) >> PHY_BB_THERM_ADC_4_LATEST_VOLT_VALUE_LSB)
#define PHY_BB_THERM_ADC_4_LATEST_VOLT_VALUE_SET(x)                      (((0 | (x)) << PHY_BB_THERM_ADC_4_LATEST_VOLT_VALUE_LSB) & PHY_BB_THERM_ADC_4_LATEST_VOLT_VALUE_MASK)
#define PHY_BB_THERM_ADC_4_LATEST_VOLT_VALUE_RESET                       0
#define PHY_BB_THERM_ADC_4_LATEST_THERM_VALUE_MSB                        7
#define PHY_BB_THERM_ADC_4_LATEST_THERM_VALUE_LSB                        0
#define PHY_BB_THERM_ADC_4_LATEST_THERM_VALUE_MASK                       0x000000ff
#define PHY_BB_THERM_ADC_4_LATEST_THERM_VALUE_GET(x)                     (((x) & PHY_BB_THERM_ADC_4_LATEST_THERM_VALUE_MASK) >> PHY_BB_THERM_ADC_4_LATEST_THERM_VALUE_LSB)
#define PHY_BB_THERM_ADC_4_LATEST_THERM_VALUE_SET(x)                     (((0 | (x)) << PHY_BB_THERM_ADC_4_LATEST_THERM_VALUE_LSB) & PHY_BB_THERM_ADC_4_LATEST_THERM_VALUE_MASK)
#define PHY_BB_THERM_ADC_4_LATEST_THERM_VALUE_RESET                      0
#define PHY_BB_THERM_ADC_4_ADDRESS                                       0xa454
#define PHY_BB_THERM_ADC_4_HW_MASK                                       0x0fffffff
#define PHY_BB_THERM_ADC_4_SW_MASK                                       0x0fffffff
#define PHY_BB_THERM_ADC_4_HW_WRITE_MASK                                 0x00ffffff
#define PHY_BB_THERM_ADC_4_SW_WRITE_MASK                                 0x0f000000
#define PHY_BB_THERM_ADC_4_RSTMASK                                       0xff000000
#define PHY_BB_THERM_ADC_4_RESET                                         0x00000000

// 0xa458 (BB_TX_FORCED_GAIN)
#define PHY_BB_TX_FORCED_GAIN_FORCED_DB_MSB                              30
#define PHY_BB_TX_FORCED_GAIN_FORCED_DB_LSB                              28
#define PHY_BB_TX_FORCED_GAIN_FORCED_DB_MASK                             0x70000000
#define PHY_BB_TX_FORCED_GAIN_FORCED_DB_GET(x)                           (((x) & PHY_BB_TX_FORCED_GAIN_FORCED_DB_MASK) >> PHY_BB_TX_FORCED_GAIN_FORCED_DB_LSB)
#define PHY_BB_TX_FORCED_GAIN_FORCED_DB_SET(x)                           (((0 | (x)) << PHY_BB_TX_FORCED_GAIN_FORCED_DB_LSB) & PHY_BB_TX_FORCED_GAIN_FORCED_DB_MASK)
#define PHY_BB_TX_FORCED_GAIN_FORCED_DB_RESET                            0
#define PHY_BB_TX_FORCED_GAIN_FORCED_OB_MSB                              27
#define PHY_BB_TX_FORCED_GAIN_FORCED_OB_LSB                              25
#define PHY_BB_TX_FORCED_GAIN_FORCED_OB_MASK                             0x0e000000
#define PHY_BB_TX_FORCED_GAIN_FORCED_OB_GET(x)                           (((x) & PHY_BB_TX_FORCED_GAIN_FORCED_OB_MASK) >> PHY_BB_TX_FORCED_GAIN_FORCED_OB_LSB)
#define PHY_BB_TX_FORCED_GAIN_FORCED_OB_SET(x)                           (((0 | (x)) << PHY_BB_TX_FORCED_GAIN_FORCED_OB_LSB) & PHY_BB_TX_FORCED_GAIN_FORCED_OB_MASK)
#define PHY_BB_TX_FORCED_GAIN_FORCED_OB_RESET                            0
#define PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_MSB                      24
#define PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_LSB                      24
#define PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_MASK                     0x01000000
#define PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_GET(x)                   (((x) & PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_MASK) >> PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_LSB)
#define PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_SET(x)                   (((0 | (x)) << PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_LSB) & PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_MASK)
#define PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_RESET                    0
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGND_MSB                        23
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGND_LSB                        22
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGND_MASK                       0x00c00000
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGND_GET(x)                     (((x) & PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGND_MASK) >> PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGND_LSB)
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGND_SET(x)                     (((0 | (x)) << PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGND_LSB) & PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGND_MASK)
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGND_RESET                      0
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNC_MSB                        21
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNC_LSB                        18
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNC_MASK                       0x003c0000
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNC_GET(x)                     (((x) & PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNC_MASK) >> PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNC_LSB)
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNC_SET(x)                     (((0 | (x)) << PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNC_LSB) & PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNC_MASK)
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNC_RESET                      0
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNB_MSB                        17
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNB_LSB                        14
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNB_MASK                       0x0003c000
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNB_GET(x)                     (((x) & PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNB_MASK) >> PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNB_LSB)
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNB_SET(x)                     (((0 | (x)) << PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNB_LSB) & PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNB_MASK)
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNB_RESET                      0
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNA_MSB                        13
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNA_LSB                        10
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNA_MASK                       0x00003c00
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNA_GET(x)                     (((x) & PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNA_MASK) >> PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNA_LSB)
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNA_SET(x)                     (((0 | (x)) << PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNA_LSB) & PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNA_MASK)
#define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNA_RESET                      0
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_MSB                       9
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_LSB                       6
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_MASK                      0x000003c0
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_GET(x)                    (((x) & PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_MASK) >> PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_LSB)
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_SET(x)                    (((0 | (x)) << PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_LSB) & PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_MASK)
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_RESET                     0
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_MSB                     5
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_LSB                     4
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_MASK                    0x00000030
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_GET(x)                  (((x) & PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_MASK) >> PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_LSB)
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_SET(x)                  (((0 | (x)) << PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_LSB) & PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_MASK)
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_RESET                   0
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_MSB                     3
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_LSB                     1
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_MASK                    0x0000000e
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_GET(x)                  (((x) & PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_MASK) >> PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_LSB)
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_SET(x)                  (((0 | (x)) << PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_LSB) & PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_MASK)
#define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_RESET                   0
#define PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_MSB                          0
#define PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_LSB                          0
#define PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_MASK                         0x00000001
#define PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_GET(x)                       (((x) & PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_MASK) >> PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_LSB)
#define PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_SET(x)                       (((0 | (x)) << PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_LSB) & PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_MASK)
#define PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_RESET                        0
#define PHY_BB_TX_FORCED_GAIN_ADDRESS                                    0xa458
#define PHY_BB_TX_FORCED_GAIN_HW_MASK                                    0x7fffffff
#define PHY_BB_TX_FORCED_GAIN_SW_MASK                                    0x7fffffff
#define PHY_BB_TX_FORCED_GAIN_HW_WRITE_MASK                              0x00000000
#define PHY_BB_TX_FORCED_GAIN_SW_WRITE_MASK                              0x7fffffff
#define PHY_BB_TX_FORCED_GAIN_RSTMASK                                    0x80000001
#define PHY_BB_TX_FORCED_GAIN_RESET                                      0x00000000

// 0xa45c (BB_TPC_STAT_0_B0)
#define PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_MSB                         15
#define PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_LSB                         8
#define PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_MASK                        0x0000ff00
#define PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_GET(x)                      (((x) & PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_MASK) >> PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_LSB)
#define PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_SET(x)                      (((0 | (x)) << PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_LSB) & PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_MASK)
#define PHY_BB_TPC_STAT_0_B0_PDACC_AVG_OUT_0_RESET                       0
#define PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_MSB                          7
#define PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_LSB                          0
#define PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_MASK                         0x000000ff
#define PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_GET(x)                       (((x) & PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_MASK) >> PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_LSB)
#define PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_SET(x)                       (((0 | (x)) << PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_LSB) & PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_MASK)
#define PHY_BB_TPC_STAT_0_B0_MEAS_PWR_OUT_0_RESET                        0
#define PHY_BB_TPC_STAT_0_B0_ADDRESS                                     0xa45c
#define PHY_BB_TPC_STAT_0_B0_HW_MASK                                     0x0000ffff
#define PHY_BB_TPC_STAT_0_B0_SW_MASK                                     0x0000ffff
#define PHY_BB_TPC_STAT_0_B0_HW_WRITE_MASK                               0x0000ffff
#define PHY_BB_TPC_STAT_0_B0_SW_WRITE_MASK                               0x00000000
#define PHY_BB_TPC_STAT_0_B0_RSTMASK                                     0xffff0000
#define PHY_BB_TPC_STAT_0_B0_RESET                                       0x00000000

// 0xa460 (BB_TPC_STAT_1_B0)
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_MSB                         23
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_LSB                         16
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_MASK                        0x00ff0000
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_GET(x)                      (((x) & PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_MASK) >> PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_LSB)
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_SET(x)                      (((0 | (x)) << PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_LSB) & PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_MASK)
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_MID_0_RESET                       0
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_MSB                        15
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_LSB                        8
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_MASK                       0x0000ff00
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_GET(x)                     (((x) & PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_MASK) >> PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_LSB)
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_SET(x)                     (((0 | (x)) << PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_LSB) & PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_MASK)
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_HIGH_0_RESET                      0
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_MSB                         7
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_LSB                         0
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_MASK                        0x000000ff
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_GET(x)                      (((x) & PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_MASK) >> PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_LSB)
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_SET(x)                      (((0 | (x)) << PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_LSB) & PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_MASK)
#define PHY_BB_TPC_STAT_1_B0_GAIN_MISS_LOW_0_RESET                       0
#define PHY_BB_TPC_STAT_1_B0_ADDRESS                                     0xa460
#define PHY_BB_TPC_STAT_1_B0_HW_MASK                                     0x00ffffff
#define PHY_BB_TPC_STAT_1_B0_SW_MASK                                     0x00ffffff
#define PHY_BB_TPC_STAT_1_B0_HW_WRITE_MASK                               0x00000000
#define PHY_BB_TPC_STAT_1_B0_SW_WRITE_MASK                               0x00ffffff
#define PHY_BB_TPC_STAT_1_B0_RSTMASK                                     0xffffffff
#define PHY_BB_TPC_STAT_1_B0_RESET                                       0x00000000

// 0xa580 (BB_RRT_CTRL)
#define PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_MSB                          7
#define PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_LSB                          7
#define PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_MASK                         0x00000080
#define PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_GET(x)                       (((x) & PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_MASK) >> PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_LSB)
#define PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_SET(x)                       (((0 | (x)) << PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_LSB) & PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_MASK)
#define PHY_BB_RRT_CTRL_FORCE_RADIO_RESTORE_RESET                        0
#define PHY_BB_RRT_CTRL_RESTORE_MASK_MSB                                 6
#define PHY_BB_RRT_CTRL_RESTORE_MASK_LSB                                 1
#define PHY_BB_RRT_CTRL_RESTORE_MASK_MASK                                0x0000007e
#define PHY_BB_RRT_CTRL_RESTORE_MASK_GET(x)                              (((x) & PHY_BB_RRT_CTRL_RESTORE_MASK_MASK) >> PHY_BB_RRT_CTRL_RESTORE_MASK_LSB)
#define PHY_BB_RRT_CTRL_RESTORE_MASK_SET(x)                              (((0 | (x)) << PHY_BB_RRT_CTRL_RESTORE_MASK_LSB) & PHY_BB_RRT_CTRL_RESTORE_MASK_MASK)
#define PHY_BB_RRT_CTRL_RESTORE_MASK_RESET                               60
#define PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_MSB                          0
#define PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_LSB                          0
#define PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_MASK                         0x00000001
#define PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_GET(x)                       (((x) & PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_MASK) >> PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_LSB)
#define PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_SET(x)                       (((0 | (x)) << PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_LSB) & PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_MASK)
#define PHY_BB_RRT_CTRL_ENA_RADIO_RETENTION_RESET                        0
#define PHY_BB_RRT_CTRL_ADDRESS                                          0xa580
#define PHY_BB_RRT_CTRL_HW_MASK                                          0x000000ff
#define PHY_BB_RRT_CTRL_SW_MASK                                          0x000000ff
#define PHY_BB_RRT_CTRL_HW_WRITE_MASK                                    0x00000000
#define PHY_BB_RRT_CTRL_SW_WRITE_MASK                                    0x000000ff
#define PHY_BB_RRT_CTRL_RSTMASK                                          0xffffffff
#define PHY_BB_RRT_CTRL_RESET                                            0x00000078

// 0xa584 (BB_RRT_TABLE_SW_INTF_B0)
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_MSB       5
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_LSB       5
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_MASK      0x00000020
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_GET(x)    (((x) & PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_SET(x)    (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_LSB) & PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_OFFSET_0_RESET     0
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_MSB              4
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_LSB              2
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_MASK             0x0000001c
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_GET(x)           (((x) & PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_SET(x)           (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_LSB) & PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ADDR_0_RESET            0
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_MSB             1
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_LSB             1
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_MASK            0x00000002
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_GET(x)          (((x) & PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_SET(x)          (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_LSB) & PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_WRITE_0_RESET           0
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_MSB            0
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_LSB            0
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_MASK           0x00000001
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_GET(x)         (((x) & PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_SET(x)         (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_LSB) & PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_RRT_TABLE_ACCESS_0_RESET          0
#define PHY_BB_RRT_TABLE_SW_INTF_B0_ADDRESS                              0xa584
#define PHY_BB_RRT_TABLE_SW_INTF_B0_HW_MASK                              0x0000003f
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_MASK                              0x0000003f
#define PHY_BB_RRT_TABLE_SW_INTF_B0_HW_WRITE_MASK                        0x00000000
#define PHY_BB_RRT_TABLE_SW_INTF_B0_SW_WRITE_MASK                        0x0000003f
#define PHY_BB_RRT_TABLE_SW_INTF_B0_RSTMASK                              0xffffffc3
#define PHY_BB_RRT_TABLE_SW_INTF_B0_RESET                                0x00000000

// 0xa588 (BB_RRT_TABLE_SW_INTF_1_B0)
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_MSB            31
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_LSB            0
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_MASK           0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_GET(x)         (((x) & PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_SET(x)         (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_LSB) & PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_RRT_TABLE_DATA_0_RESET          0
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_ADDRESS                            0xa588
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_HW_MASK                            0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_MASK                            0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_HW_WRITE_MASK                      0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_SW_WRITE_MASK                      0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_RSTMASK                            0x00000000
#define PHY_BB_RRT_TABLE_SW_INTF_1_B0_RESET                              0x00000000

// 0xa644 (BB_TXIQCAL_CONTROL_0)
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_MSB               31
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_LSB               31
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_MASK              0x80000000
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_GET(x)            (((x) & PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_MASK) >> PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_LSB)
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_SET(x)            (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_LSB) & PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_MASK)
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_TXIQ_CALIBRATE_RESET             0
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_MSB         30
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_LSB         30
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_MASK        0x40000000
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_GET(x)      (((x) & PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_MASK) >> PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_LSB)
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_SET(x)      (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_LSB) & PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_MASK)
#define PHY_BB_TXIQCAL_CONTROL_0_ENABLE_COMBINED_CARR_IQ_CAL_RESET       0
#define PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_MSB                      29
#define PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_LSB                      23
#define PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_MASK                     0x3f800000
#define PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_GET(x)                   (((x) & PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_MASK) >> PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_LSB)
#define PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_SET(x)                   (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_LSB) & PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_MASK)
#define PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_RESET                    32
#define PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_MSB                    22
#define PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_LSB                    19
#define PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_MASK                   0x00780000
#define PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_GET(x)                 (((x) & PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_MASK) >> PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_LSB)
#define PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_SET(x)                 (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_LSB) & PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_MASK)
#define PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_RESET                  0
#define PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_MSB                    18
#define PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_LSB                    13
#define PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_MASK                   0x0007e000
#define PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_GET(x)                 (((x) & PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_MASK) >> PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_LSB)
#define PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_SET(x)                 (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_LSB) & PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_MASK)
#define PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_RESET                  34
#define PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_MSB                    12
#define PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_LSB                    7
#define PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_MASK                   0x00001f80
#define PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_GET(x)                 (((x) & PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_MASK) >> PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_LSB)
#define PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_SET(x)                 (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_LSB) & PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_MASK)
#define PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_RESET                  0
#define PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_MSB                     6
#define PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_LSB                     1
#define PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_MASK                    0x0000007e
#define PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_GET(x)                  (((x) & PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_MASK) >> PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_LSB)
#define PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_SET(x)                  (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_LSB) & PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_MASK)
#define PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_RESET                   0
#define PHY_BB_TXIQCAL_CONTROL_0_ADDRESS                                 0xa644
#define PHY_BB_TXIQCAL_CONTROL_0_HW_MASK                                 0xfffffffe
#define PHY_BB_TXIQCAL_CONTROL_0_SW_MASK                                 0xfffffffe
#define PHY_BB_TXIQCAL_CONTROL_0_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TXIQCAL_CONTROL_0_SW_WRITE_MASK                           0xfffffffe
#define PHY_BB_TXIQCAL_CONTROL_0_RSTMASK                                 0xffffffff
#define PHY_BB_TXIQCAL_CONTROL_0_RESET                                   0x10044000

// 0xa648 (BB_TXIQCAL_CONTROL_1)
#define PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_MSB                 27
#define PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_LSB                 27
#define PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_MASK                0x08000000
#define PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_GET(x)              (((x) & PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_MASK) >> PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_LSB)
#define PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_SET(x)              (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_LSB) & PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_MASK)
#define PHY_BB_TXIQCAL_CONTROL_1_IQCAL_DISABLE_MIXER_RESET               0
#define PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_MSB               26
#define PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_LSB               18
#define PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_MASK              0x07fc0000
#define PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_GET(x)            (((x) & PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_MASK) >> PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_LSB)
#define PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_SET(x)            (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_LSB) & PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_MASK)
#define PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_RESET             18
#define PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_MSB                      17
#define PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_LSB                      12
#define PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_MASK                     0x0003f000
#define PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_GET(x)                   (((x) & PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_MASK) >> PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_LSB)
#define PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_SET(x)                   (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_LSB) & PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_MASK)
#define PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_RESET                    8
#define PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_MSB                      11
#define PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_LSB                      6
#define PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_MASK                     0x00000fc0
#define PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_GET(x)                   (((x) & PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_MASK) >> PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_LSB)
#define PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_SET(x)                   (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_LSB) & PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_MASK)
#define PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_RESET                    32
#define PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_MSB                     5
#define PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_LSB                     0
#define PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_MASK                    0x0000003f
#define PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_GET(x)                  (((x) & PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_MASK) >> PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_LSB)
#define PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_SET(x)                  (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_LSB) & PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_MASK)
#define PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_RESET                   20
#define PHY_BB_TXIQCAL_CONTROL_1_ADDRESS                                 0xa648
#define PHY_BB_TXIQCAL_CONTROL_1_HW_MASK                                 0x0fffffff
#define PHY_BB_TXIQCAL_CONTROL_1_SW_MASK                                 0x0fffffff
#define PHY_BB_TXIQCAL_CONTROL_1_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TXIQCAL_CONTROL_1_SW_WRITE_MASK                           0x0fffffff
#define PHY_BB_TXIQCAL_CONTROL_1_RSTMASK                                 0xffffffff
#define PHY_BB_TXIQCAL_CONTROL_1_RESET                                   0x00488814

// 0xa64c (BB_TXIQCAL_CONTROL_2)
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_MSB                      27
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_LSB                      25
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_MASK                     0x0e000000
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_GET(x)                   (((x) & PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_MASK) >> PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_LSB)
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_SET(x)                   (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_LSB) & PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_MASK)
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MEAS_LEN_RESET                    2
#define PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_MSB                          24
#define PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_LSB                          22
#define PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_MASK                         0x01c00000
#define PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_GET(x)                       (((x) & PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_MASK) >> PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_LSB)
#define PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_SET(x)                       (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_LSB) & PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_MASK)
#define PHY_BB_TXIQCAL_CONTROL_2_DITHER_CTL_RESET                        4
#define PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_MSB                   21
#define PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_LSB                   14
#define PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_MASK                  0x003fc000
#define PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_GET(x)                (((x) & PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_MASK) >> PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_LSB)
#define PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_SET(x)                (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_LSB) & PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_MASK)
#define PHY_BB_TXIQCAL_CONTROL_2_GAIN_UPDATE_DELAY_RESET                 39
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_MSB                   13
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_LSB                   9
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_MASK                  0x00003e00
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_GET(x)                (((x) & PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_MASK) >> PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_LSB)
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_SET(x)                (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_LSB) & PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_MASK)
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_RESET                 31
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_MSB                   8
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_LSB                   4
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_MASK                  0x000001f0
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_GET(x)                (((x) & PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_MASK) >> PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_LSB)
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_SET(x)                (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_LSB) & PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_MASK)
#define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_RESET                 0
#define PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_MSB                   3
#define PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_LSB                   0
#define PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_MASK                  0x0000000f
#define PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_GET(x)                (((x) & PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_MASK) >> PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_LSB)
#define PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_SET(x)                (((0 | (x)) << PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_LSB) & PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_MASK)
#define PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_RESET                 1
#define PHY_BB_TXIQCAL_CONTROL_2_ADDRESS                                 0xa64c
#define PHY_BB_TXIQCAL_CONTROL_2_HW_MASK                                 0x0fffffff
#define PHY_BB_TXIQCAL_CONTROL_2_SW_MASK                                 0x0fffffff
#define PHY_BB_TXIQCAL_CONTROL_2_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TXIQCAL_CONTROL_2_SW_WRITE_MASK                           0x0fffffff
#define PHY_BB_TXIQCAL_CONTROL_2_RSTMASK                                 0xffffffff
#define PHY_BB_TXIQCAL_CONTROL_2_RESET                                   0x0509fe01

// 0xa670 (BB_CAL_RXBB_GAIN_TBL_0)
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_MSB          31
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_LSB          24
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_MASK         0xff000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_MSB          23
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_LSB          16
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_MASK         0x00ff0000
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_MSB          15
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_LSB          8
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_MASK         0x0000ff00
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_MSB          7
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_LSB          0
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_MASK         0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_ADDRESS                               0xa670
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_HW_MASK                               0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_SW_MASK                               0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_HW_WRITE_MASK                         0x00000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_SW_WRITE_MASK                         0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_RSTMASK                               0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_0_RESET                                 0x00000000

// 0xa674 (BB_CAL_RXBB_GAIN_TBL_4)
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_MSB          31
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_LSB          24
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_MASK         0xff000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_MSB          23
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_LSB          16
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_MASK         0x00ff0000
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_MSB          15
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_LSB          8
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_MASK         0x0000ff00
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_MSB          7
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_LSB          0
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_MASK         0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_ADDRESS                               0xa674
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_HW_MASK                               0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_SW_MASK                               0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_HW_WRITE_MASK                         0x00000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_SW_WRITE_MASK                         0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_RSTMASK                               0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_4_RESET                                 0x00000000

// 0xa678 (BB_CAL_RXBB_GAIN_TBL_8)
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_MSB         31
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_LSB         24
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_MASK        0xff000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_GET(x)      (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_SET(x)      (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_RESET       0
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_MSB         23
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_LSB         16
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_MASK        0x00ff0000
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_GET(x)      (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_SET(x)      (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_RESET       0
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_MSB          15
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_LSB          8
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_MASK         0x0000ff00
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_MSB          7
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_LSB          0
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_MASK         0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_GET(x)       (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_SET(x)       (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_RESET        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_ADDRESS                               0xa678
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_HW_MASK                               0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_SW_MASK                               0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_HW_WRITE_MASK                         0x00000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_SW_WRITE_MASK                         0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_RSTMASK                               0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_8_RESET                                 0x00000000

// 0xa67c (BB_CAL_RXBB_GAIN_TBL_12)
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_MSB        31
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_LSB        24
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_MASK       0xff000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_MSB        23
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_LSB        16
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_MASK       0x00ff0000
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_MSB        15
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_LSB        8
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_MASK       0x0000ff00
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_MSB        7
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_LSB        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_MASK       0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_ADDRESS                              0xa67c
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_HW_MASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_SW_MASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_HW_WRITE_MASK                        0x00000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_SW_WRITE_MASK                        0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_RSTMASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_12_RESET                                0x00000000

// 0xa680 (BB_CAL_RXBB_GAIN_TBL_16)
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_MSB        31
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_LSB        24
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_MASK       0xff000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_MSB        23
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_LSB        16
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_MASK       0x00ff0000
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_MSB        15
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_LSB        8
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_MASK       0x0000ff00
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_MSB        7
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_LSB        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_MASK       0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_ADDRESS                              0xa680
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_HW_MASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_SW_MASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_HW_WRITE_MASK                        0x00000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_SW_WRITE_MASK                        0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_RSTMASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_16_RESET                                0x00000000

// 0xa684 (BB_CAL_RXBB_GAIN_TBL_20)
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_MSB        31
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_LSB        24
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_MASK       0xff000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_MSB        23
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_LSB        16
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_MASK       0x00ff0000
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_MSB        15
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_LSB        8
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_MASK       0x0000ff00
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_MSB        7
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_LSB        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_MASK       0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_ADDRESS                              0xa684
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_HW_MASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_SW_MASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_HW_WRITE_MASK                        0x00000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_SW_WRITE_MASK                        0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_RSTMASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_20_RESET                                0x00000000

// 0xa688 (BB_CAL_RXBB_GAIN_TBL_24)
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_MSB        7
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_LSB        0
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_MASK       0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_GET(x)     (((x) & PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_MASK) >> PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_LSB)
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_SET(x)     (((0 | (x)) << PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_LSB) & PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_MASK)
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_RESET      0
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_ADDRESS                              0xa688
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_HW_MASK                              0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_SW_MASK                              0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_HW_WRITE_MASK                        0x00000000
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_SW_WRITE_MASK                        0x000000ff
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_RSTMASK                              0xffffffff
#define PHY_BB_CAL_RXBB_GAIN_TBL_24_RESET                                0x00000000

// 0xa68c (BB_TXIQCAL_STATUS_B0)
#define PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_MSB                    23
#define PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_LSB                    18
#define PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_MASK                   0x00fc0000
#define PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_GET(x)                 (((x) & PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_MASK) >> PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_LSB)
#define PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_SET(x)                 (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_LSB) & PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_MASK)
#define PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_RESET                  0
#define PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_MSB                      17
#define PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_LSB                      12
#define PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_MASK                     0x0003f000
#define PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_GET(x)                   (((x) & PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_MASK) >> PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_LSB)
#define PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_SET(x)                   (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_LSB) & PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_MASK)
#define PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_RESET                    0
#define PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_MSB                    11
#define PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_LSB                    6
#define PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_MASK                   0x00000fc0
#define PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_GET(x)                 (((x) & PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_MASK) >> PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_LSB)
#define PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_SET(x)                 (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_LSB) & PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_MASK)
#define PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_RESET                  0
#define PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_MSB                  5
#define PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_LSB                  1
#define PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_MASK                 0x0000003e
#define PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_GET(x)               (((x) & PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_MASK) >> PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_LSB)
#define PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_SET(x)               (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_LSB) & PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_MASK)
#define PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_RESET                0
#define PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_MSB                    0
#define PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_LSB                    0
#define PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_MASK                   0x00000001
#define PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_GET(x)                 (((x) & PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_MASK) >> PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_LSB)
#define PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_SET(x)                 (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_LSB) & PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_MASK)
#define PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_RESET                  0
#define PHY_BB_TXIQCAL_STATUS_B0_ADDRESS                                 0xa68c
#define PHY_BB_TXIQCAL_STATUS_B0_HW_MASK                                 0x00ffffff
#define PHY_BB_TXIQCAL_STATUS_B0_SW_MASK                                 0x00ffffff
#define PHY_BB_TXIQCAL_STATUS_B0_HW_WRITE_MASK                           0x00ffffff
#define PHY_BB_TXIQCAL_STATUS_B0_SW_WRITE_MASK                           0x00000000
#define PHY_BB_TXIQCAL_STATUS_B0_RSTMASK                                 0xff000000
#define PHY_BB_TXIQCAL_STATUS_B0_RESET                                   0x00000000

// 0xa6ac (BB_RXIQCAL_STATUS_B0)
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_MSB            16
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_LSB            11
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_MASK           0x0001f800
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_GET(x)         (((x) & PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_MASK) >> PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_LSB)
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_SET(x)         (((0 | (x)) << PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_LSB) & PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_MASK)
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_LAST_MEAS_ADDR_0_RESET          0
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_MSB           10
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_LSB           6
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_MASK          0x000007c0
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_GET(x)        (((x) & PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_MASK) >> PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_LSB)
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_SET(x)        (((0 | (x)) << PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_LSB) & PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_MASK)
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_TXGAIN_IDX_USED_0_RESET         0
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_MSB          5
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_LSB          1
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_MASK         0x0000003e
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_GET(x)       (((x) & PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_MASK) >> PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_LSB)
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_SET(x)       (((0 | (x)) << PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_LSB) & PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_MASK)
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_CALIBRATED_GAINS_0_RESET        0
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_MSB                    0
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_LSB                    0
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_MASK                   0x00000001
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_GET(x)                 (((x) & PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_MASK) >> PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_LSB)
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_SET(x)                 (((0 | (x)) << PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_LSB) & PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_MASK)
#define PHY_BB_RXIQCAL_STATUS_B0_RXIQCAL_FAILED_0_RESET                  0
#define PHY_BB_RXIQCAL_STATUS_B0_ADDRESS                                 0xa6ac
#define PHY_BB_RXIQCAL_STATUS_B0_HW_MASK                                 0x0001ffff
#define PHY_BB_RXIQCAL_STATUS_B0_SW_MASK                                 0x0001ffff
#define PHY_BB_RXIQCAL_STATUS_B0_HW_WRITE_MASK                           0x0001ffff
#define PHY_BB_RXIQCAL_STATUS_B0_SW_WRITE_MASK                           0x00000000
#define PHY_BB_RXIQCAL_STATUS_B0_RSTMASK                                 0xfffe0000
#define PHY_BB_RXIQCAL_STATUS_B0_RESET                                   0x00000000

// 0xa6d0 (BB_HSPRD_TRAIN_CNTL_0)
#define PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_MSB                         4
#define PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_LSB                         4
#define PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_MASK                        0x00000010
#define PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_GET(x)                      (((x) & PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_MASK) >> PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_LSB)
#define PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_SET(x)                      (((0 | (x)) << PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_LSB) & PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_MASK)
#define PHY_BB_HSPRD_TRAIN_CNTL_0_CF_CAL_XPA_RESET                       0
#define PHY_BB_HSPRD_TRAIN_CNTL_0_ADDRESS                                0xa6d0
#define PHY_BB_HSPRD_TRAIN_CNTL_0_HW_MASK                                0x00000010
#define PHY_BB_HSPRD_TRAIN_CNTL_0_SW_MASK                                0x00000010
#define PHY_BB_HSPRD_TRAIN_CNTL_0_HW_WRITE_MASK                          0x00000000
#define PHY_BB_HSPRD_TRAIN_CNTL_0_SW_WRITE_MASK                          0x00000010
#define PHY_BB_HSPRD_TRAIN_CNTL_0_RSTMASK                                0xffffffff
#define PHY_BB_HSPRD_TRAIN_CNTL_0_RESET                                  0x00000000

// 0xa6ec (BB_PEFCAL_CNTL_0)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_MSB                        31
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_LSB                        30
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_MASK                       0xc0000000
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_GET(x)                     (((x) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_MASK) >> PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_LSB)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_SET(x)                     (((0 | (x)) << PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_LSB) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_MASK)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_LB_SEL_RESET                      0
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_MSB                       29
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_LSB                       28
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_MASK                      0x30000000
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_GET(x)                    (((x) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_MASK) >> PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_LSB)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_SET(x)                    (((0 | (x)) << PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_LSB) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_MASK)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_MAG_SEL_RESET                     2
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_MSB                         27
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_LSB                         22
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_MASK                        0x0fc00000
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_GET(x)                      (((x) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_MASK) >> PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_LSB)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_SET(x)                      (((0 | (x)) << PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_LSB) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_MASK)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FSTEP_RESET                       1
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_MSB                        21
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_LSB                        15
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_MASK                       0x003f8000
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_GET(x)                     (((x) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_MASK) >> PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_LSB)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_SET(x)                     (((0 | (x)) << PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_LSB) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_MASK)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_F4AGC2_RESET                      16
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_MSB                          14
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_LSB                          8
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_MASK                         0x00007f00
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_GET(x)                       (((x) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_MASK) >> PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_LSB)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_SET(x)                       (((0 | (x)) << PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_LSB) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_MASK)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMIN_RESET                        66
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_MSB                          7
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_LSB                          1
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_MASK                         0x000000fe
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_GET(x)                       (((x) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_MASK) >> PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_LSB)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_SET(x)                       (((0 | (x)) << PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_LSB) & PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_MASK)
#define PHY_BB_PEFCAL_CNTL_0_CF_PEFCAL_FMAX_RESET                        62
#define PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_MSB                    0
#define PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_LSB                    0
#define PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_MASK                   0x00000001
#define PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_GET(x)                 (((x) & PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_MASK) >> PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_LSB)
#define PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_SET(x)                 (((0 | (x)) << PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_LSB) & PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_MASK)
#define PHY_BB_PEFCAL_CNTL_0_ENABLE_PEF_CALIBRATE_RESET                  0
#define PHY_BB_PEFCAL_CNTL_0_ADDRESS                                     0xa6ec
#define PHY_BB_PEFCAL_CNTL_0_HW_MASK                                     0xffffffff
#define PHY_BB_PEFCAL_CNTL_0_SW_MASK                                     0xffffffff
#define PHY_BB_PEFCAL_CNTL_0_HW_WRITE_MASK                               0x00000000
#define PHY_BB_PEFCAL_CNTL_0_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_PEFCAL_CNTL_0_RSTMASK                                     0xffffffff
#define PHY_BB_PEFCAL_CNTL_0_RESET                                       0x2048427c

// 0xa6f0 (BB_PEFCAL_CNTL_1)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUS_CAL_MSB                  18
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUS_CAL_LSB                  18
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUS_CAL_MASK                 0x00040000
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUS_CAL_GET(x)               (((x) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUS_CAL_MASK) >> PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUS_CAL_LSB)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUS_CAL_SET(x)               (((0 | (x)) << PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUS_CAL_LSB) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUS_CAL_MASK)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CONTINUS_CAL_RESET                0
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_MSB                17
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_LSB                17
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_MASK               0x00020000
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_GET(x)             (((x) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_MASK) >> PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_LSB)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_SET(x)             (((0 | (x)) << PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_LSB) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_MASK)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_SMART_PREAMBLE_RESET              0
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_MSB                    16
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_LSB                    12
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_MASK                   0x0001f000
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_GET(x)                 (((x) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_MASK) >> PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_LSB)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_SET(x)                 (((0 | (x)) << PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_LSB) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_MASK)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TXGAIN_IDX_RESET                  0
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_MSB                       11
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_LSB                       4
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_MASK                      0x00000ff0
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_GET(x)                    (((x) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_MASK) >> PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_LSB)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_SET(x)                    (((0 | (x)) << PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_LSB) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_MASK)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_RESET                     10
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_MSB                       3
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_LSB                       2
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_MASK                      0x0000000c
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_GET(x)                    (((x) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_MASK) >> PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_LSB)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_SET(x)                    (((0 | (x)) << PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_LSB) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_MASK)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_CHN_SEL_RESET                     0
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_MSB                1
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_LSB                1
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_MASK               0x00000002
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_GET(x)             (((x) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_MASK) >> PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_LSB)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_SET(x)             (((0 | (x)) << PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_LSB) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_MASK)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TIMEOUT_ENABLE_RESET              1
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_MSB             0
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_LSB             0
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_MASK            0x00000001
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_GET(x)          (((x) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_MASK) >> PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_LSB)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_SET(x)          (((0 | (x)) << PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_LSB) & PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_MASK)
#define PHY_BB_PEFCAL_CNTL_1_CF_PEFCAL_TRXIQCL_CORRECTED_RESET           0
#define PHY_BB_PEFCAL_CNTL_1_ADDRESS                                     0xa6f0
#define PHY_BB_PEFCAL_CNTL_1_HW_MASK                                     0x0007ffff
#define PHY_BB_PEFCAL_CNTL_1_SW_MASK                                     0x0007ffff
#define PHY_BB_PEFCAL_CNTL_1_HW_WRITE_MASK                               0x00000001
#define PHY_BB_PEFCAL_CNTL_1_SW_WRITE_MASK                               0x0007ffff
#define PHY_BB_PEFCAL_CNTL_1_RSTMASK                                     0xffffffff
#define PHY_BB_PEFCAL_CNTL_1_RESET                                       0x000000a2

// 0xa6f4 (BB_PEFCAL_CNTL_2)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_MSB                      28
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_LSB                      26
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_MASK                     0x1c000000
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_GET(x)                   (((x) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_MASK) >> PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_LSB)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_SET(x)                   (((0 | (x)) << PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_LSB) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_MASK)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_CORR_LEN_RESET                    7
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_MSB                 25
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_LSB                 20
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_MASK                0x03f00000
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_GET(x)              (((x) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_MASK) >> PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_LSB)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_SET(x)              (((0 | (x)) << PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_LSB) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_MASK)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_SETTLING_TIME_RESET               63
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_MSB                     19
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_LSB                     14
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_MASK                    0x000fc000
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_GET(x)                  (((x) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_MASK) >> PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_LSB)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_SET(x)                  (((0 | (x)) << PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_LSB) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_MASK)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IDLE_TIME_RESET                   63
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_MSB                 13
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_LSB                 2
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_MASK                0x00003ffc
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_GET(x)              (((x) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_MASK) >> PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_LSB)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_SET(x)              (((0 | (x)) << PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_LSB) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_MASK)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PREAMBLE_TIME_RESET               255
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_MSB                    1
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_LSB                    1
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_MASK                   0x00000002
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_GET(x)                 (((x) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_MASK) >> PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_LSB)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_SET(x)                 (((0 | (x)) << PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_LSB) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_MASK)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_IS_WAITING_RESET                  0
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_MSB                     0
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_LSB                     0
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_MASK                    0x00000001
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_GET(x)                  (((x) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_MASK) >> PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_LSB)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_SET(x)                  (((0 | (x)) << PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_LSB) & PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_MASK)
#define PHY_BB_PEFCAL_CNTL_2_CF_PEFCAL_PHASE_SEL_RESET                   0
#define PHY_BB_PEFCAL_CNTL_2_ADDRESS                                     0xa6f4
#define PHY_BB_PEFCAL_CNTL_2_HW_MASK                                     0x1fffffff
#define PHY_BB_PEFCAL_CNTL_2_SW_MASK                                     0x1fffffff
#define PHY_BB_PEFCAL_CNTL_2_HW_WRITE_MASK                               0x00000002
#define PHY_BB_PEFCAL_CNTL_2_SW_WRITE_MASK                               0x1ffffffd
#define PHY_BB_PEFCAL_CNTL_2_RSTMASK                                     0xfffffffd
#define PHY_BB_PEFCAL_CNTL_2_RESET                                       0x1fffc3fc

// 0xa700 (BB_RXIQCAL_CONTROL_0)
#define PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_MSB               31
#define PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_LSB               31
#define PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_MASK              0x80000000
#define PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_GET(x)            (((x) & PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_MASK) >> PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_LSB)
#define PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_SET(x)            (((0 | (x)) << PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_LSB) & PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_MASK)
#define PHY_BB_RXIQCAL_CONTROL_0_ENABLE_RXIQ_CALIBRATE_RESET             0
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_MSB               29
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_LSB               24
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_MASK              0x3f000000
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_GET(x)            (((x) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_MASK) >> PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_LSB)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_SET(x)            (((0 | (x)) << PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_LSB) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_MASK)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_INIT_DB_RESET             60
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_MSB                23
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_LSB                18
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_MASK               0x00fc0000
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_GET(x)             (((x) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_MASK) >> PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_LSB)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_SET(x)             (((0 | (x)) << PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_LSB) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_MASK)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MAX_DB_RESET              60
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_MSB                17
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_LSB                12
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_MASK               0x0003f000
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_GET(x)             (((x) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_MASK) >> PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_LSB)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_SET(x)             (((0 | (x)) << PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_LSB) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_MASK)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_TX_GAIN_MIN_DB_RESET              0
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_MSB                   11
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_LSB                   8
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_MASK                  0x00000f00
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_GET(x)                (((x) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_MASK) >> PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_LSB)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_SET(x)                (((0 | (x)) << PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_LSB) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_MASK)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MAX_RX_GAIN_RESET                 15
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_MSB                   7
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_LSB                   4
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_MASK                  0x000000f0
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_GET(x)                (((x) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_MASK) >> PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_LSB)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_SET(x)                (((0 | (x)) << PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_LSB) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_MASK)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_MIN_RX_GAIN_RESET                 0
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_MSB                 3
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_LSB                 3
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_MASK                0x00000008
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_GET(x)              (((x) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_MASK) >> PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_LSB)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_SET(x)              (((0 | (x)) << PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_LSB) & PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_MASK)
#define PHY_BB_RXIQCAL_CONTROL_0_RXCAL_LOOPBACK_MODE_RESET               0
#define PHY_BB_RXIQCAL_CONTROL_0_ADDRESS                                 0xa700
#define PHY_BB_RXIQCAL_CONTROL_0_HW_MASK                                 0xbffffff8
#define PHY_BB_RXIQCAL_CONTROL_0_SW_MASK                                 0xbffffff8
#define PHY_BB_RXIQCAL_CONTROL_0_HW_WRITE_MASK                           0x00000000
#define PHY_BB_RXIQCAL_CONTROL_0_SW_WRITE_MASK                           0xbffffff8
#define PHY_BB_RXIQCAL_CONTROL_0_RSTMASK                                 0xffffffff
#define PHY_BB_RXIQCAL_CONTROL_0_RESET                                   0x3cf00f00

// 0xa710 (BB_DBG_MASK_AGC)
#define PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_MSB                            31
#define PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_LSB                            31
#define PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_MASK                           0x80000000
#define PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_GET(x)                         (((x) & PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_MASK) >> PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_LSB)
#define PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_SET(x)                         (((0 | (x)) << PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_LSB) & PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_MASK)
#define PHY_BB_DBG_MASK_AGC_DEBUG_MUX_ENA_RESET                          0
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_MSB                        30
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_LSB                        28
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_MASK                       0x70000000
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_GET(x)                     (((x) & PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_MASK) >> PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_LSB)
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_SET(x)                     (((0 | (x)) << PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_LSB) & PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_MASK)
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_B_RESET                      0
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_MSB                        26
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_LSB                        24
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_MASK                       0x07000000
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_GET(x)                     (((x) & PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_MASK) >> PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_LSB)
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_SET(x)                     (((0 | (x)) << PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_LSB) & PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_MASK)
#define PHY_BB_DBG_MASK_AGC_DBG_BUS_AGC_SEL_A_RESET                      0
#define PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_MSB                             23
#define PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_LSB                             0
#define PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_MASK                            0x00ffffff
#define PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_GET(x)                          (((x) & PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_MASK) >> PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_LSB)
#define PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_SET(x)                          (((0 | (x)) << PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_LSB) & PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_MASK)
#define PHY_BB_DBG_MASK_AGC_DBG_MASK_AGC_RESET                           0
#define PHY_BB_DBG_MASK_AGC_ADDRESS                                      0xa710
#define PHY_BB_DBG_MASK_AGC_HW_MASK                                      0xf7ffffff
#define PHY_BB_DBG_MASK_AGC_SW_MASK                                      0xf7ffffff
#define PHY_BB_DBG_MASK_AGC_HW_WRITE_MASK                                0x00000000
#define PHY_BB_DBG_MASK_AGC_SW_WRITE_MASK                                0xf7ffffff
#define PHY_BB_DBG_MASK_AGC_RSTMASK                                      0xffffffff
#define PHY_BB_DBG_MASK_AGC_RESET                                        0x00000000

// 0xa714 (BB_DBG_MASK_TXSM)
#define PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_B_MSB                      30
#define PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_B_LSB                      28
#define PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_B_MASK                     0x70000000
#define PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_B_GET(x)                   (((x) & PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_B_MASK) >> PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_B_LSB)
#define PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_B_SET(x)                   (((0 | (x)) << PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_B_LSB) & PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_B_MASK)
#define PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_B_RESET                    0
#define PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_A_MSB                      26
#define PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_A_LSB                      24
#define PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_A_MASK                     0x07000000
#define PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_A_GET(x)                   (((x) & PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_A_MASK) >> PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_A_LSB)
#define PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_A_SET(x)                   (((0 | (x)) << PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_A_LSB) & PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_A_MASK)
#define PHY_BB_DBG_MASK_TXSM_DBG_BUS_RXSM_SEL_A_RESET                    0
#define PHY_BB_DBG_MASK_TXSM_DBG_MASK_RXSM_MSB                           23
#define PHY_BB_DBG_MASK_TXSM_DBG_MASK_RXSM_LSB                           0
#define PHY_BB_DBG_MASK_TXSM_DBG_MASK_RXSM_MASK                          0x00ffffff
#define PHY_BB_DBG_MASK_TXSM_DBG_MASK_RXSM_GET(x)                        (((x) & PHY_BB_DBG_MASK_TXSM_DBG_MASK_RXSM_MASK) >> PHY_BB_DBG_MASK_TXSM_DBG_MASK_RXSM_LSB)
#define PHY_BB_DBG_MASK_TXSM_DBG_MASK_RXSM_SET(x)                        (((0 | (x)) << PHY_BB_DBG_MASK_TXSM_DBG_MASK_RXSM_LSB) & PHY_BB_DBG_MASK_TXSM_DBG_MASK_RXSM_MASK)
#define PHY_BB_DBG_MASK_TXSM_DBG_MASK_RXSM_RESET                         0
#define PHY_BB_DBG_MASK_TXSM_ADDRESS                                     0xa714
#define PHY_BB_DBG_MASK_TXSM_HW_MASK                                     0x77ffffff
#define PHY_BB_DBG_MASK_TXSM_SW_MASK                                     0x77ffffff
#define PHY_BB_DBG_MASK_TXSM_HW_WRITE_MASK                               0x00000000
#define PHY_BB_DBG_MASK_TXSM_SW_WRITE_MASK                               0x77ffffff
#define PHY_BB_DBG_MASK_TXSM_RSTMASK                                     0xffffffff
#define PHY_BB_DBG_MASK_TXSM_RESET                                       0x00000000

// 0xa718 (BB_DBG_MASK_RXSM)
#define PHY_BB_DBG_MASK_RXSM_DBG_MASK_TXSM_MSB                           23
#define PHY_BB_DBG_MASK_RXSM_DBG_MASK_TXSM_LSB                           0
#define PHY_BB_DBG_MASK_RXSM_DBG_MASK_TXSM_MASK                          0x00ffffff
#define PHY_BB_DBG_MASK_RXSM_DBG_MASK_TXSM_GET(x)                        (((x) & PHY_BB_DBG_MASK_RXSM_DBG_MASK_TXSM_MASK) >> PHY_BB_DBG_MASK_RXSM_DBG_MASK_TXSM_LSB)
#define PHY_BB_DBG_MASK_RXSM_DBG_MASK_TXSM_SET(x)                        (((0 | (x)) << PHY_BB_DBG_MASK_RXSM_DBG_MASK_TXSM_LSB) & PHY_BB_DBG_MASK_RXSM_DBG_MASK_TXSM_MASK)
#define PHY_BB_DBG_MASK_RXSM_DBG_MASK_TXSM_RESET                         0
#define PHY_BB_DBG_MASK_RXSM_ADDRESS                                     0xa718
#define PHY_BB_DBG_MASK_RXSM_HW_MASK                                     0x00ffffff
#define PHY_BB_DBG_MASK_RXSM_SW_MASK                                     0x00ffffff
#define PHY_BB_DBG_MASK_RXSM_HW_WRITE_MASK                               0x00000000
#define PHY_BB_DBG_MASK_RXSM_SW_WRITE_MASK                               0x00ffffff
#define PHY_BB_DBG_MASK_RXSM_RSTMASK                                     0xffffffff
#define PHY_BB_DBG_MASK_RXSM_RESET                                       0x00000000

// 0xa71c (BB_DBG_MASK_TCTL)
#define PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_MSB                           23
#define PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_LSB                           0
#define PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_MASK                          0x00ffffff
#define PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_GET(x)                        (((x) & PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_MASK) >> PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_LSB)
#define PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_SET(x)                        (((0 | (x)) << PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_LSB) & PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_MASK)
#define PHY_BB_DBG_MASK_TCTL_DBG_MASK_TCTL_RESET                         0
#define PHY_BB_DBG_MASK_TCTL_ADDRESS                                     0xa71c
#define PHY_BB_DBG_MASK_TCTL_HW_MASK                                     0x00ffffff
#define PHY_BB_DBG_MASK_TCTL_SW_MASK                                     0x00ffffff
#define PHY_BB_DBG_MASK_TCTL_HW_WRITE_MASK                               0x00000000
#define PHY_BB_DBG_MASK_TCTL_SW_WRITE_MASK                               0x00ffffff
#define PHY_BB_DBG_MASK_TCTL_RSTMASK                                     0xffffffff
#define PHY_BB_DBG_MASK_TCTL_RESET                                       0x00000000

// 0xa720 (BB_DBG_MASK_VIT)
#define PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_MSB                             23
#define PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_LSB                             0
#define PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_MASK                            0x00ffffff
#define PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_GET(x)                          (((x) & PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_MASK) >> PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_LSB)
#define PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_SET(x)                          (((0 | (x)) << PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_LSB) & PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_MASK)
#define PHY_BB_DBG_MASK_VIT_DBG_MASK_VIT_RESET                           0
#define PHY_BB_DBG_MASK_VIT_ADDRESS                                      0xa720
#define PHY_BB_DBG_MASK_VIT_HW_MASK                                      0x00ffffff
#define PHY_BB_DBG_MASK_VIT_SW_MASK                                      0x00ffffff
#define PHY_BB_DBG_MASK_VIT_HW_WRITE_MASK                                0x00000000
#define PHY_BB_DBG_MASK_VIT_SW_WRITE_MASK                                0x00ffffff
#define PHY_BB_DBG_MASK_VIT_RSTMASK                                      0xffffffff
#define PHY_BB_DBG_MASK_VIT_RESET                                        0x00000000

// 0xa724 (BB_DBG_MASK_DFS)
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_MSB                        30
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_LSB                        28
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_MASK                       0x70000000
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_GET(x)                     (((x) & PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_MASK) >> PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_LSB)
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_SET(x)                     (((0 | (x)) << PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_LSB) & PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_MASK)
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_B_RESET                      0
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_MSB                        26
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_LSB                        24
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_MASK                       0x07000000
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_GET(x)                     (((x) & PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_MASK) >> PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_LSB)
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_SET(x)                     (((0 | (x)) << PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_LSB) & PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_MASK)
#define PHY_BB_DBG_MASK_DFS_DBG_BUS_DFS_SEL_A_RESET                      0
#define PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_MSB                             23
#define PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_LSB                             0
#define PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_MASK                            0x00ffffff
#define PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_GET(x)                          (((x) & PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_MASK) >> PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_LSB)
#define PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_SET(x)                          (((0 | (x)) << PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_LSB) & PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_MASK)
#define PHY_BB_DBG_MASK_DFS_DBG_MASK_DFS_RESET                           0
#define PHY_BB_DBG_MASK_DFS_ADDRESS                                      0xa724
#define PHY_BB_DBG_MASK_DFS_HW_MASK                                      0x77ffffff
#define PHY_BB_DBG_MASK_DFS_SW_MASK                                      0x77ffffff
#define PHY_BB_DBG_MASK_DFS_HW_WRITE_MASK                                0x00000000
#define PHY_BB_DBG_MASK_DFS_SW_WRITE_MASK                                0x77ffffff
#define PHY_BB_DBG_MASK_DFS_RSTMASK                                      0xffffffff
#define PHY_BB_DBG_MASK_DFS_RESET                                        0x00000000

// 0xa728 (BB_DBG_MASK_CAL)
#define PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_MSB                             23
#define PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_LSB                             0
#define PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_MASK                            0x00ffffff
#define PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_GET(x)                          (((x) & PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_MASK) >> PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_LSB)
#define PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_SET(x)                          (((0 | (x)) << PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_LSB) & PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_MASK)
#define PHY_BB_DBG_MASK_CAL_DBG_MASK_CAL_RESET                           0
#define PHY_BB_DBG_MASK_CAL_ADDRESS                                      0xa728
#define PHY_BB_DBG_MASK_CAL_HW_MASK                                      0x00ffffff
#define PHY_BB_DBG_MASK_CAL_SW_MASK                                      0x00ffffff
#define PHY_BB_DBG_MASK_CAL_HW_WRITE_MASK                                0x00000000
#define PHY_BB_DBG_MASK_CAL_SW_WRITE_MASK                                0x00ffffff
#define PHY_BB_DBG_MASK_CAL_RSTMASK                                      0xffffffff
#define PHY_BB_DBG_MASK_CAL_RESET                                        0x00000000

// 0xa72c (BB_DBG_MASK_SVD)
#define PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_MSB                             23
#define PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_LSB                             0
#define PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_MASK                            0x00ffffff
#define PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_GET(x)                          (((x) & PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_MASK) >> PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_LSB)
#define PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_SET(x)                          (((0 | (x)) << PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_LSB) & PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_MASK)
#define PHY_BB_DBG_MASK_SVD_DBG_MASK_SVD_RESET                           0
#define PHY_BB_DBG_MASK_SVD_ADDRESS                                      0xa72c
#define PHY_BB_DBG_MASK_SVD_HW_MASK                                      0x00ffffff
#define PHY_BB_DBG_MASK_SVD_SW_MASK                                      0x00ffffff
#define PHY_BB_DBG_MASK_SVD_HW_WRITE_MASK                                0x00000000
#define PHY_BB_DBG_MASK_SVD_SW_WRITE_MASK                                0x00ffffff
#define PHY_BB_DBG_MASK_SVD_RSTMASK                                      0xffffffff
#define PHY_BB_DBG_MASK_SVD_RESET                                        0x00000000

// 0xa7c0 (BB_WATCHDOG_STATUS)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_MSB                     31
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_LSB                     28
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_MASK                    0xf0000000
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_GET(x)                  (((x) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_MASK) >> PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_LSB)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_SET(x)                  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_LSB) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_MASK)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_8_RESET                   0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_MSB                     27
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_LSB                     24
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_MASK                    0x0f000000
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_GET(x)                  (((x) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_MASK) >> PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_LSB)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_SET(x)                  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_LSB) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_MASK)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_7_RESET                   0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_MSB                     23
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_LSB                     20
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_MASK                    0x00f00000
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_GET(x)                  (((x) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_MASK) >> PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_LSB)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_SET(x)                  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_LSB) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_MASK)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_6_RESET                   0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_MSB                     19
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_LSB                     16
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_MASK                    0x000f0000
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_GET(x)                  (((x) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_MASK) >> PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_LSB)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_SET(x)                  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_LSB) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_MASK)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_5_RESET                   0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_MSB                     15
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_LSB                     12
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_MASK                    0x0000f000
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_GET(x)                  (((x) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_MASK) >> PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_LSB)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_SET(x)                  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_LSB) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_MASK)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_4_RESET                   0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_MSB                     11
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_LSB                     8
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_MASK                    0x00000f00
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_GET(x)                  (((x) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_MASK) >> PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_LSB)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_SET(x)                  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_LSB) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_MASK)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_3_RESET                   0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_MSB                     7
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_LSB                     4
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_MASK                    0x000000f0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_GET(x)                  (((x) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_MASK) >> PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_LSB)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_SET(x)                  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_LSB) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_MASK)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_2_RESET                   0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_MSB                      3
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_LSB                      3
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_MASK                     0x00000008
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_GET(x)                   (((x) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_MASK) >> PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_LSB)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_SET(x)                   (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_LSB) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_MASK)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_TIMEOUT_RESET                    0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_MSB                     2
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_LSB                     0
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_MASK                    0x00000007
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_GET(x)                  (((x) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_MASK) >> PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_LSB)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_SET(x)                  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_LSB) & PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_MASK)
#define PHY_BB_WATCHDOG_STATUS_WATCHDOG_STATUS_1_RESET                   0
#define PHY_BB_WATCHDOG_STATUS_ADDRESS                                   0xa7c0
#define PHY_BB_WATCHDOG_STATUS_HW_MASK                                   0xffffffff
#define PHY_BB_WATCHDOG_STATUS_SW_MASK                                   0xffffffff
#define PHY_BB_WATCHDOG_STATUS_HW_WRITE_MASK                             0xffffffff
#define PHY_BB_WATCHDOG_STATUS_SW_WRITE_MASK                             0xffffffff
#define PHY_BB_WATCHDOG_STATUS_RSTMASK                                   0xffffffff
#define PHY_BB_WATCHDOG_STATUS_RESET                                     0x00000000

// 0xa7c4 (BB_WATCHDOG_CTRL_1)
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_MSB     31
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_LSB     16
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_MASK    0xffff0000
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_GET(x)  (((x) & PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_MASK) >> PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_LSB)
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_SET(x)  (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_LSB) & PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_MASK)
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_IDLE_LIMIT_RESET   0
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_MSB 15
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_LSB 2
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_MASK 0x0000fffc
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_GET(x) (((x) & PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_MASK) >> PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_LSB)
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_SET(x) (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_LSB) & PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_MASK)
#define PHY_BB_WATCHDOG_CTRL_1_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LIMIT_RESET 0
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_MSB    1
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_LSB    1
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_MASK   0x00000002
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_GET(x) (((x) & PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_MASK) >> PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_LSB)
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_SET(x) (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_LSB) & PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_MASK)
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_IDLE_RESET  0
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_MSB 0
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LSB 0
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_MASK 0x00000001
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_GET(x) (((x) & PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_MASK) >> PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LSB)
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_SET(x) (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_LSB) & PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_MASK)
#define PHY_BB_WATCHDOG_CTRL_1_ENABLE_WATCHDOG_TIMEOUT_RESET_NON_IDLE_RESET 0
#define PHY_BB_WATCHDOG_CTRL_1_ADDRESS                                   0xa7c4
#define PHY_BB_WATCHDOG_CTRL_1_HW_MASK                                   0xffffffff
#define PHY_BB_WATCHDOG_CTRL_1_SW_MASK                                   0xffffffff
#define PHY_BB_WATCHDOG_CTRL_1_HW_WRITE_MASK                             0x00000000
#define PHY_BB_WATCHDOG_CTRL_1_SW_WRITE_MASK                             0xffffffff
#define PHY_BB_WATCHDOG_CTRL_1_RSTMASK                                   0x00000003
#define PHY_BB_WATCHDOG_CTRL_1_RESET                                     0x00000000

// 0xa7c8 (BB_WATCHDOG_CTRL_2)
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_MSB             10
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_LSB             10
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_MASK            0x00000400
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_GET(x)          (((x) & PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_MASK) >> PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_LSB)
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_SET(x)          (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_LSB) & PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_MASK)
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_ARB_RESET           0
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_MSB                 9
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_LSB                 9
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_MASK                0x00000200
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_GET(x)              (((x) & PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_MASK) >> PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_LSB)
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_SET(x)              (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_LSB) & PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_MASK)
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_SSCAN_RESET               0
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_MSB                 8
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_LSB                 8
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_MASK                0x00000100
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_GET(x)              (((x) & PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_MASK) >> PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_LSB)
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_SET(x)              (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_LSB) & PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_MASK)
#define PHY_BB_WATCHDOG_CTRL_2_ENABLE_WATCHDOG_RADAR_RESET               0
#define PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_MSB                       3
#define PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_LSB                       3
#define PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_MASK                      0x00000008
#define PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_GET(x)                    (((x) & PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_MASK) >> PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_LSB)
#define PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_SET(x)                    (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_LSB) & PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_MASK)
#define PHY_BB_WATCHDOG_CTRL_2_SW_ABORT_ACTIVE_RESET                     0
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_MSB                      2
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_LSB                      2
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_MASK                     0x00000004
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_GET(x)                   (((x) & PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_MASK) >> PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_LSB)
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_SET(x)                   (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_LSB) & PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_MASK)
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_IRQ_ENA_RESET                    0
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_MSB            1
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_LSB            1
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_MASK           0x00000002
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_GET(x)         (((x) & PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_MASK) >> PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_LSB)
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_SET(x)         (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_LSB) & PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_MASK)
#define PHY_BB_WATCHDOG_CTRL_2_WATCHDOG_TIMEOUT_RESET_ENA_RESET          0
#define PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_MSB                    0
#define PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_LSB                    0
#define PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_MASK                   0x00000001
#define PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_GET(x)                 (((x) & PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_MASK) >> PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_LSB)
#define PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_SET(x)                 (((0 | (x)) << PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_LSB) & PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_MASK)
#define PHY_BB_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_RESET                  0
#define PHY_BB_WATCHDOG_CTRL_2_ADDRESS                                   0xa7c8
#define PHY_BB_WATCHDOG_CTRL_2_HW_MASK                                   0x0000070f
#define PHY_BB_WATCHDOG_CTRL_2_SW_MASK                                   0x0000070f
#define PHY_BB_WATCHDOG_CTRL_2_HW_WRITE_MASK                             0x00000000
#define PHY_BB_WATCHDOG_CTRL_2_SW_WRITE_MASK                             0x0000070f
#define PHY_BB_WATCHDOG_CTRL_2_RSTMASK                                   0xffffffff
#define PHY_BB_WATCHDOG_CTRL_2_RESET                                     0x00000000

// 0xa7cc (BB_BLUETOOTH_CNTL)
#define PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_MSB                       1
#define PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_LSB                       1
#define PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_MASK                      0x00000002
#define PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_GET(x)                    (((x) & PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_MASK) >> PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_LSB)
#define PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_SET(x)                    (((0 | (x)) << PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_LSB) & PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_MASK)
#define PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_RESET                     0
#define PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_MSB                        0
#define PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_LSB                        0
#define PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_MASK                       0x00000001
#define PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_GET(x)                     (((x) & PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_MASK) >> PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_LSB)
#define PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_SET(x)                     (((0 | (x)) << PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_LSB) & PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_MASK)
#define PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_RESET                      0
#define PHY_BB_BLUETOOTH_CNTL_ADDRESS                                    0xa7cc
#define PHY_BB_BLUETOOTH_CNTL_HW_MASK                                    0x00000003
#define PHY_BB_BLUETOOTH_CNTL_SW_MASK                                    0x00000003
#define PHY_BB_BLUETOOTH_CNTL_HW_WRITE_MASK                              0x00000000
#define PHY_BB_BLUETOOTH_CNTL_SW_WRITE_MASK                              0x00000003
#define PHY_BB_BLUETOOTH_CNTL_RSTMASK                                    0xfffffffd
#define PHY_BB_BLUETOOTH_CNTL_RESET                                      0x00000000

// 0xa7d4 (BB_PHYONLY_CONTROL)
#define PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_MSB                     7
#define PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_LSB                     7
#define PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_MASK                    0x00000080
#define PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_GET(x)                  (((x) & PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_MASK) >> PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_LSB)
#define PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_SET(x)                  (((0 | (x)) << PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_LSB) & PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_MASK)
#define PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_RESET                   0
#define PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_MSB                     6
#define PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_LSB                     6
#define PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_MASK                    0x00000040
#define PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_GET(x)                  (((x) & PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_MASK) >> PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_LSB)
#define PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_SET(x)                  (((0 | (x)) << PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_LSB) & PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_MASK)
#define PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_RESET                   0
#define PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_MSB                     5
#define PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_LSB                     5
#define PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_MASK                    0x00000020
#define PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_GET(x)                  (((x) & PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_MASK) >> PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_LSB)
#define PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_SET(x)                  (((0 | (x)) << PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_LSB) & PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_MASK)
#define PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_RESET                   0
#define PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_MSB                     4
#define PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_LSB                     4
#define PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_MASK                    0x00000010
#define PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_GET(x)                  (((x) & PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_MASK) >> PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_LSB)
#define PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_SET(x)                  (((0 | (x)) << PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_LSB) & PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_MASK)
#define PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_RESET                   0
#define PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_MSB                     3
#define PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_LSB                     3
#define PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_MASK                    0x00000008
#define PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_GET(x)                  (((x) & PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_MASK) >> PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_LSB)
#define PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_SET(x)                  (((0 | (x)) << PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_LSB) & PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_MASK)
#define PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_RESET                   0
#define PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_MSB                    2
#define PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_LSB                    2
#define PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_MASK                   0x00000004
#define PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_GET(x)                 (((x) & PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_MASK) >> PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_LSB)
#define PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_SET(x)                 (((0 | (x)) << PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_LSB) & PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_MASK)
#define PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_RESET                  0
#define PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_MSB                 1
#define PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_LSB                 1
#define PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_MASK                0x00000002
#define PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_GET(x)              (((x) & PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_MASK) >> PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_LSB)
#define PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_SET(x)              (((0 | (x)) << PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_LSB) & PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_MASK)
#define PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_RESET               0
#define PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_MSB                         0
#define PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_LSB                         0
#define PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_MASK                        0x00000001
#define PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_GET(x)                      (((x) & PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_MASK) >> PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_LSB)
#define PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_SET(x)                      (((0 | (x)) << PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_LSB) & PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_MASK)
#define PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_RESET                       0
#define PHY_BB_PHYONLY_CONTROL_ADDRESS                                   0xa7d4
#define PHY_BB_PHYONLY_CONTROL_HW_MASK                                   0x000000ff
#define PHY_BB_PHYONLY_CONTROL_SW_MASK                                   0x000000ff
#define PHY_BB_PHYONLY_CONTROL_HW_WRITE_MASK                             0x00000000
#define PHY_BB_PHYONLY_CONTROL_SW_WRITE_MASK                             0x000000ff
#define PHY_BB_PHYONLY_CONTROL_RSTMASK                                   0xffffff80
#define PHY_BB_PHYONLY_CONTROL_RESET                                     0x00000000

// 0xa7dc (BB_ECO_CTRL)
#define PHY_BB_ECO_CTRL_ECO_CTRL_MSB                                     31
#define PHY_BB_ECO_CTRL_ECO_CTRL_LSB                                     0
#define PHY_BB_ECO_CTRL_ECO_CTRL_MASK                                    0xffffffff
#define PHY_BB_ECO_CTRL_ECO_CTRL_GET(x)                                  (((x) & PHY_BB_ECO_CTRL_ECO_CTRL_MASK) >> PHY_BB_ECO_CTRL_ECO_CTRL_LSB)
#define PHY_BB_ECO_CTRL_ECO_CTRL_SET(x)                                  (((0 | (x)) << PHY_BB_ECO_CTRL_ECO_CTRL_LSB) & PHY_BB_ECO_CTRL_ECO_CTRL_MASK)
#define PHY_BB_ECO_CTRL_ECO_CTRL_RESET                                   0
#define PHY_BB_ECO_CTRL_ADDRESS                                          0xa7dc
#define PHY_BB_ECO_CTRL_HW_MASK                                          0xffffffff
#define PHY_BB_ECO_CTRL_SW_MASK                                          0xffffffff
#define PHY_BB_ECO_CTRL_HW_WRITE_MASK                                    0x00000000
#define PHY_BB_ECO_CTRL_SW_WRITE_MASK                                    0xffffffff
#define PHY_BB_ECO_CTRL_RSTMASK                                          0xffffffff
#define PHY_BB_ECO_CTRL_RESET                                            0x00000000

// 0xa7e0 (BB_WATCHDOG_STATUS_B)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_MSB          31
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_LSB          26
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_MASK         0xfc000000
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_GET(x)       (((x) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_MASK) >> PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_LSB)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_SET(x)       (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_LSB) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_MASK)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RESERVED_RESET        0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_MSB    25
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_LSB    24
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_MASK   0x03000000
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_GET(x) (((x) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_MASK) >> PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_LSB)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_SET(x) (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_LSB) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_MASK)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_PWR_SM_RESET  0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_MSB     23
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_LSB     20
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_MASK    0x00f00000
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_GET(x)  (((x) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_MASK) >> PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_LSB)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_SET(x)  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_LSB) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_MASK)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_BW_SM_RESET   0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_MSB    19
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_LSB    18
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_MASK   0x000c0000
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_GET(x) (((x) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_MASK) >> PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_LSB)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_SET(x) (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_LSB) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_MASK)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_OUT_SM_RESET  0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_MSB     17
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_LSB     16
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_MASK    0x00030000
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_GET(x)  (((x) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_MASK) >> PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_LSB)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_SET(x)  (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_LSB) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_MASK)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_IN_SM_RESET   0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_MSB  15
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_LSB  12
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_MASK 0x0000f000
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_GET(x) (((x) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_MASK) >> PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_LSB)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_SET(x) (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_LSB) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_MASK)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SRCHFFT_SEM_LOCK_RESET 0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_MSB          11
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_LSB          8
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_MASK         0x00000f00
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_GET(x)       (((x) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_MASK) >> PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_LSB)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_SET(x)       (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_LSB) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_MASK)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_SSCAN_SM_RESET        0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_MSB          7
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_LSB          4
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_MASK         0x000000f0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_GET(x)       (((x) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_MASK) >> PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_LSB)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_SET(x)       (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_LSB) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_MASK)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_RADAR_SM_RESET        0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_MSB        3
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_LSB        0
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_MASK       0x0000000f
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_GET(x)     (((x) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_MASK) >> PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_LSB)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_SET(x)     (((0 | (x)) << PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_LSB) & PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_MASK)
#define PHY_BB_WATCHDOG_STATUS_B_WATCHDOG_STATUS_B_HANG_FLAGS_RESET      0
#define PHY_BB_WATCHDOG_STATUS_B_ADDRESS                                 0xa7e0
#define PHY_BB_WATCHDOG_STATUS_B_HW_MASK                                 0xffffffff
#define PHY_BB_WATCHDOG_STATUS_B_SW_MASK                                 0xffffffff
#define PHY_BB_WATCHDOG_STATUS_B_HW_WRITE_MASK                           0xffffffff
#define PHY_BB_WATCHDOG_STATUS_B_SW_WRITE_MASK                           0xffffffff
#define PHY_BB_WATCHDOG_STATUS_B_RSTMASK                                 0xffffffff
#define PHY_BB_WATCHDOG_STATUS_B_RESET                                   0x00000000

// 0xa7f0 (BB_TABLES_INTF_ADDR_B0)
#define PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_MSB                  31
#define PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_LSB                  31
#define PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_MASK                 0x80000000
#define PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_GET(x)               (((x) & PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_MASK) >> PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_LSB)
#define PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_SET(x)               (((0 | (x)) << PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_LSB) & PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_MASK)
#define PHY_BB_TABLES_INTF_ADDR_B0_ADDR_AUTO_INCR_0_RESET                0
#define PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_MSB                     17
#define PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_LSB                     2
#define PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_MASK                    0x0003fffc
#define PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_GET(x)                  (((x) & PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_MASK) >> PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_LSB)
#define PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_SET(x)                  (((0 | (x)) << PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_LSB) & PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_MASK)
#define PHY_BB_TABLES_INTF_ADDR_B0_TABLES_ADDR_0_RESET                   0
#define PHY_BB_TABLES_INTF_ADDR_B0_ADDRESS                               0xa7f0
#define PHY_BB_TABLES_INTF_ADDR_B0_HW_MASK                               0x8003fffc
#define PHY_BB_TABLES_INTF_ADDR_B0_SW_MASK                               0x8003fffc
#define PHY_BB_TABLES_INTF_ADDR_B0_HW_WRITE_MASK                         0x00000000
#define PHY_BB_TABLES_INTF_ADDR_B0_SW_WRITE_MASK                         0x8003fffc
#define PHY_BB_TABLES_INTF_ADDR_B0_RSTMASK                               0xffffffff
#define PHY_BB_TABLES_INTF_ADDR_B0_RESET                                 0x00000000

// 0xa7f4 (BB_TABLES_INTF_DATA_B0)
#define PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_MSB                     31
#define PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_LSB                     0
#define PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_MASK                    0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_GET(x)                  (((x) & PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_MASK) >> PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_LSB)
#define PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_SET(x)                  (((0 | (x)) << PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_LSB) & PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_MASK)
#define PHY_BB_TABLES_INTF_DATA_B0_TABLES_DATA_0_RESET                   0
#define PHY_BB_TABLES_INTF_DATA_B0_ADDRESS                               0xa7f4
#define PHY_BB_TABLES_INTF_DATA_B0_HW_MASK                               0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B0_SW_MASK                               0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B0_HW_WRITE_MASK                         0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B0_SW_WRITE_MASK                         0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B0_RSTMASK                               0x00000000
#define PHY_BB_TABLES_INTF_DATA_B0_RESET                                 0x00000000

// 0xa888 (BB_PRE_EMPHASIS_BW20_B1)
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_MSB            29
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_LSB            15
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_MASK           0x3fff8000
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_MASK) >> PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_LSB)
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_LSB) & PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_MASK)
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_NEG_BW20_1_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_MSB            14
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_LSB            0
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_MASK           0x00007fff
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_MASK) >> PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_LSB)
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_LSB) & PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_MASK)
#define PHY_BB_PRE_EMPHASIS_BW20_B1_PRE_EMP_DB_POS_BW20_1_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW20_B1_ADDRESS                              0xa888
#define PHY_BB_PRE_EMPHASIS_BW20_B1_HW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW20_B1_SW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW20_B1_HW_WRITE_MASK                        0x00000000
#define PHY_BB_PRE_EMPHASIS_BW20_B1_SW_WRITE_MASK                        0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW20_B1_RSTMASK                              0xffffffff
#define PHY_BB_PRE_EMPHASIS_BW20_B1_RESET                                0x00000000

// 0xa88c (BB_PRE_EMPHASIS_BW40_B1)
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_MSB            29
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_LSB            15
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_MASK           0x3fff8000
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_MASK) >> PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_LSB)
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_LSB) & PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_MASK)
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_NEG_BW40_1_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_MSB            14
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_LSB            0
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_MASK           0x00007fff
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_MASK) >> PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_LSB)
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_LSB) & PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_MASK)
#define PHY_BB_PRE_EMPHASIS_BW40_B1_PRE_EMP_DB_POS_BW40_1_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW40_B1_ADDRESS                              0xa88c
#define PHY_BB_PRE_EMPHASIS_BW40_B1_HW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW40_B1_SW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW40_B1_HW_WRITE_MASK                        0x00000000
#define PHY_BB_PRE_EMPHASIS_BW40_B1_SW_WRITE_MASK                        0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW40_B1_RSTMASK                              0xffffffff
#define PHY_BB_PRE_EMPHASIS_BW40_B1_RESET                                0x00000000

// 0xa890 (BB_PRE_EMPHASIS_BW80_B1)
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_MSB            29
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_LSB            15
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_MASK           0x3fff8000
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_MASK) >> PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_LSB)
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_LSB) & PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_MASK)
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_NEG_BW80_1_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_MSB            14
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_LSB            0
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_MASK           0x00007fff
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_GET(x)         (((x) & PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_MASK) >> PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_LSB)
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_SET(x)         (((0 | (x)) << PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_LSB) & PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_MASK)
#define PHY_BB_PRE_EMPHASIS_BW80_B1_PRE_EMP_DB_POS_BW80_1_RESET          0
#define PHY_BB_PRE_EMPHASIS_BW80_B1_ADDRESS                              0xa890
#define PHY_BB_PRE_EMPHASIS_BW80_B1_HW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW80_B1_SW_MASK                              0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW80_B1_HW_WRITE_MASK                        0x00000000
#define PHY_BB_PRE_EMPHASIS_BW80_B1_SW_WRITE_MASK                        0x3fffffff
#define PHY_BB_PRE_EMPHASIS_BW80_B1_RSTMASK                              0xffffffff
#define PHY_BB_PRE_EMPHASIS_BW80_B1_RESET                                0x00000000

// 0xa894 (BB_CHN1_TABLES_INTF_ADDR)
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_MSB             31
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_LSB             31
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_MASK            0x80000000
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_GET(x)          (((x) & PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_MASK) >> PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_LSB)
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_SET(x)          (((0 | (x)) << PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_LSB) & PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_MASK)
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_ADDR_AUTO_INCR_RESET           0
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_MSB                17
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_LSB                2
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_MASK               0x0003fffc
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_GET(x)             (((x) & PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_MASK) >> PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_LSB)
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_SET(x)             (((0 | (x)) << PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_LSB) & PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_MASK)
#define PHY_BB_CHN1_TABLES_INTF_ADDR_CHN1_TABLES_ADDR_RESET              0
#define PHY_BB_CHN1_TABLES_INTF_ADDR_ADDRESS                             0xa894
#define PHY_BB_CHN1_TABLES_INTF_ADDR_HW_MASK                             0x8003fffc
#define PHY_BB_CHN1_TABLES_INTF_ADDR_SW_MASK                             0x8003fffc
#define PHY_BB_CHN1_TABLES_INTF_ADDR_HW_WRITE_MASK                       0x00000000
#define PHY_BB_CHN1_TABLES_INTF_ADDR_SW_WRITE_MASK                       0x8003fffc
#define PHY_BB_CHN1_TABLES_INTF_ADDR_RSTMASK                             0xffffffff
#define PHY_BB_CHN1_TABLES_INTF_ADDR_RESET                               0x00000000

// 0xa898 (BB_CHN1_TABLES_INTF_DATA)
#define PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_MSB                31
#define PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_LSB                0
#define PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_MASK               0xffffffff
#define PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_GET(x)             (((x) & PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_MASK) >> PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_LSB)
#define PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_SET(x)             (((0 | (x)) << PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_LSB) & PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_MASK)
#define PHY_BB_CHN1_TABLES_INTF_DATA_CHN1_TABLES_DATA_RESET              0
#define PHY_BB_CHN1_TABLES_INTF_DATA_ADDRESS                             0xa898
#define PHY_BB_CHN1_TABLES_INTF_DATA_HW_MASK                             0xffffffff
#define PHY_BB_CHN1_TABLES_INTF_DATA_SW_MASK                             0xffffffff
#define PHY_BB_CHN1_TABLES_INTF_DATA_HW_WRITE_MASK                       0xffffffff
#define PHY_BB_CHN1_TABLES_INTF_DATA_SW_WRITE_MASK                       0xffffffff
#define PHY_BB_CHN1_TABLES_INTF_DATA_RSTMASK                             0x00000000
#define PHY_BB_CHN1_TABLES_INTF_DATA_RESET                               0x00000000

// 0xa8a8 (BB_SPUR_REPORT_B1)
#define PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_MSB              31
#define PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_LSB              16
#define PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_MASK             0xffff0000
#define PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_GET(x)           (((x) & PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_MASK) >> PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_LSB)
#define PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_SET(x)           (((0 | (x)) << PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_LSB) & PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_MASK)
#define PHY_BB_SPUR_REPORT_B1_POWER_WITH_SPUR_REMOVED_1_RESET            0
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_MSB                           15
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_LSB                           8
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_MASK                          0x0000ff00
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_GET(x)                        (((x) & PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_MASK) >> PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_LSB)
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_SET(x)                        (((0 | (x)) << PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_LSB) & PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_MASK)
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_Q_1_RESET                         0
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_MSB                           7
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_LSB                           0
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_MASK                          0x000000ff
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_GET(x)                        (((x) & PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_MASK) >> PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_LSB)
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_SET(x)                        (((0 | (x)) << PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_LSB) & PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_MASK)
#define PHY_BB_SPUR_REPORT_B1_SPUR_EST_I_1_RESET                         0
#define PHY_BB_SPUR_REPORT_B1_ADDRESS                                    0xa8a8
#define PHY_BB_SPUR_REPORT_B1_HW_MASK                                    0xffffffff
#define PHY_BB_SPUR_REPORT_B1_SW_MASK                                    0xffffffff
#define PHY_BB_SPUR_REPORT_B1_HW_WRITE_MASK                              0xffffffff
#define PHY_BB_SPUR_REPORT_B1_SW_WRITE_MASK                              0x00000000
#define PHY_BB_SPUR_REPORT_B1_RSTMASK                                    0x00000000
#define PHY_BB_SPUR_REPORT_B1_RESET                                      0x00000000

// 0xa8c0 (BB_IQ_ADC_MEAS_0_B1)
#define PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_MSB              31
#define PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_LSB              0
#define PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_MASK             0xffffffff
#define PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_GET(x)           (((x) & PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_MASK) >> PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_LSB)
#define PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_SET(x)           (((0 | (x)) << PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_LSB) & PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_MASK)
#define PHY_BB_IQ_ADC_MEAS_0_B1_GAIN_DC_IQ_CAL_MEAS_0_1_RESET            0
#define PHY_BB_IQ_ADC_MEAS_0_B1_ADDRESS                                  0xa8c0
#define PHY_BB_IQ_ADC_MEAS_0_B1_HW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_0_B1_SW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_0_B1_HW_WRITE_MASK                            0xffffffff
#define PHY_BB_IQ_ADC_MEAS_0_B1_SW_WRITE_MASK                            0x00000000
#define PHY_BB_IQ_ADC_MEAS_0_B1_RSTMASK                                  0x00000000
#define PHY_BB_IQ_ADC_MEAS_0_B1_RESET                                    0x00000000

// 0xa8c4 (BB_IQ_ADC_MEAS_1_B1)
#define PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_MSB              31
#define PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_LSB              0
#define PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_MASK             0xffffffff
#define PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_GET(x)           (((x) & PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_MASK) >> PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_LSB)
#define PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_SET(x)           (((0 | (x)) << PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_LSB) & PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_MASK)
#define PHY_BB_IQ_ADC_MEAS_1_B1_GAIN_DC_IQ_CAL_MEAS_1_1_RESET            0
#define PHY_BB_IQ_ADC_MEAS_1_B1_ADDRESS                                  0xa8c4
#define PHY_BB_IQ_ADC_MEAS_1_B1_HW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_1_B1_SW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_1_B1_HW_WRITE_MASK                            0xffffffff
#define PHY_BB_IQ_ADC_MEAS_1_B1_SW_WRITE_MASK                            0x00000000
#define PHY_BB_IQ_ADC_MEAS_1_B1_RSTMASK                                  0x00000000
#define PHY_BB_IQ_ADC_MEAS_1_B1_RESET                                    0x00000000

// 0xa8c8 (BB_IQ_ADC_MEAS_2_B1)
#define PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_MSB              31
#define PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_LSB              0
#define PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_MASK             0xffffffff
#define PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_GET(x)           (((x) & PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_MASK) >> PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_LSB)
#define PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_SET(x)           (((0 | (x)) << PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_LSB) & PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_MASK)
#define PHY_BB_IQ_ADC_MEAS_2_B1_GAIN_DC_IQ_CAL_MEAS_2_1_RESET            0
#define PHY_BB_IQ_ADC_MEAS_2_B1_ADDRESS                                  0xa8c8
#define PHY_BB_IQ_ADC_MEAS_2_B1_HW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_2_B1_SW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_2_B1_HW_WRITE_MASK                            0xffffffff
#define PHY_BB_IQ_ADC_MEAS_2_B1_SW_WRITE_MASK                            0x00000000
#define PHY_BB_IQ_ADC_MEAS_2_B1_RSTMASK                                  0x00000000
#define PHY_BB_IQ_ADC_MEAS_2_B1_RESET                                    0x00000000

// 0xa8cc (BB_IQ_ADC_MEAS_3_B1)
#define PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_MSB              31
#define PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_LSB              0
#define PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_MASK             0xffffffff
#define PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_GET(x)           (((x) & PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_MASK) >> PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_LSB)
#define PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_SET(x)           (((0 | (x)) << PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_LSB) & PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_MASK)
#define PHY_BB_IQ_ADC_MEAS_3_B1_GAIN_DC_IQ_CAL_MEAS_3_1_RESET            0
#define PHY_BB_IQ_ADC_MEAS_3_B1_ADDRESS                                  0xa8cc
#define PHY_BB_IQ_ADC_MEAS_3_B1_HW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_3_B1_SW_MASK                                  0xffffffff
#define PHY_BB_IQ_ADC_MEAS_3_B1_HW_WRITE_MASK                            0xffffffff
#define PHY_BB_IQ_ADC_MEAS_3_B1_SW_WRITE_MASK                            0x00000000
#define PHY_BB_IQ_ADC_MEAS_3_B1_RSTMASK                                  0x00000000
#define PHY_BB_IQ_ADC_MEAS_3_B1_RESET                                    0x00000000

// 0xa8d0 (BB_TX_PHASE_RAMP_B1)
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_MSB                24
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_LSB                17
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_MASK               0x01fe0000
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_GET(x)             (((x) & PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_MASK) >> PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_LSB)
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_SET(x)             (((0 | (x)) << PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_LSB) & PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_MASK)
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ALPHA_1_RESET              0
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_MSB                 16
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_LSB                 7
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_MASK                0x0001ff80
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_GET(x)              (((x) & PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_MASK) >> PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_LSB)
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_SET(x)              (((0 | (x)) << PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_LSB) & PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_MASK)
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_INIT_1_RESET               0
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_MSB                 6
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_LSB                 1
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_MASK                0x0000007e
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_GET(x)              (((x) & PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_MASK) >> PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_LSB)
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_SET(x)              (((0 | (x)) << PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_LSB) & PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_MASK)
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_BIAS_1_RESET               0
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_MSB               0
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_LSB               0
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_MASK              0x00000001
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_GET(x)            (((x) & PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_MASK) >> PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_LSB)
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_SET(x)            (((0 | (x)) << PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_LSB) & PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_MASK)
#define PHY_BB_TX_PHASE_RAMP_B1_CF_PHASE_RAMP_ENABLE_1_RESET             0
#define PHY_BB_TX_PHASE_RAMP_B1_ADDRESS                                  0xa8d0
#define PHY_BB_TX_PHASE_RAMP_B1_HW_MASK                                  0x01ffffff
#define PHY_BB_TX_PHASE_RAMP_B1_SW_MASK                                  0x01ffffff
#define PHY_BB_TX_PHASE_RAMP_B1_HW_WRITE_MASK                            0x00000000
#define PHY_BB_TX_PHASE_RAMP_B1_SW_WRITE_MASK                            0x01ffffff
#define PHY_BB_TX_PHASE_RAMP_B1_RSTMASK                                  0xfe000000
#define PHY_BB_TX_PHASE_RAMP_B1_RESET                                    0x00000000

// 0xa8d4 (BB_ADC_GAIN_DC_CORR_B1)
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_MSB             29
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_LSB             21
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_MASK            0x3fe00000
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_GET(x)          (((x) & PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_MASK) >> PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_LSB)
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_SET(x)          (((0 | (x)) << PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_LSB) & PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_MASK)
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_I_COEFF_1_RESET           0
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_MSB             20
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_LSB             12
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_MASK            0x001ff000
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_GET(x)          (((x) & PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_MASK) >> PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_LSB)
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_SET(x)          (((0 | (x)) << PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_LSB) & PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_MASK)
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_DC_CORR_Q_COEFF_1_RESET           0
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_MSB           11
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_LSB           6
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_MASK          0x00000fc0
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_GET(x)        (((x) & PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_MASK) >> PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_LSB)
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_SET(x)        (((0 | (x)) << PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_LSB) & PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_MASK)
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_I_COEFF_1_RESET         32
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_MSB           5
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_LSB           0
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_MASK          0x0000003f
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_GET(x)        (((x) & PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_MASK) >> PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_LSB)
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_SET(x)        (((0 | (x)) << PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_LSB) & PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_MASK)
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADC_GAIN_CORR_Q_COEFF_1_RESET         32
#define PHY_BB_ADC_GAIN_DC_CORR_B1_ADDRESS                               0xa8d4
#define PHY_BB_ADC_GAIN_DC_CORR_B1_HW_MASK                               0x3fffffff
#define PHY_BB_ADC_GAIN_DC_CORR_B1_SW_MASK                               0x3fffffff
#define PHY_BB_ADC_GAIN_DC_CORR_B1_HW_WRITE_MASK                         0x00000000
#define PHY_BB_ADC_GAIN_DC_CORR_B1_SW_WRITE_MASK                         0x3fffffff
#define PHY_BB_ADC_GAIN_DC_CORR_B1_RSTMASK                               0xffffffff
#define PHY_BB_ADC_GAIN_DC_CORR_B1_RESET                                 0x00000820

// 0xa8e0 (BB_RX_IQ_CORR_LOOPBACK_B1)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_MSB     17
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_LSB     9
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_MASK    0x0003fe00
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_GET(x)  (((x) & PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_MASK) >> PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_LSB)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_SET(x)  (((0 | (x)) << PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_LSB) & PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_MASK)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_I_COFF_1_RESET   0
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_MSB     8
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_LSB     0
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_MASK    0x000001ff
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_GET(x)  (((x) & PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_MASK) >> PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_LSB)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_SET(x)  (((0 | (x)) << PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_LSB) & PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_MASK)
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_LOOPBACK_IQCORR_Q_Q_COFF_1_RESET   0
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_ADDRESS                            0xa8e0
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_HW_MASK                            0x0003ffff
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_SW_MASK                            0x0003ffff
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_HW_WRITE_MASK                      0x00000000
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_SW_WRITE_MASK                      0x0003ffff
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_RSTMASK                            0xfffc0000
#define PHY_BB_RX_IQ_CORR_LOOPBACK_B1_RESET                              0x00000000

// 0xa8f0 (BB_PAPRD_CTRL0_B1)
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_MAG_THRSH_1_MSB                      31
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_MAG_THRSH_1_LSB                      27
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_MAG_THRSH_1_MASK                     0xf8000000
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_MAG_THRSH_1_GET(x)                   (((x) & PHY_BB_PAPRD_CTRL0_B1_PAPRD_MAG_THRSH_1_MASK) >> PHY_BB_PAPRD_CTRL0_B1_PAPRD_MAG_THRSH_1_LSB)
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_MAG_THRSH_1_SET(x)                   (((0 | (x)) << PHY_BB_PAPRD_CTRL0_B1_PAPRD_MAG_THRSH_1_LSB) & PHY_BB_PAPRD_CTRL0_B1_PAPRD_MAG_THRSH_1_MASK)
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_MAG_THRSH_1_RESET                    0
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_4_0_1_MSB                 26
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_4_0_1_LSB                 2
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_4_0_1_MASK                0x07fffffc
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_4_0_1_GET(x)              (((x) & PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_4_0_1_MASK) >> PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_4_0_1_LSB)
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_4_0_1_SET(x)              (((0 | (x)) << PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_4_0_1_LSB) & PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_4_0_1_MASK)
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_VALID_GAIN_4_0_1_RESET               0
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_MSB                         0
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_LSB                         0
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_MASK                        0x00000001
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_GET(x)                      (((x) & PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_MASK) >> PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_LSB)
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_SET(x)                      (((0 | (x)) << PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_LSB) & PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_MASK)
#define PHY_BB_PAPRD_CTRL0_B1_PAPRD_ENABLE_1_RESET                       0
#define PHY_BB_PAPRD_CTRL0_B1_ADDRESS                                    0xa8f0
#define PHY_BB_PAPRD_CTRL0_B1_HW_MASK                                    0xfffffffd
#define PHY_BB_PAPRD_CTRL0_B1_SW_MASK                                    0xfffffffd
#define PHY_BB_PAPRD_CTRL0_B1_HW_WRITE_MASK                              0x00000000
#define PHY_BB_PAPRD_CTRL0_B1_SW_WRITE_MASK                              0xfffffffd
#define PHY_BB_PAPRD_CTRL0_B1_RSTMASK                                    0x00000003
#define PHY_BB_PAPRD_CTRL0_B1_RESET                                      0x00000000

// 0xa8f4 (BB_PAPRD_CTRL1_B1)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_MSB              29
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_LSB              29
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_MASK             0x20000000
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_GET(x)           (((x) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_MASK) >> PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_LSB)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_SET(x)           (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_LSB) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_MASK)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TRAINER_IANDQ_SEL_1_RESET            0
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_MSB                 13
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_LSB                 8
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_MASK                0x00003f00
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_GET(x)              (((x) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_MASK) >> PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_LSB)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_SET(x)              (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_LSB) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_MASK)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MIN_1_RESET               0
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_MSB                 7
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_LSB                 2
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_MASK                0x000000fc
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_GET(x)              (((x) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_MASK) >> PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_LSB)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_SET(x)              (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_LSB) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_MASK)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_TARGET_PWR_MAX_1_RESET               0
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_MSB          1
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_LSB          1
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_MASK         0x00000002
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_GET(x)       (((x) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_MASK) >> PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_LSB)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_SET(x)       (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_LSB) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_MASK)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2PM_ENABLE_1_RESET        0
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_MSB          0
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_LSB          0
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_MASK         0x00000001
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_GET(x)       (((x) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_MASK) >> PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_LSB)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_SET(x)       (((0 | (x)) << PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_LSB) & PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_MASK)
#define PHY_BB_PAPRD_CTRL1_B1_PAPRD_ADAPTIVE_AM2AM_ENABLE_1_RESET        0
#define PHY_BB_PAPRD_CTRL1_B1_ADDRESS                                    0xa8f4
#define PHY_BB_PAPRD_CTRL1_B1_HW_MASK                                    0x20003fff
#define PHY_BB_PAPRD_CTRL1_B1_SW_MASK                                    0x20003fff
#define PHY_BB_PAPRD_CTRL1_B1_HW_WRITE_MASK                              0x00000000
#define PHY_BB_PAPRD_CTRL1_B1_SW_WRITE_MASK                              0x20003fff
#define PHY_BB_PAPRD_CTRL1_B1_RSTMASK                                    0xffffc003
#define PHY_BB_PAPRD_CTRL1_B1_RESET                                      0x00000000

// 0xa8f8 (BB_PAPRD_CTRL2_B1)
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_GAIN_6_5_1_MSB                 30
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_GAIN_6_5_1_LSB                 21
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_GAIN_6_5_1_MASK                0x7fe00000
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_GAIN_6_5_1_GET(x)              (((x) & PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_GAIN_6_5_1_MASK) >> PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_GAIN_6_5_1_LSB)
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_GAIN_6_5_1_SET(x)              (((0 | (x)) << PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_GAIN_6_5_1_LSB) & PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_GAIN_6_5_1_MASK)
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_GAIN_6_5_1_RESET               0
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_MSB               20
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_LSB               0
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_MASK              0x001fffff
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_GET(x)            (((x) & PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_MASK) >> PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_LSB)
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_SET(x)            (((0 | (x)) << PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_LSB) & PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_MASK)
#define PHY_BB_PAPRD_CTRL2_B1_PAPRD_VALID_PA_SETTING_1_RESET             0
#define PHY_BB_PAPRD_CTRL2_B1_ADDRESS                                    0xa8f8
#define PHY_BB_PAPRD_CTRL2_B1_HW_MASK                                    0x7fffffff
#define PHY_BB_PAPRD_CTRL2_B1_SW_MASK                                    0x7fffffff
#define PHY_BB_PAPRD_CTRL2_B1_HW_WRITE_MASK                              0x00000000
#define PHY_BB_PAPRD_CTRL2_B1_SW_WRITE_MASK                              0x7fffffff
#define PHY_BB_PAPRD_CTRL2_B1_RSTMASK                                    0x80000000
#define PHY_BB_PAPRD_CTRL2_B1_RESET                                      0x00000000

// 0xa8fc (BB_PAPRD_CTRL3_B1)
#define PHY_BB_PAPRD_CTRL3_B1_PAPRD_TABLE_RFBMODE_1_MSB                  13
#define PHY_BB_PAPRD_CTRL3_B1_PAPRD_TABLE_RFBMODE_1_LSB                  7
#define PHY_BB_PAPRD_CTRL3_B1_PAPRD_TABLE_RFBMODE_1_MASK                 0x00003f80
#define PHY_BB_PAPRD_CTRL3_B1_PAPRD_TABLE_RFBMODE_1_GET(x)               (((x) & PHY_BB_PAPRD_CTRL3_B1_PAPRD_TABLE_RFBMODE_1_MASK) >> PHY_BB_PAPRD_CTRL3_B1_PAPRD_TABLE_RFBMODE_1_LSB)
#define PHY_BB_PAPRD_CTRL3_B1_PAPRD_TABLE_RFBMODE_1_SET(x)               (((0 | (x)) << PHY_BB_PAPRD_CTRL3_B1_PAPRD_TABLE_RFBMODE_1_LSB) & PHY_BB_PAPRD_CTRL3_B1_PAPRD_TABLE_RFBMODE_1_MASK)
#define PHY_BB_PAPRD_CTRL3_B1_PAPRD_TABLE_RFBMODE_1_RESET                0
#define PHY_BB_PAPRD_CTRL3_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_MSB           6
#define PHY_BB_PAPRD_CTRL3_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_LSB           0
#define PHY_BB_PAPRD_CTRL3_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_MASK          0x0000007f
#define PHY_BB_PAPRD_CTRL3_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_GET(x)        (((x) & PHY_BB_PAPRD_CTRL3_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_MASK) >> PHY_BB_PAPRD_CTRL3_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_LSB)
#define PHY_BB_PAPRD_CTRL3_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_SET(x)        (((0 | (x)) << PHY_BB_PAPRD_CTRL3_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_LSB) & PHY_BB_PAPRD_CTRL3_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_MASK)
#define PHY_BB_PAPRD_CTRL3_B1_PAPRD_ADAPTIVE_TABLE_VALID_1_RESET         0
#define PHY_BB_PAPRD_CTRL3_B1_ADDRESS                                    0xa8fc
#define PHY_BB_PAPRD_CTRL3_B1_HW_MASK                                    0x00003fff
#define PHY_BB_PAPRD_CTRL3_B1_SW_MASK                                    0x00003fff
#define PHY_BB_PAPRD_CTRL3_B1_HW_WRITE_MASK                              0x00000000
#define PHY_BB_PAPRD_CTRL3_B1_SW_WRITE_MASK                              0x00003fff
#define PHY_BB_PAPRD_CTRL3_B1_RSTMASK                                    0xffffc000
#define PHY_BB_PAPRD_CTRL3_B1_RESET                                      0x00000000

// 0xae04 (BB_GAIN_FORCE_MAX_GAINS_B1)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_MSB         31
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_LSB         25
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_MASK        0xfe000000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_GET(x)      (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_SET(x)      (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_RESET       0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_MSB         24
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_LSB         18
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_MASK        0x01fc0000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_GET(x)      (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_SET(x)      (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_RESET       0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_MSB                17
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_LSB                17
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_MASK               0x00020000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_GET(x)             (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_SET(x)             (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_SW_F_1_RESET              0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_MSB                16
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_LSB                16
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_MASK               0x00010000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_GET(x)             (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_SET(x)             (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_SW_F_1_RESET              0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_MSB                   15
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_LSB                   8
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_MASK                  0x0000ff00
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_GET(x)                (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_SET(x)                (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_MB_GAIN_F_1_RESET                 0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_MSB                   7
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_LSB                   0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_MASK                  0x000000ff
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_GET(x)                (((x) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_MASK) >> PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_LSB)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_SET(x)                (((0 | (x)) << PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_LSB) & PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_MASK)
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RF_GAIN_F_1_RESET                 0
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_ADDRESS                           0xae04
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_HW_MASK                           0xffffffff
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_SW_MASK                           0xffffffff
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_HW_WRITE_MASK                     0x00000000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_SW_WRITE_MASK                     0xffffffff
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RSTMASK                           0x00000000
#define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_RESET                             0x00000000

// 0xae18 (BB_EXT_ATTEN_SWITCH_CTL_B1)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_MSB                26
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_LSB                22
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_MASK               0x07c00000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_GET(x)             (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_SET(x)             (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XLNA_GAIN_DB_1_RESET              0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_MSB              21
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_LSB              17
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_MASK             0x003e0000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_GET(x)           (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_SET(x)           (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_RESET            0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_MSB              16
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_LSB              12
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_MASK             0x0001f000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_GET(x)           (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_SET(x)           (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_RESET            0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_MSB                  11
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_LSB                  6
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_MASK                 0x00000fc0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_GET(x)               (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_SET(x)               (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_RESET                0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_MSB                  5
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_LSB                  0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_MASK                 0x0000003f
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_GET(x)               (((x) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_MASK) >> PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_LSB)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_SET(x)               (((0 | (x)) << PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_LSB) & PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_MASK)
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_RESET                0
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_ADDRESS                           0xae18
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_HW_MASK                           0x07ffffff
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_SW_MASK                           0x07ffffff
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_HW_WRITE_MASK                     0x00000000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_SW_WRITE_MASK                     0x07ffffff
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_RSTMASK                           0xf8000000
#define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_RESET                             0x00000000

// 0xae1c (BB_CCA_B1)
#define PHY_BB_CCA_B1_MINCCAPWR_1_MSB                                    28
#define PHY_BB_CCA_B1_MINCCAPWR_1_LSB                                    20
#define PHY_BB_CCA_B1_MINCCAPWR_1_MASK                                   0x1ff00000
#define PHY_BB_CCA_B1_MINCCAPWR_1_GET(x)                                 (((x) & PHY_BB_CCA_B1_MINCCAPWR_1_MASK) >> PHY_BB_CCA_B1_MINCCAPWR_1_LSB)
#define PHY_BB_CCA_B1_MINCCAPWR_1_SET(x)                                 (((0 | (x)) << PHY_BB_CCA_B1_MINCCAPWR_1_LSB) & PHY_BB_CCA_B1_MINCCAPWR_1_MASK)
#define PHY_BB_CCA_B1_MINCCAPWR_1_RESET                                  0
#define PHY_BB_CCA_B1_CF_MAXCCAPWR_1_MSB                                 8
#define PHY_BB_CCA_B1_CF_MAXCCAPWR_1_LSB                                 0
#define PHY_BB_CCA_B1_CF_MAXCCAPWR_1_MASK                                0x000001ff
#define PHY_BB_CCA_B1_CF_MAXCCAPWR_1_GET(x)                              (((x) & PHY_BB_CCA_B1_CF_MAXCCAPWR_1_MASK) >> PHY_BB_CCA_B1_CF_MAXCCAPWR_1_LSB)
#define PHY_BB_CCA_B1_CF_MAXCCAPWR_1_SET(x)                              (((0 | (x)) << PHY_BB_CCA_B1_CF_MAXCCAPWR_1_LSB) & PHY_BB_CCA_B1_CF_MAXCCAPWR_1_MASK)
#define PHY_BB_CCA_B1_CF_MAXCCAPWR_1_RESET                               0
#define PHY_BB_CCA_B1_ADDRESS                                            0xae1c
#define PHY_BB_CCA_B1_HW_MASK                                            0x1ff001ff
#define PHY_BB_CCA_B1_SW_MASK                                            0x1ff001ff
#define PHY_BB_CCA_B1_HW_WRITE_MASK                                      0x1ff00000
#define PHY_BB_CCA_B1_SW_WRITE_MASK                                      0x000001ff
#define PHY_BB_CCA_B1_RSTMASK                                            0xe00ffe00
#define PHY_BB_CCA_B1_RESET                                              0x00000000

// 0xae20 (BB_CCA_CTRL_2_B1)
#define PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_MSB                          17
#define PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_LSB                          10
#define PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_MASK                         0x0003fc00
#define PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_GET(x)                       (((x) & PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_MASK) >> PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_LSB)
#define PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_SET(x)                       (((0 | (x)) << PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_LSB) & PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_MASK)
#define PHY_BB_CCA_CTRL_2_B1_NF_GAIN_COMP_1_RESET                        0
#define PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_MSB                         8
#define PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_LSB                         0
#define PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_MASK                        0x000001ff
#define PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_GET(x)                      (((x) & PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_MASK) >> PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_LSB)
#define PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_SET(x)                      (((0 | (x)) << PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_LSB) & PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_MASK)
#define PHY_BB_CCA_CTRL_2_B1_MINCCAPWR_THR_1_RESET                       0
#define PHY_BB_CCA_CTRL_2_B1_ADDRESS                                     0xae20
#define PHY_BB_CCA_CTRL_2_B1_HW_MASK                                     0x0003fdff
#define PHY_BB_CCA_CTRL_2_B1_SW_MASK                                     0x0003fdff
#define PHY_BB_CCA_CTRL_2_B1_HW_WRITE_MASK                               0x00000000
#define PHY_BB_CCA_CTRL_2_B1_SW_WRITE_MASK                               0x0003fdff
#define PHY_BB_CCA_CTRL_2_B1_RSTMASK                                     0xffffffff
#define PHY_BB_CCA_CTRL_2_B1_RESET                                       0x00000000

// 0xaf80 (BB_RSSI_B1)
#define PHY_BB_RSSI_B1_RSSI_EXT80_1_MSB                                  31
#define PHY_BB_RSSI_B1_RSSI_EXT80_1_LSB                                  24
#define PHY_BB_RSSI_B1_RSSI_EXT80_1_MASK                                 0xff000000
#define PHY_BB_RSSI_B1_RSSI_EXT80_1_GET(x)                               (((x) & PHY_BB_RSSI_B1_RSSI_EXT80_1_MASK) >> PHY_BB_RSSI_B1_RSSI_EXT80_1_LSB)
#define PHY_BB_RSSI_B1_RSSI_EXT80_1_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B1_RSSI_EXT80_1_LSB) & PHY_BB_RSSI_B1_RSSI_EXT80_1_MASK)
#define PHY_BB_RSSI_B1_RSSI_EXT80_1_RESET                                0
#define PHY_BB_RSSI_B1_RSSI_EXT40_1_MSB                                  23
#define PHY_BB_RSSI_B1_RSSI_EXT40_1_LSB                                  16
#define PHY_BB_RSSI_B1_RSSI_EXT40_1_MASK                                 0x00ff0000
#define PHY_BB_RSSI_B1_RSSI_EXT40_1_GET(x)                               (((x) & PHY_BB_RSSI_B1_RSSI_EXT40_1_MASK) >> PHY_BB_RSSI_B1_RSSI_EXT40_1_LSB)
#define PHY_BB_RSSI_B1_RSSI_EXT40_1_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B1_RSSI_EXT40_1_LSB) & PHY_BB_RSSI_B1_RSSI_EXT40_1_MASK)
#define PHY_BB_RSSI_B1_RSSI_EXT40_1_RESET                                0
#define PHY_BB_RSSI_B1_RSSI_EXT20_1_MSB                                  15
#define PHY_BB_RSSI_B1_RSSI_EXT20_1_LSB                                  8
#define PHY_BB_RSSI_B1_RSSI_EXT20_1_MASK                                 0x0000ff00
#define PHY_BB_RSSI_B1_RSSI_EXT20_1_GET(x)                               (((x) & PHY_BB_RSSI_B1_RSSI_EXT20_1_MASK) >> PHY_BB_RSSI_B1_RSSI_EXT20_1_LSB)
#define PHY_BB_RSSI_B1_RSSI_EXT20_1_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B1_RSSI_EXT20_1_LSB) & PHY_BB_RSSI_B1_RSSI_EXT20_1_MASK)
#define PHY_BB_RSSI_B1_RSSI_EXT20_1_RESET                                0
#define PHY_BB_RSSI_B1_RSSI_PRI20_1_MSB                                  7
#define PHY_BB_RSSI_B1_RSSI_PRI20_1_LSB                                  0
#define PHY_BB_RSSI_B1_RSSI_PRI20_1_MASK                                 0x000000ff
#define PHY_BB_RSSI_B1_RSSI_PRI20_1_GET(x)                               (((x) & PHY_BB_RSSI_B1_RSSI_PRI20_1_MASK) >> PHY_BB_RSSI_B1_RSSI_PRI20_1_LSB)
#define PHY_BB_RSSI_B1_RSSI_PRI20_1_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B1_RSSI_PRI20_1_LSB) & PHY_BB_RSSI_B1_RSSI_PRI20_1_MASK)
#define PHY_BB_RSSI_B1_RSSI_PRI20_1_RESET                                0
#define PHY_BB_RSSI_B1_ADDRESS                                           0xaf80
#define PHY_BB_RSSI_B1_HW_MASK                                           0xffffffff
#define PHY_BB_RSSI_B1_SW_MASK                                           0xffffffff
#define PHY_BB_RSSI_B1_HW_WRITE_MASK                                     0xffffffff
#define PHY_BB_RSSI_B1_SW_WRITE_MASK                                     0x00000000
#define PHY_BB_RSSI_B1_RSTMASK                                           0x00000000
#define PHY_BB_RSSI_B1_RESET                                             0x00000000

// 0xaf84 (BB_SPUR_EST_CCK_REPORT_B1)
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_MSB               31
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_LSB               24
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_MASK              0xff000000
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_GET(x)            (((x) & PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_MASK) >> PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_LSB)
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_SET(x)            (((0 | (x)) << PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_LSB) & PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_MASK)
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_Q_1_CCK_RESET             0
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_MSB               23
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_LSB               16
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_MASK              0x00ff0000
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_GET(x)            (((x) & PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_MASK) >> PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_LSB)
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_SET(x)            (((0 | (x)) << PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_LSB) & PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_MASK)
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_I_1_CCK_RESET             0
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_MSB            15
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_LSB            8
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_MASK           0x0000ff00
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_GET(x)         (((x) & PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_MASK) >> PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_LSB)
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_SET(x)         (((0 | (x)) << PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_LSB) & PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_MASK)
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_Q_1_CCK_RESET          0
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_MSB            7
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_LSB            0
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_MASK           0x000000ff
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_GET(x)         (((x) & PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_MASK) >> PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_LSB)
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_SET(x)         (((0 | (x)) << PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_LSB) & PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_MASK)
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SPUR_EST_SD_I_1_CCK_RESET          0
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_ADDRESS                            0xaf84
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_HW_MASK                            0xffffffff
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SW_MASK                            0xffffffff
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_HW_WRITE_MASK                      0xffffffff
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_SW_WRITE_MASK                      0x00000000
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_RSTMASK                            0x00000000
#define PHY_BB_SPUR_EST_CCK_REPORT_B1_RESET                              0x00000000

// 0xaf88 (BB_AGC_DIG_DC_STATUS_I_0_B1)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESDC_SW_WRITE0_1_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_MSB        29
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_LSB        20
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_MASK       0x3ff00000
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER2_RES_I_1_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_MSB        19
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_LSB        10
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_MASK       0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER1_RES_I_1_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_MSB        9
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_LSB        0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_MASK       0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_DIG_DC_MIXER0_RES_I_1_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_ADDRESS                          0xaf88
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_HW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_SW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_HW_WRITE_MASK                    0x3fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_SW_WRITE_MASK                    0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RSTMASK                          0xc0000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_0_B1_RESET                            0x00000000

// 0xaf8c (BB_AGC_DIG_DC_STATUS_I_1_B1)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESDC_SW_WRITE1_1_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_MSB 29
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_LSB 20
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_MASK 0x3ff00000
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_I_1_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_MSB 19
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_LSB 10
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_MASK 0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_I_1_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_MSB        9
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_LSB        0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_MASK       0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_DIG_DC_MIXER3_RES_I_1_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_ADDRESS                          0xaf8c
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_HW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_SW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_HW_WRITE_MASK                    0x3fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_SW_WRITE_MASK                    0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RSTMASK                          0xc0000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_1_B1_RESET                            0x00000000

// 0xaf90 (BB_AGC_DIG_DC_STATUS_I_2_B1)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESDC_SW_WRITE2_1_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_MSB 19
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_LSB 10
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_MASK 0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_I_1_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_MSB 9
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_LSB 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_MASK 0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_I_1_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_ADDRESS                          0xaf90
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_HW_MASK                          0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_SW_MASK                          0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_HW_WRITE_MASK                    0x000fffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_SW_WRITE_MASK                    0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RSTMASK                          0xfff00000
#define PHY_BB_AGC_DIG_DC_STATUS_I_2_B1_RESET                            0x00000000

// 0xaf94 (BB_AGC_DIG_DC_STATUS_Q_0_B1)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESDC_SW_WRITE3_1_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_MSB        29
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_LSB        20
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_MASK       0x3ff00000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER2_RES_Q_1_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_MSB        19
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_LSB        10
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_MASK       0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER1_RES_Q_1_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_MSB        9
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_LSB        0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_MASK       0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_DIG_DC_MIXER0_RES_Q_1_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_ADDRESS                          0xaf94
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_HW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_SW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_HW_WRITE_MASK                    0x3fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_SW_WRITE_MASK                    0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RSTMASK                          0xc0000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_0_B1_RESET                            0x00000000

// 0xaf98 (BB_AGC_DIG_DC_STATUS_Q_1_B1)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESDC_SW_WRITE4_1_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_MSB 29
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_LSB 20
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_MASK 0x3ff00000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER1_LOOPBACK_RES_Q_1_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_MSB 19
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_LSB 10
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_MASK 0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER0_LOOPBACK_RES_Q_1_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_MSB        9
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_LSB        0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_MASK       0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_GET(x)     (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_SET(x)     (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_DIG_DC_MIXER3_RES_Q_1_RESET      0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_ADDRESS                          0xaf98
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_HW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_SW_MASK                          0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_HW_WRITE_MASK                    0x3fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_SW_WRITE_MASK                    0x7fffffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RSTMASK                          0xc0000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_1_B1_RESET                            0x00000000

// 0xaf9c (BB_AGC_DIG_DC_STATUS_Q_2_B1)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_MSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_LSB            30
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_MASK           0x40000000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_GET(x)         (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_SET(x)         (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESDC_SW_WRITE5_1_RESET          0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_MSB 19
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_LSB 10
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_MASK 0x000ffc00
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER3_LOOPBACK_RES_Q_1_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_MSB 9
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_LSB 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_MASK 0x000003ff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_GET(x) (((x) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_MASK) >> PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_LSB)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_SET(x) (((0 | (x)) << PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_LSB) & PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_MASK)
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_DIG_DC_MIXER2_LOOPBACK_RES_Q_1_RESET 0
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_ADDRESS                          0xaf9c
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_HW_MASK                          0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_SW_MASK                          0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_HW_WRITE_MASK                    0x000fffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_SW_WRITE_MASK                    0x400fffff
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RSTMASK                          0xfff00000
#define PHY_BB_AGC_DIG_DC_STATUS_Q_2_B1_RESET                            0x00000000

// 0xafa0 (BB_DC_CAL_STATUS_B1)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_MSB                          29
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_LSB                          25
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_MASK                         0x3e000000
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_MASK) >> PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_LSB)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_LSB) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_MASK)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3Q_1_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_MSB                          24
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_LSB                          20
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_MASK                         0x01f00000
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_MASK) >> PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_LSB)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_LSB) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_MASK)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC3I_1_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_MSB                          19
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_LSB                          15
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_MASK                         0x000f8000
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_MASK) >> PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_LSB)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_LSB) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_MASK)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2Q_1_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_MSB                          14
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_LSB                          10
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_MASK                         0x00007c00
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_MASK) >> PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_LSB)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_LSB) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_MASK)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC2I_1_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_MSB                          9
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_LSB                          5
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_MASK                         0x000003e0
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_MASK) >> PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_LSB)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_LSB) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_MASK)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1Q_1_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_MSB                          4
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_LSB                          0
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_MASK                         0x0000001f
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_GET(x)                       (((x) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_MASK) >> PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_LSB)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_SET(x)                       (((0 | (x)) << PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_LSB) & PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_MASK)
#define PHY_BB_DC_CAL_STATUS_B1_OFFSETC1I_1_RESET                        0
#define PHY_BB_DC_CAL_STATUS_B1_ADDRESS                                  0xafa0
#define PHY_BB_DC_CAL_STATUS_B1_HW_MASK                                  0x3fffffff
#define PHY_BB_DC_CAL_STATUS_B1_SW_MASK                                  0x3fffffff
#define PHY_BB_DC_CAL_STATUS_B1_HW_WRITE_MASK                            0x3fffffff
#define PHY_BB_DC_CAL_STATUS_B1_SW_WRITE_MASK                            0x00000000
#define PHY_BB_DC_CAL_STATUS_B1_RSTMASK                                  0xc0000000
#define PHY_BB_DC_CAL_STATUS_B1_RESET                                    0x00000000

// 0xb000 (BB_RX_OCGAIN2_0)
#define PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_MSB                              31
#define PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_LSB                              0
#define PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_GET(x)                           (((x) & PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_0_GAIN_ENTRY2_RESET                            0
#define PHY_BB_RX_OCGAIN2_0_ADDRESS                                      0xb000
#define PHY_BB_RX_OCGAIN2_ADDRESS                                        PHY_BB_RX_OCGAIN2_0_ADDRESS
#define PHY_BB_RX_OCGAIN2_0_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_0_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_0_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN2_0_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN2_0_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN2_0_RESET                                        0x00000000

// 0xb004 (BB_RX_OCGAIN2_1)
#define PHY_BB_RX_OCGAIN2_1_GAIN_ENTRY2_MSB                              31
#define PHY_BB_RX_OCGAIN2_1_GAIN_ENTRY2_LSB                              0
#define PHY_BB_RX_OCGAIN2_1_GAIN_ENTRY2_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN2_1_GAIN_ENTRY2_GET(x)                           (((x) & PHY_BB_RX_OCGAIN2_1_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_1_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_1_GAIN_ENTRY2_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN2_1_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_1_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_1_GAIN_ENTRY2_RESET                            0
#define PHY_BB_RX_OCGAIN2_1_ADDRESS                                      0xb004
#define PHY_BB_RX_OCGAIN2_1_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_1_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_1_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN2_1_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN2_1_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN2_1_RESET                                        0x00000000

// 0xb008 (BB_RX_OCGAIN2_2)
#define PHY_BB_RX_OCGAIN2_2_GAIN_ENTRY2_MSB                              31
#define PHY_BB_RX_OCGAIN2_2_GAIN_ENTRY2_LSB                              0
#define PHY_BB_RX_OCGAIN2_2_GAIN_ENTRY2_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN2_2_GAIN_ENTRY2_GET(x)                           (((x) & PHY_BB_RX_OCGAIN2_2_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_2_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_2_GAIN_ENTRY2_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN2_2_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_2_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_2_GAIN_ENTRY2_RESET                            0
#define PHY_BB_RX_OCGAIN2_2_ADDRESS                                      0xb008
#define PHY_BB_RX_OCGAIN2_2_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_2_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_2_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN2_2_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN2_2_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN2_2_RESET                                        0x00000000

// 0xb00c (BB_RX_OCGAIN2_3)
#define PHY_BB_RX_OCGAIN2_3_GAIN_ENTRY2_MSB                              31
#define PHY_BB_RX_OCGAIN2_3_GAIN_ENTRY2_LSB                              0
#define PHY_BB_RX_OCGAIN2_3_GAIN_ENTRY2_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN2_3_GAIN_ENTRY2_GET(x)                           (((x) & PHY_BB_RX_OCGAIN2_3_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_3_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_3_GAIN_ENTRY2_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN2_3_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_3_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_3_GAIN_ENTRY2_RESET                            0
#define PHY_BB_RX_OCGAIN2_3_ADDRESS                                      0xb00c
#define PHY_BB_RX_OCGAIN2_3_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_3_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_3_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN2_3_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN2_3_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN2_3_RESET                                        0x00000000

// 0xb010 (BB_RX_OCGAIN2_4)
#define PHY_BB_RX_OCGAIN2_4_GAIN_ENTRY2_MSB                              31
#define PHY_BB_RX_OCGAIN2_4_GAIN_ENTRY2_LSB                              0
#define PHY_BB_RX_OCGAIN2_4_GAIN_ENTRY2_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN2_4_GAIN_ENTRY2_GET(x)                           (((x) & PHY_BB_RX_OCGAIN2_4_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_4_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_4_GAIN_ENTRY2_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN2_4_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_4_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_4_GAIN_ENTRY2_RESET                            0
#define PHY_BB_RX_OCGAIN2_4_ADDRESS                                      0xb010
#define PHY_BB_RX_OCGAIN2_4_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_4_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_4_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN2_4_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN2_4_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN2_4_RESET                                        0x00000000

// 0xb014 (BB_RX_OCGAIN2_5)
#define PHY_BB_RX_OCGAIN2_5_GAIN_ENTRY2_MSB                              31
#define PHY_BB_RX_OCGAIN2_5_GAIN_ENTRY2_LSB                              0
#define PHY_BB_RX_OCGAIN2_5_GAIN_ENTRY2_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN2_5_GAIN_ENTRY2_GET(x)                           (((x) & PHY_BB_RX_OCGAIN2_5_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_5_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_5_GAIN_ENTRY2_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN2_5_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_5_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_5_GAIN_ENTRY2_RESET                            0
#define PHY_BB_RX_OCGAIN2_5_ADDRESS                                      0xb014
#define PHY_BB_RX_OCGAIN2_5_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_5_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_5_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN2_5_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN2_5_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN2_5_RESET                                        0x00000000

// 0xb018 (BB_RX_OCGAIN2_6)
#define PHY_BB_RX_OCGAIN2_6_GAIN_ENTRY2_MSB                              31
#define PHY_BB_RX_OCGAIN2_6_GAIN_ENTRY2_LSB                              0
#define PHY_BB_RX_OCGAIN2_6_GAIN_ENTRY2_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN2_6_GAIN_ENTRY2_GET(x)                           (((x) & PHY_BB_RX_OCGAIN2_6_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_6_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_6_GAIN_ENTRY2_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN2_6_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_6_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_6_GAIN_ENTRY2_RESET                            0
#define PHY_BB_RX_OCGAIN2_6_ADDRESS                                      0xb018
#define PHY_BB_RX_OCGAIN2_6_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_6_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_6_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN2_6_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN2_6_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN2_6_RESET                                        0x00000000

// 0xb01c (BB_RX_OCGAIN2_7)
#define PHY_BB_RX_OCGAIN2_7_GAIN_ENTRY2_MSB                              31
#define PHY_BB_RX_OCGAIN2_7_GAIN_ENTRY2_LSB                              0
#define PHY_BB_RX_OCGAIN2_7_GAIN_ENTRY2_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN2_7_GAIN_ENTRY2_GET(x)                           (((x) & PHY_BB_RX_OCGAIN2_7_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_7_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_7_GAIN_ENTRY2_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN2_7_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_7_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_7_GAIN_ENTRY2_RESET                            0
#define PHY_BB_RX_OCGAIN2_7_ADDRESS                                      0xb01c
#define PHY_BB_RX_OCGAIN2_7_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_7_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_7_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN2_7_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN2_7_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN2_7_RESET                                        0x00000000

// 0xb020 (BB_RX_OCGAIN2_8)
#define PHY_BB_RX_OCGAIN2_8_GAIN_ENTRY2_MSB                              31
#define PHY_BB_RX_OCGAIN2_8_GAIN_ENTRY2_LSB                              0
#define PHY_BB_RX_OCGAIN2_8_GAIN_ENTRY2_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN2_8_GAIN_ENTRY2_GET(x)                           (((x) & PHY_BB_RX_OCGAIN2_8_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_8_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_8_GAIN_ENTRY2_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN2_8_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_8_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_8_GAIN_ENTRY2_RESET                            0
#define PHY_BB_RX_OCGAIN2_8_ADDRESS                                      0xb020
#define PHY_BB_RX_OCGAIN2_8_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_8_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_8_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN2_8_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN2_8_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN2_8_RESET                                        0x00000000

// 0xb024 (BB_RX_OCGAIN2_9)
#define PHY_BB_RX_OCGAIN2_9_GAIN_ENTRY2_MSB                              31
#define PHY_BB_RX_OCGAIN2_9_GAIN_ENTRY2_LSB                              0
#define PHY_BB_RX_OCGAIN2_9_GAIN_ENTRY2_MASK                             0xffffffff
#define PHY_BB_RX_OCGAIN2_9_GAIN_ENTRY2_GET(x)                           (((x) & PHY_BB_RX_OCGAIN2_9_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_9_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_9_GAIN_ENTRY2_SET(x)                           (((0 | (x)) << PHY_BB_RX_OCGAIN2_9_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_9_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_9_GAIN_ENTRY2_RESET                            0
#define PHY_BB_RX_OCGAIN2_9_ADDRESS                                      0xb024
#define PHY_BB_RX_OCGAIN2_9_HW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_9_SW_MASK                                      0xffffffff
#define PHY_BB_RX_OCGAIN2_9_HW_WRITE_MASK                                0x00000000
#define PHY_BB_RX_OCGAIN2_9_SW_WRITE_MASK                                0xffffffff
#define PHY_BB_RX_OCGAIN2_9_RSTMASK                                      0x00000000
#define PHY_BB_RX_OCGAIN2_9_RESET                                        0x00000000

// 0xb028 (BB_RX_OCGAIN2_10)
#define PHY_BB_RX_OCGAIN2_10_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_10_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_10_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_10_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_10_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_10_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_10_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_10_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_10_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_10_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_10_ADDRESS                                     0xb028
#define PHY_BB_RX_OCGAIN2_10_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_10_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_10_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_10_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_10_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_10_RESET                                       0x00000000

// 0xb02c (BB_RX_OCGAIN2_11)
#define PHY_BB_RX_OCGAIN2_11_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_11_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_11_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_11_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_11_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_11_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_11_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_11_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_11_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_11_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_11_ADDRESS                                     0xb02c
#define PHY_BB_RX_OCGAIN2_11_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_11_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_11_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_11_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_11_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_11_RESET                                       0x00000000

// 0xb030 (BB_RX_OCGAIN2_12)
#define PHY_BB_RX_OCGAIN2_12_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_12_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_12_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_12_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_12_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_12_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_12_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_12_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_12_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_12_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_12_ADDRESS                                     0xb030
#define PHY_BB_RX_OCGAIN2_12_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_12_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_12_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_12_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_12_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_12_RESET                                       0x00000000

// 0xb034 (BB_RX_OCGAIN2_13)
#define PHY_BB_RX_OCGAIN2_13_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_13_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_13_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_13_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_13_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_13_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_13_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_13_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_13_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_13_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_13_ADDRESS                                     0xb034
#define PHY_BB_RX_OCGAIN2_13_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_13_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_13_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_13_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_13_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_13_RESET                                       0x00000000

// 0xb038 (BB_RX_OCGAIN2_14)
#define PHY_BB_RX_OCGAIN2_14_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_14_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_14_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_14_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_14_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_14_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_14_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_14_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_14_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_14_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_14_ADDRESS                                     0xb038
#define PHY_BB_RX_OCGAIN2_14_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_14_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_14_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_14_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_14_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_14_RESET                                       0x00000000

// 0xb03c (BB_RX_OCGAIN2_15)
#define PHY_BB_RX_OCGAIN2_15_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_15_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_15_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_15_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_15_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_15_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_15_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_15_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_15_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_15_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_15_ADDRESS                                     0xb03c
#define PHY_BB_RX_OCGAIN2_15_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_15_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_15_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_15_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_15_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_15_RESET                                       0x00000000

// 0xb040 (BB_RX_OCGAIN2_16)
#define PHY_BB_RX_OCGAIN2_16_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_16_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_16_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_16_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_16_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_16_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_16_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_16_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_16_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_16_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_16_ADDRESS                                     0xb040
#define PHY_BB_RX_OCGAIN2_16_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_16_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_16_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_16_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_16_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_16_RESET                                       0x00000000

// 0xb044 (BB_RX_OCGAIN2_17)
#define PHY_BB_RX_OCGAIN2_17_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_17_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_17_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_17_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_17_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_17_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_17_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_17_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_17_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_17_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_17_ADDRESS                                     0xb044
#define PHY_BB_RX_OCGAIN2_17_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_17_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_17_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_17_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_17_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_17_RESET                                       0x00000000

// 0xb048 (BB_RX_OCGAIN2_18)
#define PHY_BB_RX_OCGAIN2_18_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_18_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_18_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_18_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_18_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_18_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_18_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_18_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_18_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_18_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_18_ADDRESS                                     0xb048
#define PHY_BB_RX_OCGAIN2_18_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_18_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_18_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_18_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_18_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_18_RESET                                       0x00000000

// 0xb04c (BB_RX_OCGAIN2_19)
#define PHY_BB_RX_OCGAIN2_19_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_19_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_19_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_19_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_19_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_19_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_19_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_19_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_19_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_19_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_19_ADDRESS                                     0xb04c
#define PHY_BB_RX_OCGAIN2_19_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_19_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_19_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_19_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_19_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_19_RESET                                       0x00000000

// 0xb050 (BB_RX_OCGAIN2_20)
#define PHY_BB_RX_OCGAIN2_20_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_20_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_20_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_20_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_20_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_20_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_20_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_20_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_20_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_20_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_20_ADDRESS                                     0xb050
#define PHY_BB_RX_OCGAIN2_20_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_20_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_20_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_20_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_20_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_20_RESET                                       0x00000000

// 0xb054 (BB_RX_OCGAIN2_21)
#define PHY_BB_RX_OCGAIN2_21_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_21_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_21_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_21_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_21_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_21_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_21_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_21_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_21_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_21_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_21_ADDRESS                                     0xb054
#define PHY_BB_RX_OCGAIN2_21_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_21_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_21_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_21_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_21_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_21_RESET                                       0x00000000

// 0xb058 (BB_RX_OCGAIN2_22)
#define PHY_BB_RX_OCGAIN2_22_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_22_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_22_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_22_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_22_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_22_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_22_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_22_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_22_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_22_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_22_ADDRESS                                     0xb058
#define PHY_BB_RX_OCGAIN2_22_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_22_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_22_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_22_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_22_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_22_RESET                                       0x00000000

// 0xb05c (BB_RX_OCGAIN2_23)
#define PHY_BB_RX_OCGAIN2_23_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_23_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_23_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_23_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_23_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_23_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_23_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_23_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_23_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_23_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_23_ADDRESS                                     0xb05c
#define PHY_BB_RX_OCGAIN2_23_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_23_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_23_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_23_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_23_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_23_RESET                                       0x00000000

// 0xb060 (BB_RX_OCGAIN2_24)
#define PHY_BB_RX_OCGAIN2_24_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_24_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_24_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_24_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_24_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_24_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_24_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_24_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_24_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_24_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_24_ADDRESS                                     0xb060
#define PHY_BB_RX_OCGAIN2_24_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_24_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_24_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_24_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_24_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_24_RESET                                       0x00000000

// 0xb064 (BB_RX_OCGAIN2_25)
#define PHY_BB_RX_OCGAIN2_25_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_25_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_25_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_25_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_25_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_25_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_25_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_25_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_25_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_25_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_25_ADDRESS                                     0xb064
#define PHY_BB_RX_OCGAIN2_25_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_25_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_25_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_25_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_25_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_25_RESET                                       0x00000000

// 0xb068 (BB_RX_OCGAIN2_26)
#define PHY_BB_RX_OCGAIN2_26_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_26_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_26_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_26_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_26_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_26_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_26_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_26_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_26_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_26_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_26_ADDRESS                                     0xb068
#define PHY_BB_RX_OCGAIN2_26_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_26_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_26_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_26_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_26_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_26_RESET                                       0x00000000

// 0xb06c (BB_RX_OCGAIN2_27)
#define PHY_BB_RX_OCGAIN2_27_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_27_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_27_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_27_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_27_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_27_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_27_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_27_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_27_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_27_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_27_ADDRESS                                     0xb06c
#define PHY_BB_RX_OCGAIN2_27_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_27_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_27_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_27_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_27_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_27_RESET                                       0x00000000

// 0xb070 (BB_RX_OCGAIN2_28)
#define PHY_BB_RX_OCGAIN2_28_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_28_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_28_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_28_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_28_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_28_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_28_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_28_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_28_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_28_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_28_ADDRESS                                     0xb070
#define PHY_BB_RX_OCGAIN2_28_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_28_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_28_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_28_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_28_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_28_RESET                                       0x00000000

// 0xb074 (BB_RX_OCGAIN2_29)
#define PHY_BB_RX_OCGAIN2_29_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_29_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_29_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_29_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_29_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_29_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_29_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_29_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_29_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_29_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_29_ADDRESS                                     0xb074
#define PHY_BB_RX_OCGAIN2_29_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_29_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_29_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_29_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_29_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_29_RESET                                       0x00000000

// 0xb078 (BB_RX_OCGAIN2_30)
#define PHY_BB_RX_OCGAIN2_30_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_30_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_30_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_30_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_30_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_30_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_30_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_30_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_30_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_30_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_30_ADDRESS                                     0xb078
#define PHY_BB_RX_OCGAIN2_30_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_30_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_30_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_30_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_30_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_30_RESET                                       0x00000000

// 0xb07c (BB_RX_OCGAIN2_31)
#define PHY_BB_RX_OCGAIN2_31_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_31_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_31_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_31_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_31_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_31_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_31_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_31_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_31_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_31_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_31_ADDRESS                                     0xb07c
#define PHY_BB_RX_OCGAIN2_31_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_31_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_31_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_31_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_31_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_31_RESET                                       0x00000000

// 0xb080 (BB_RX_OCGAIN2_32)
#define PHY_BB_RX_OCGAIN2_32_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_32_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_32_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_32_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_32_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_32_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_32_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_32_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_32_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_32_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_32_ADDRESS                                     0xb080
#define PHY_BB_RX_OCGAIN2_32_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_32_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_32_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_32_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_32_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_32_RESET                                       0x00000000

// 0xb084 (BB_RX_OCGAIN2_33)
#define PHY_BB_RX_OCGAIN2_33_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_33_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_33_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_33_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_33_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_33_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_33_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_33_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_33_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_33_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_33_ADDRESS                                     0xb084
#define PHY_BB_RX_OCGAIN2_33_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_33_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_33_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_33_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_33_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_33_RESET                                       0x00000000

// 0xb088 (BB_RX_OCGAIN2_34)
#define PHY_BB_RX_OCGAIN2_34_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_34_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_34_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_34_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_34_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_34_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_34_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_34_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_34_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_34_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_34_ADDRESS                                     0xb088
#define PHY_BB_RX_OCGAIN2_34_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_34_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_34_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_34_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_34_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_34_RESET                                       0x00000000

// 0xb08c (BB_RX_OCGAIN2_35)
#define PHY_BB_RX_OCGAIN2_35_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_35_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_35_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_35_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_35_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_35_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_35_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_35_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_35_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_35_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_35_ADDRESS                                     0xb08c
#define PHY_BB_RX_OCGAIN2_35_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_35_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_35_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_35_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_35_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_35_RESET                                       0x00000000

// 0xb090 (BB_RX_OCGAIN2_36)
#define PHY_BB_RX_OCGAIN2_36_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_36_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_36_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_36_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_36_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_36_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_36_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_36_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_36_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_36_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_36_ADDRESS                                     0xb090
#define PHY_BB_RX_OCGAIN2_36_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_36_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_36_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_36_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_36_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_36_RESET                                       0x00000000

// 0xb094 (BB_RX_OCGAIN2_37)
#define PHY_BB_RX_OCGAIN2_37_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_37_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_37_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_37_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_37_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_37_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_37_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_37_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_37_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_37_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_37_ADDRESS                                     0xb094
#define PHY_BB_RX_OCGAIN2_37_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_37_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_37_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_37_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_37_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_37_RESET                                       0x00000000

// 0xb098 (BB_RX_OCGAIN2_38)
#define PHY_BB_RX_OCGAIN2_38_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_38_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_38_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_38_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_38_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_38_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_38_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_38_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_38_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_38_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_38_ADDRESS                                     0xb098
#define PHY_BB_RX_OCGAIN2_38_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_38_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_38_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_38_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_38_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_38_RESET                                       0x00000000

// 0xb09c (BB_RX_OCGAIN2_39)
#define PHY_BB_RX_OCGAIN2_39_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_39_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_39_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_39_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_39_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_39_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_39_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_39_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_39_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_39_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_39_ADDRESS                                     0xb09c
#define PHY_BB_RX_OCGAIN2_39_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_39_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_39_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_39_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_39_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_39_RESET                                       0x00000000

// 0xb0a0 (BB_RX_OCGAIN2_40)
#define PHY_BB_RX_OCGAIN2_40_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_40_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_40_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_40_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_40_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_40_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_40_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_40_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_40_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_40_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_40_ADDRESS                                     0xb0a0
#define PHY_BB_RX_OCGAIN2_40_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_40_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_40_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_40_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_40_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_40_RESET                                       0x00000000

// 0xb0a4 (BB_RX_OCGAIN2_41)
#define PHY_BB_RX_OCGAIN2_41_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_41_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_41_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_41_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_41_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_41_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_41_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_41_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_41_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_41_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_41_ADDRESS                                     0xb0a4
#define PHY_BB_RX_OCGAIN2_41_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_41_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_41_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_41_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_41_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_41_RESET                                       0x00000000

// 0xb0a8 (BB_RX_OCGAIN2_42)
#define PHY_BB_RX_OCGAIN2_42_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_42_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_42_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_42_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_42_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_42_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_42_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_42_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_42_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_42_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_42_ADDRESS                                     0xb0a8
#define PHY_BB_RX_OCGAIN2_42_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_42_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_42_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_42_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_42_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_42_RESET                                       0x00000000

// 0xb0ac (BB_RX_OCGAIN2_43)
#define PHY_BB_RX_OCGAIN2_43_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_43_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_43_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_43_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_43_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_43_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_43_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_43_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_43_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_43_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_43_ADDRESS                                     0xb0ac
#define PHY_BB_RX_OCGAIN2_43_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_43_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_43_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_43_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_43_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_43_RESET                                       0x00000000

// 0xb0b0 (BB_RX_OCGAIN2_44)
#define PHY_BB_RX_OCGAIN2_44_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_44_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_44_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_44_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_44_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_44_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_44_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_44_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_44_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_44_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_44_ADDRESS                                     0xb0b0
#define PHY_BB_RX_OCGAIN2_44_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_44_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_44_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_44_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_44_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_44_RESET                                       0x00000000

// 0xb0b4 (BB_RX_OCGAIN2_45)
#define PHY_BB_RX_OCGAIN2_45_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_45_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_45_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_45_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_45_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_45_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_45_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_45_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_45_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_45_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_45_ADDRESS                                     0xb0b4
#define PHY_BB_RX_OCGAIN2_45_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_45_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_45_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_45_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_45_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_45_RESET                                       0x00000000

// 0xb0b8 (BB_RX_OCGAIN2_46)
#define PHY_BB_RX_OCGAIN2_46_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_46_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_46_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_46_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_46_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_46_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_46_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_46_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_46_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_46_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_46_ADDRESS                                     0xb0b8
#define PHY_BB_RX_OCGAIN2_46_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_46_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_46_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_46_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_46_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_46_RESET                                       0x00000000

// 0xb0bc (BB_RX_OCGAIN2_47)
#define PHY_BB_RX_OCGAIN2_47_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_47_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_47_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_47_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_47_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_47_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_47_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_47_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_47_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_47_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_47_ADDRESS                                     0xb0bc
#define PHY_BB_RX_OCGAIN2_47_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_47_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_47_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_47_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_47_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_47_RESET                                       0x00000000

// 0xb0c0 (BB_RX_OCGAIN2_48)
#define PHY_BB_RX_OCGAIN2_48_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_48_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_48_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_48_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_48_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_48_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_48_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_48_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_48_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_48_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_48_ADDRESS                                     0xb0c0
#define PHY_BB_RX_OCGAIN2_48_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_48_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_48_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_48_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_48_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_48_RESET                                       0x00000000

// 0xb0c4 (BB_RX_OCGAIN2_49)
#define PHY_BB_RX_OCGAIN2_49_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_49_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_49_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_49_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_49_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_49_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_49_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_49_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_49_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_49_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_49_ADDRESS                                     0xb0c4
#define PHY_BB_RX_OCGAIN2_49_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_49_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_49_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_49_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_49_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_49_RESET                                       0x00000000

// 0xb0c8 (BB_RX_OCGAIN2_50)
#define PHY_BB_RX_OCGAIN2_50_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_50_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_50_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_50_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_50_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_50_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_50_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_50_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_50_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_50_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_50_ADDRESS                                     0xb0c8
#define PHY_BB_RX_OCGAIN2_50_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_50_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_50_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_50_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_50_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_50_RESET                                       0x00000000

// 0xb0cc (BB_RX_OCGAIN2_51)
#define PHY_BB_RX_OCGAIN2_51_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_51_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_51_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_51_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_51_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_51_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_51_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_51_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_51_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_51_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_51_ADDRESS                                     0xb0cc
#define PHY_BB_RX_OCGAIN2_51_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_51_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_51_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_51_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_51_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_51_RESET                                       0x00000000

// 0xb0d0 (BB_RX_OCGAIN2_52)
#define PHY_BB_RX_OCGAIN2_52_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_52_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_52_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_52_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_52_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_52_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_52_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_52_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_52_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_52_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_52_ADDRESS                                     0xb0d0
#define PHY_BB_RX_OCGAIN2_52_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_52_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_52_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_52_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_52_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_52_RESET                                       0x00000000

// 0xb0d4 (BB_RX_OCGAIN2_53)
#define PHY_BB_RX_OCGAIN2_53_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_53_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_53_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_53_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_53_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_53_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_53_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_53_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_53_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_53_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_53_ADDRESS                                     0xb0d4
#define PHY_BB_RX_OCGAIN2_53_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_53_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_53_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_53_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_53_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_53_RESET                                       0x00000000

// 0xb0d8 (BB_RX_OCGAIN2_54)
#define PHY_BB_RX_OCGAIN2_54_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_54_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_54_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_54_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_54_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_54_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_54_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_54_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_54_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_54_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_54_ADDRESS                                     0xb0d8
#define PHY_BB_RX_OCGAIN2_54_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_54_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_54_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_54_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_54_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_54_RESET                                       0x00000000

// 0xb0dc (BB_RX_OCGAIN2_55)
#define PHY_BB_RX_OCGAIN2_55_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_55_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_55_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_55_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_55_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_55_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_55_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_55_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_55_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_55_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_55_ADDRESS                                     0xb0dc
#define PHY_BB_RX_OCGAIN2_55_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_55_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_55_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_55_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_55_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_55_RESET                                       0x00000000

// 0xb0e0 (BB_RX_OCGAIN2_56)
#define PHY_BB_RX_OCGAIN2_56_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_56_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_56_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_56_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_56_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_56_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_56_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_56_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_56_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_56_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_56_ADDRESS                                     0xb0e0
#define PHY_BB_RX_OCGAIN2_56_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_56_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_56_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_56_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_56_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_56_RESET                                       0x00000000

// 0xb0e4 (BB_RX_OCGAIN2_57)
#define PHY_BB_RX_OCGAIN2_57_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_57_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_57_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_57_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_57_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_57_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_57_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_57_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_57_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_57_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_57_ADDRESS                                     0xb0e4
#define PHY_BB_RX_OCGAIN2_57_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_57_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_57_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_57_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_57_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_57_RESET                                       0x00000000

// 0xb0e8 (BB_RX_OCGAIN2_58)
#define PHY_BB_RX_OCGAIN2_58_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_58_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_58_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_58_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_58_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_58_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_58_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_58_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_58_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_58_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_58_ADDRESS                                     0xb0e8
#define PHY_BB_RX_OCGAIN2_58_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_58_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_58_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_58_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_58_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_58_RESET                                       0x00000000

// 0xb0ec (BB_RX_OCGAIN2_59)
#define PHY_BB_RX_OCGAIN2_59_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_59_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_59_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_59_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_59_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_59_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_59_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_59_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_59_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_59_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_59_ADDRESS                                     0xb0ec
#define PHY_BB_RX_OCGAIN2_59_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_59_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_59_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_59_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_59_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_59_RESET                                       0x00000000

// 0xb0f0 (BB_RX_OCGAIN2_60)
#define PHY_BB_RX_OCGAIN2_60_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_60_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_60_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_60_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_60_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_60_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_60_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_60_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_60_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_60_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_60_ADDRESS                                     0xb0f0
#define PHY_BB_RX_OCGAIN2_60_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_60_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_60_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_60_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_60_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_60_RESET                                       0x00000000

// 0xb0f4 (BB_RX_OCGAIN2_61)
#define PHY_BB_RX_OCGAIN2_61_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_61_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_61_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_61_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_61_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_61_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_61_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_61_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_61_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_61_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_61_ADDRESS                                     0xb0f4
#define PHY_BB_RX_OCGAIN2_61_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_61_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_61_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_61_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_61_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_61_RESET                                       0x00000000

// 0xb0f8 (BB_RX_OCGAIN2_62)
#define PHY_BB_RX_OCGAIN2_62_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_62_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_62_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_62_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_62_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_62_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_62_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_62_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_62_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_62_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_62_ADDRESS                                     0xb0f8
#define PHY_BB_RX_OCGAIN2_62_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_62_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_62_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_62_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_62_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_62_RESET                                       0x00000000

// 0xb0fc (BB_RX_OCGAIN2_63)
#define PHY_BB_RX_OCGAIN2_63_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_63_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_63_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_63_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_63_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_63_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_63_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_63_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_63_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_63_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_63_ADDRESS                                     0xb0fc
#define PHY_BB_RX_OCGAIN2_63_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_63_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_63_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_63_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_63_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_63_RESET                                       0x00000000

// 0xb100 (BB_RX_OCGAIN2_64)
#define PHY_BB_RX_OCGAIN2_64_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_64_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_64_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_64_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_64_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_64_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_64_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_64_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_64_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_64_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_64_ADDRESS                                     0xb100
#define PHY_BB_RX_OCGAIN2_64_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_64_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_64_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_64_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_64_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_64_RESET                                       0x00000000

// 0xb104 (BB_RX_OCGAIN2_65)
#define PHY_BB_RX_OCGAIN2_65_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_65_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_65_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_65_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_65_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_65_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_65_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_65_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_65_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_65_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_65_ADDRESS                                     0xb104
#define PHY_BB_RX_OCGAIN2_65_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_65_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_65_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_65_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_65_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_65_RESET                                       0x00000000

// 0xb108 (BB_RX_OCGAIN2_66)
#define PHY_BB_RX_OCGAIN2_66_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_66_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_66_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_66_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_66_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_66_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_66_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_66_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_66_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_66_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_66_ADDRESS                                     0xb108
#define PHY_BB_RX_OCGAIN2_66_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_66_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_66_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_66_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_66_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_66_RESET                                       0x00000000

// 0xb10c (BB_RX_OCGAIN2_67)
#define PHY_BB_RX_OCGAIN2_67_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_67_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_67_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_67_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_67_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_67_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_67_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_67_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_67_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_67_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_67_ADDRESS                                     0xb10c
#define PHY_BB_RX_OCGAIN2_67_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_67_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_67_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_67_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_67_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_67_RESET                                       0x00000000

// 0xb110 (BB_RX_OCGAIN2_68)
#define PHY_BB_RX_OCGAIN2_68_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_68_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_68_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_68_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_68_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_68_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_68_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_68_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_68_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_68_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_68_ADDRESS                                     0xb110
#define PHY_BB_RX_OCGAIN2_68_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_68_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_68_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_68_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_68_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_68_RESET                                       0x00000000

// 0xb114 (BB_RX_OCGAIN2_69)
#define PHY_BB_RX_OCGAIN2_69_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_69_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_69_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_69_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_69_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_69_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_69_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_69_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_69_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_69_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_69_ADDRESS                                     0xb114
#define PHY_BB_RX_OCGAIN2_69_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_69_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_69_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_69_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_69_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_69_RESET                                       0x00000000

// 0xb118 (BB_RX_OCGAIN2_70)
#define PHY_BB_RX_OCGAIN2_70_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_70_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_70_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_70_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_70_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_70_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_70_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_70_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_70_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_70_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_70_ADDRESS                                     0xb118
#define PHY_BB_RX_OCGAIN2_70_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_70_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_70_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_70_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_70_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_70_RESET                                       0x00000000

// 0xb11c (BB_RX_OCGAIN2_71)
#define PHY_BB_RX_OCGAIN2_71_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_71_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_71_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_71_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_71_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_71_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_71_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_71_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_71_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_71_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_71_ADDRESS                                     0xb11c
#define PHY_BB_RX_OCGAIN2_71_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_71_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_71_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_71_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_71_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_71_RESET                                       0x00000000

// 0xb120 (BB_RX_OCGAIN2_72)
#define PHY_BB_RX_OCGAIN2_72_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_72_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_72_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_72_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_72_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_72_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_72_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_72_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_72_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_72_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_72_ADDRESS                                     0xb120
#define PHY_BB_RX_OCGAIN2_72_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_72_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_72_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_72_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_72_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_72_RESET                                       0x00000000

// 0xb124 (BB_RX_OCGAIN2_73)
#define PHY_BB_RX_OCGAIN2_73_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_73_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_73_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_73_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_73_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_73_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_73_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_73_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_73_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_73_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_73_ADDRESS                                     0xb124
#define PHY_BB_RX_OCGAIN2_73_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_73_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_73_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_73_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_73_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_73_RESET                                       0x00000000

// 0xb128 (BB_RX_OCGAIN2_74)
#define PHY_BB_RX_OCGAIN2_74_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_74_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_74_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_74_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_74_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_74_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_74_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_74_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_74_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_74_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_74_ADDRESS                                     0xb128
#define PHY_BB_RX_OCGAIN2_74_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_74_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_74_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_74_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_74_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_74_RESET                                       0x00000000

// 0xb12c (BB_RX_OCGAIN2_75)
#define PHY_BB_RX_OCGAIN2_75_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_75_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_75_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_75_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_75_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_75_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_75_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_75_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_75_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_75_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_75_ADDRESS                                     0xb12c
#define PHY_BB_RX_OCGAIN2_75_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_75_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_75_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_75_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_75_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_75_RESET                                       0x00000000

// 0xb130 (BB_RX_OCGAIN2_76)
#define PHY_BB_RX_OCGAIN2_76_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_76_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_76_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_76_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_76_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_76_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_76_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_76_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_76_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_76_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_76_ADDRESS                                     0xb130
#define PHY_BB_RX_OCGAIN2_76_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_76_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_76_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_76_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_76_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_76_RESET                                       0x00000000

// 0xb134 (BB_RX_OCGAIN2_77)
#define PHY_BB_RX_OCGAIN2_77_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_77_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_77_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_77_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_77_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_77_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_77_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_77_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_77_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_77_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_77_ADDRESS                                     0xb134
#define PHY_BB_RX_OCGAIN2_77_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_77_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_77_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_77_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_77_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_77_RESET                                       0x00000000

// 0xb138 (BB_RX_OCGAIN2_78)
#define PHY_BB_RX_OCGAIN2_78_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_78_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_78_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_78_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_78_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_78_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_78_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_78_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_78_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_78_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_78_ADDRESS                                     0xb138
#define PHY_BB_RX_OCGAIN2_78_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_78_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_78_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_78_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_78_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_78_RESET                                       0x00000000

// 0xb13c (BB_RX_OCGAIN2_79)
#define PHY_BB_RX_OCGAIN2_79_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_79_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_79_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_79_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_79_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_79_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_79_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_79_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_79_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_79_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_79_ADDRESS                                     0xb13c
#define PHY_BB_RX_OCGAIN2_79_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_79_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_79_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_79_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_79_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_79_RESET                                       0x00000000

// 0xb140 (BB_RX_OCGAIN2_80)
#define PHY_BB_RX_OCGAIN2_80_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_80_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_80_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_80_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_80_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_80_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_80_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_80_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_80_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_80_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_80_ADDRESS                                     0xb140
#define PHY_BB_RX_OCGAIN2_80_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_80_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_80_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_80_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_80_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_80_RESET                                       0x00000000

// 0xb144 (BB_RX_OCGAIN2_81)
#define PHY_BB_RX_OCGAIN2_81_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_81_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_81_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_81_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_81_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_81_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_81_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_81_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_81_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_81_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_81_ADDRESS                                     0xb144
#define PHY_BB_RX_OCGAIN2_81_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_81_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_81_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_81_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_81_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_81_RESET                                       0x00000000

// 0xb148 (BB_RX_OCGAIN2_82)
#define PHY_BB_RX_OCGAIN2_82_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_82_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_82_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_82_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_82_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_82_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_82_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_82_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_82_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_82_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_82_ADDRESS                                     0xb148
#define PHY_BB_RX_OCGAIN2_82_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_82_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_82_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_82_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_82_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_82_RESET                                       0x00000000

// 0xb14c (BB_RX_OCGAIN2_83)
#define PHY_BB_RX_OCGAIN2_83_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_83_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_83_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_83_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_83_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_83_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_83_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_83_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_83_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_83_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_83_ADDRESS                                     0xb14c
#define PHY_BB_RX_OCGAIN2_83_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_83_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_83_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_83_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_83_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_83_RESET                                       0x00000000

// 0xb150 (BB_RX_OCGAIN2_84)
#define PHY_BB_RX_OCGAIN2_84_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_84_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_84_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_84_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_84_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_84_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_84_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_84_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_84_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_84_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_84_ADDRESS                                     0xb150
#define PHY_BB_RX_OCGAIN2_84_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_84_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_84_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_84_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_84_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_84_RESET                                       0x00000000

// 0xb154 (BB_RX_OCGAIN2_85)
#define PHY_BB_RX_OCGAIN2_85_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_85_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_85_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_85_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_85_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_85_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_85_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_85_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_85_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_85_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_85_ADDRESS                                     0xb154
#define PHY_BB_RX_OCGAIN2_85_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_85_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_85_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_85_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_85_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_85_RESET                                       0x00000000

// 0xb158 (BB_RX_OCGAIN2_86)
#define PHY_BB_RX_OCGAIN2_86_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_86_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_86_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_86_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_86_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_86_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_86_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_86_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_86_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_86_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_86_ADDRESS                                     0xb158
#define PHY_BB_RX_OCGAIN2_86_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_86_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_86_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_86_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_86_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_86_RESET                                       0x00000000

// 0xb15c (BB_RX_OCGAIN2_87)
#define PHY_BB_RX_OCGAIN2_87_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_87_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_87_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_87_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_87_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_87_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_87_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_87_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_87_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_87_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_87_ADDRESS                                     0xb15c
#define PHY_BB_RX_OCGAIN2_87_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_87_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_87_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_87_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_87_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_87_RESET                                       0x00000000

// 0xb160 (BB_RX_OCGAIN2_88)
#define PHY_BB_RX_OCGAIN2_88_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_88_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_88_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_88_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_88_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_88_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_88_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_88_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_88_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_88_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_88_ADDRESS                                     0xb160
#define PHY_BB_RX_OCGAIN2_88_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_88_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_88_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_88_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_88_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_88_RESET                                       0x00000000

// 0xb164 (BB_RX_OCGAIN2_89)
#define PHY_BB_RX_OCGAIN2_89_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_89_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_89_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_89_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_89_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_89_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_89_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_89_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_89_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_89_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_89_ADDRESS                                     0xb164
#define PHY_BB_RX_OCGAIN2_89_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_89_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_89_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_89_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_89_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_89_RESET                                       0x00000000

// 0xb168 (BB_RX_OCGAIN2_90)
#define PHY_BB_RX_OCGAIN2_90_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_90_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_90_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_90_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_90_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_90_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_90_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_90_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_90_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_90_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_90_ADDRESS                                     0xb168
#define PHY_BB_RX_OCGAIN2_90_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_90_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_90_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_90_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_90_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_90_RESET                                       0x00000000

// 0xb16c (BB_RX_OCGAIN2_91)
#define PHY_BB_RX_OCGAIN2_91_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_91_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_91_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_91_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_91_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_91_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_91_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_91_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_91_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_91_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_91_ADDRESS                                     0xb16c
#define PHY_BB_RX_OCGAIN2_91_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_91_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_91_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_91_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_91_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_91_RESET                                       0x00000000

// 0xb170 (BB_RX_OCGAIN2_92)
#define PHY_BB_RX_OCGAIN2_92_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_92_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_92_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_92_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_92_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_92_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_92_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_92_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_92_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_92_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_92_ADDRESS                                     0xb170
#define PHY_BB_RX_OCGAIN2_92_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_92_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_92_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_92_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_92_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_92_RESET                                       0x00000000

// 0xb174 (BB_RX_OCGAIN2_93)
#define PHY_BB_RX_OCGAIN2_93_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_93_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_93_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_93_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_93_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_93_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_93_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_93_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_93_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_93_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_93_ADDRESS                                     0xb174
#define PHY_BB_RX_OCGAIN2_93_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_93_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_93_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_93_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_93_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_93_RESET                                       0x00000000

// 0xb178 (BB_RX_OCGAIN2_94)
#define PHY_BB_RX_OCGAIN2_94_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_94_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_94_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_94_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_94_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_94_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_94_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_94_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_94_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_94_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_94_ADDRESS                                     0xb178
#define PHY_BB_RX_OCGAIN2_94_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_94_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_94_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_94_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_94_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_94_RESET                                       0x00000000

// 0xb17c (BB_RX_OCGAIN2_95)
#define PHY_BB_RX_OCGAIN2_95_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_95_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_95_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_95_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_95_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_95_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_95_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_95_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_95_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_95_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_95_ADDRESS                                     0xb17c
#define PHY_BB_RX_OCGAIN2_95_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_95_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_95_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_95_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_95_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_95_RESET                                       0x00000000

// 0xb180 (BB_RX_OCGAIN2_96)
#define PHY_BB_RX_OCGAIN2_96_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_96_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_96_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_96_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_96_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_96_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_96_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_96_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_96_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_96_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_96_ADDRESS                                     0xb180
#define PHY_BB_RX_OCGAIN2_96_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_96_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_96_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_96_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_96_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_96_RESET                                       0x00000000

// 0xb184 (BB_RX_OCGAIN2_97)
#define PHY_BB_RX_OCGAIN2_97_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_97_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_97_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_97_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_97_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_97_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_97_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_97_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_97_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_97_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_97_ADDRESS                                     0xb184
#define PHY_BB_RX_OCGAIN2_97_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_97_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_97_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_97_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_97_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_97_RESET                                       0x00000000

// 0xb188 (BB_RX_OCGAIN2_98)
#define PHY_BB_RX_OCGAIN2_98_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_98_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_98_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_98_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_98_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_98_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_98_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_98_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_98_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_98_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_98_ADDRESS                                     0xb188
#define PHY_BB_RX_OCGAIN2_98_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_98_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_98_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_98_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_98_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_98_RESET                                       0x00000000

// 0xb18c (BB_RX_OCGAIN2_99)
#define PHY_BB_RX_OCGAIN2_99_GAIN_ENTRY2_MSB                             31
#define PHY_BB_RX_OCGAIN2_99_GAIN_ENTRY2_LSB                             0
#define PHY_BB_RX_OCGAIN2_99_GAIN_ENTRY2_MASK                            0xffffffff
#define PHY_BB_RX_OCGAIN2_99_GAIN_ENTRY2_GET(x)                          (((x) & PHY_BB_RX_OCGAIN2_99_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_99_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_99_GAIN_ENTRY2_SET(x)                          (((0 | (x)) << PHY_BB_RX_OCGAIN2_99_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_99_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_99_GAIN_ENTRY2_RESET                           0
#define PHY_BB_RX_OCGAIN2_99_ADDRESS                                     0xb18c
#define PHY_BB_RX_OCGAIN2_99_HW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_99_SW_MASK                                     0xffffffff
#define PHY_BB_RX_OCGAIN2_99_HW_WRITE_MASK                               0x00000000
#define PHY_BB_RX_OCGAIN2_99_SW_WRITE_MASK                               0xffffffff
#define PHY_BB_RX_OCGAIN2_99_RSTMASK                                     0x00000000
#define PHY_BB_RX_OCGAIN2_99_RESET                                       0x00000000

// 0xb190 (BB_RX_OCGAIN2_100)
#define PHY_BB_RX_OCGAIN2_100_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_100_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_100_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_100_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_100_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_100_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_100_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_100_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_100_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_100_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_100_ADDRESS                                    0xb190
#define PHY_BB_RX_OCGAIN2_100_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_100_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_100_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_100_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_100_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_100_RESET                                      0x00000000

// 0xb194 (BB_RX_OCGAIN2_101)
#define PHY_BB_RX_OCGAIN2_101_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_101_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_101_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_101_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_101_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_101_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_101_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_101_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_101_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_101_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_101_ADDRESS                                    0xb194
#define PHY_BB_RX_OCGAIN2_101_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_101_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_101_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_101_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_101_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_101_RESET                                      0x00000000

// 0xb198 (BB_RX_OCGAIN2_102)
#define PHY_BB_RX_OCGAIN2_102_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_102_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_102_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_102_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_102_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_102_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_102_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_102_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_102_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_102_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_102_ADDRESS                                    0xb198
#define PHY_BB_RX_OCGAIN2_102_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_102_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_102_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_102_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_102_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_102_RESET                                      0x00000000

// 0xb19c (BB_RX_OCGAIN2_103)
#define PHY_BB_RX_OCGAIN2_103_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_103_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_103_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_103_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_103_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_103_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_103_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_103_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_103_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_103_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_103_ADDRESS                                    0xb19c
#define PHY_BB_RX_OCGAIN2_103_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_103_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_103_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_103_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_103_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_103_RESET                                      0x00000000

// 0xb1a0 (BB_RX_OCGAIN2_104)
#define PHY_BB_RX_OCGAIN2_104_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_104_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_104_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_104_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_104_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_104_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_104_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_104_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_104_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_104_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_104_ADDRESS                                    0xb1a0
#define PHY_BB_RX_OCGAIN2_104_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_104_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_104_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_104_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_104_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_104_RESET                                      0x00000000

// 0xb1a4 (BB_RX_OCGAIN2_105)
#define PHY_BB_RX_OCGAIN2_105_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_105_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_105_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_105_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_105_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_105_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_105_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_105_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_105_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_105_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_105_ADDRESS                                    0xb1a4
#define PHY_BB_RX_OCGAIN2_105_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_105_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_105_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_105_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_105_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_105_RESET                                      0x00000000

// 0xb1a8 (BB_RX_OCGAIN2_106)
#define PHY_BB_RX_OCGAIN2_106_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_106_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_106_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_106_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_106_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_106_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_106_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_106_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_106_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_106_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_106_ADDRESS                                    0xb1a8
#define PHY_BB_RX_OCGAIN2_106_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_106_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_106_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_106_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_106_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_106_RESET                                      0x00000000

// 0xb1ac (BB_RX_OCGAIN2_107)
#define PHY_BB_RX_OCGAIN2_107_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_107_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_107_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_107_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_107_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_107_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_107_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_107_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_107_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_107_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_107_ADDRESS                                    0xb1ac
#define PHY_BB_RX_OCGAIN2_107_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_107_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_107_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_107_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_107_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_107_RESET                                      0x00000000

// 0xb1b0 (BB_RX_OCGAIN2_108)
#define PHY_BB_RX_OCGAIN2_108_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_108_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_108_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_108_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_108_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_108_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_108_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_108_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_108_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_108_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_108_ADDRESS                                    0xb1b0
#define PHY_BB_RX_OCGAIN2_108_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_108_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_108_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_108_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_108_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_108_RESET                                      0x00000000

// 0xb1b4 (BB_RX_OCGAIN2_109)
#define PHY_BB_RX_OCGAIN2_109_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_109_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_109_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_109_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_109_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_109_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_109_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_109_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_109_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_109_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_109_ADDRESS                                    0xb1b4
#define PHY_BB_RX_OCGAIN2_109_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_109_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_109_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_109_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_109_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_109_RESET                                      0x00000000

// 0xb1b8 (BB_RX_OCGAIN2_110)
#define PHY_BB_RX_OCGAIN2_110_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_110_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_110_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_110_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_110_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_110_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_110_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_110_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_110_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_110_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_110_ADDRESS                                    0xb1b8
#define PHY_BB_RX_OCGAIN2_110_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_110_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_110_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_110_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_110_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_110_RESET                                      0x00000000

// 0xb1bc (BB_RX_OCGAIN2_111)
#define PHY_BB_RX_OCGAIN2_111_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_111_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_111_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_111_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_111_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_111_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_111_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_111_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_111_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_111_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_111_ADDRESS                                    0xb1bc
#define PHY_BB_RX_OCGAIN2_111_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_111_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_111_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_111_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_111_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_111_RESET                                      0x00000000

// 0xb1c0 (BB_RX_OCGAIN2_112)
#define PHY_BB_RX_OCGAIN2_112_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_112_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_112_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_112_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_112_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_112_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_112_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_112_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_112_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_112_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_112_ADDRESS                                    0xb1c0
#define PHY_BB_RX_OCGAIN2_112_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_112_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_112_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_112_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_112_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_112_RESET                                      0x00000000

// 0xb1c4 (BB_RX_OCGAIN2_113)
#define PHY_BB_RX_OCGAIN2_113_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_113_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_113_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_113_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_113_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_113_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_113_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_113_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_113_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_113_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_113_ADDRESS                                    0xb1c4
#define PHY_BB_RX_OCGAIN2_113_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_113_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_113_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_113_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_113_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_113_RESET                                      0x00000000

// 0xb1c8 (BB_RX_OCGAIN2_114)
#define PHY_BB_RX_OCGAIN2_114_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_114_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_114_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_114_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_114_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_114_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_114_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_114_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_114_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_114_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_114_ADDRESS                                    0xb1c8
#define PHY_BB_RX_OCGAIN2_114_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_114_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_114_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_114_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_114_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_114_RESET                                      0x00000000

// 0xb1cc (BB_RX_OCGAIN2_115)
#define PHY_BB_RX_OCGAIN2_115_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_115_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_115_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_115_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_115_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_115_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_115_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_115_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_115_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_115_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_115_ADDRESS                                    0xb1cc
#define PHY_BB_RX_OCGAIN2_115_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_115_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_115_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_115_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_115_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_115_RESET                                      0x00000000

// 0xb1d0 (BB_RX_OCGAIN2_116)
#define PHY_BB_RX_OCGAIN2_116_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_116_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_116_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_116_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_116_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_116_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_116_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_116_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_116_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_116_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_116_ADDRESS                                    0xb1d0
#define PHY_BB_RX_OCGAIN2_116_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_116_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_116_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_116_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_116_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_116_RESET                                      0x00000000

// 0xb1d4 (BB_RX_OCGAIN2_117)
#define PHY_BB_RX_OCGAIN2_117_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_117_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_117_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_117_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_117_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_117_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_117_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_117_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_117_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_117_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_117_ADDRESS                                    0xb1d4
#define PHY_BB_RX_OCGAIN2_117_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_117_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_117_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_117_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_117_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_117_RESET                                      0x00000000

// 0xb1d8 (BB_RX_OCGAIN2_118)
#define PHY_BB_RX_OCGAIN2_118_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_118_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_118_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_118_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_118_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_118_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_118_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_118_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_118_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_118_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_118_ADDRESS                                    0xb1d8
#define PHY_BB_RX_OCGAIN2_118_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_118_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_118_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_118_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_118_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_118_RESET                                      0x00000000

// 0xb1dc (BB_RX_OCGAIN2_119)
#define PHY_BB_RX_OCGAIN2_119_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_119_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_119_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_119_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_119_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_119_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_119_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_119_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_119_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_119_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_119_ADDRESS                                    0xb1dc
#define PHY_BB_RX_OCGAIN2_119_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_119_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_119_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_119_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_119_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_119_RESET                                      0x00000000

// 0xb1e0 (BB_RX_OCGAIN2_120)
#define PHY_BB_RX_OCGAIN2_120_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_120_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_120_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_120_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_120_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_120_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_120_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_120_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_120_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_120_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_120_ADDRESS                                    0xb1e0
#define PHY_BB_RX_OCGAIN2_120_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_120_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_120_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_120_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_120_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_120_RESET                                      0x00000000

// 0xb1e4 (BB_RX_OCGAIN2_121)
#define PHY_BB_RX_OCGAIN2_121_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_121_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_121_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_121_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_121_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_121_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_121_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_121_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_121_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_121_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_121_ADDRESS                                    0xb1e4
#define PHY_BB_RX_OCGAIN2_121_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_121_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_121_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_121_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_121_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_121_RESET                                      0x00000000

// 0xb1e8 (BB_RX_OCGAIN2_122)
#define PHY_BB_RX_OCGAIN2_122_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_122_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_122_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_122_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_122_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_122_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_122_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_122_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_122_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_122_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_122_ADDRESS                                    0xb1e8
#define PHY_BB_RX_OCGAIN2_122_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_122_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_122_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_122_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_122_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_122_RESET                                      0x00000000

// 0xb1ec (BB_RX_OCGAIN2_123)
#define PHY_BB_RX_OCGAIN2_123_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_123_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_123_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_123_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_123_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_123_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_123_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_123_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_123_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_123_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_123_ADDRESS                                    0xb1ec
#define PHY_BB_RX_OCGAIN2_123_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_123_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_123_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_123_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_123_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_123_RESET                                      0x00000000

// 0xb1f0 (BB_RX_OCGAIN2_124)
#define PHY_BB_RX_OCGAIN2_124_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_124_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_124_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_124_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_124_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_124_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_124_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_124_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_124_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_124_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_124_ADDRESS                                    0xb1f0
#define PHY_BB_RX_OCGAIN2_124_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_124_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_124_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_124_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_124_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_124_RESET                                      0x00000000

// 0xb1f4 (BB_RX_OCGAIN2_125)
#define PHY_BB_RX_OCGAIN2_125_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_125_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_125_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_125_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_125_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_125_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_125_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_125_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_125_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_125_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_125_ADDRESS                                    0xb1f4
#define PHY_BB_RX_OCGAIN2_125_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_125_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_125_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_125_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_125_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_125_RESET                                      0x00000000

// 0xb1f8 (BB_RX_OCGAIN2_126)
#define PHY_BB_RX_OCGAIN2_126_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_126_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_126_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_126_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_126_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_126_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_126_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_126_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_126_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_126_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_126_ADDRESS                                    0xb1f8
#define PHY_BB_RX_OCGAIN2_126_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_126_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_126_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_126_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_126_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_126_RESET                                      0x00000000

// 0xb1fc (BB_RX_OCGAIN2_127)
#define PHY_BB_RX_OCGAIN2_127_GAIN_ENTRY2_MSB                            31
#define PHY_BB_RX_OCGAIN2_127_GAIN_ENTRY2_LSB                            0
#define PHY_BB_RX_OCGAIN2_127_GAIN_ENTRY2_MASK                           0xffffffff
#define PHY_BB_RX_OCGAIN2_127_GAIN_ENTRY2_GET(x)                         (((x) & PHY_BB_RX_OCGAIN2_127_GAIN_ENTRY2_MASK) >> PHY_BB_RX_OCGAIN2_127_GAIN_ENTRY2_LSB)
#define PHY_BB_RX_OCGAIN2_127_GAIN_ENTRY2_SET(x)                         (((0 | (x)) << PHY_BB_RX_OCGAIN2_127_GAIN_ENTRY2_LSB) & PHY_BB_RX_OCGAIN2_127_GAIN_ENTRY2_MASK)
#define PHY_BB_RX_OCGAIN2_127_GAIN_ENTRY2_RESET                          0
#define PHY_BB_RX_OCGAIN2_127_ADDRESS                                    0xb1fc
#define PHY_BB_RX_OCGAIN2_127_HW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_127_SW_MASK                                    0xffffffff
#define PHY_BB_RX_OCGAIN2_127_HW_WRITE_MASK                              0x00000000
#define PHY_BB_RX_OCGAIN2_127_SW_WRITE_MASK                              0xffffffff
#define PHY_BB_RX_OCGAIN2_127_RSTMASK                                    0x00000000
#define PHY_BB_RX_OCGAIN2_127_RESET                                      0x00000000

// 0xb284 (BB_SWITCH_TABLE_CHN_B1)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_MSB                  11
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_LSB                  10
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_MASK                 0x00000c00
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_GET(x)               (((x) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_SET(x)               (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_LSB) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_B_1_RESET                0
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_MSB               9
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_LSB               8
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_MASK              0x00000300
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_GET(x)            (((x) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_SET(x)            (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_LSB) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX12_1_RESET             0
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_MSB                7
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_LSB                6
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_MASK               0x000000c0
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_GET(x)             (((x) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_SET(x)             (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_LSB) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_RX1_1_RESET              0
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_MSB                  5
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_LSB                  4
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_MASK                 0x00000030
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_GET(x)               (((x) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_SET(x)               (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_LSB) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_R_1_RESET                0
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_MSB                  3
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_LSB                  2
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_MASK                 0x0000000c
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_GET(x)               (((x) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_SET(x)               (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_LSB) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_T_1_RESET                0
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_MSB               1
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_LSB               0
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_MASK              0x00000003
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_GET(x)            (((x) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_MASK) >> PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_LSB)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_SET(x)            (((0 | (x)) << PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_LSB) & PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_MASK)
#define PHY_BB_SWITCH_TABLE_CHN_B1_SWITCH_TABLE_IDLE_1_RESET             0
#define PHY_BB_SWITCH_TABLE_CHN_B1_ADDRESS                               0xb284
#define PHY_BB_SWITCH_TABLE_CHN_B1_HW_MASK                               0x00000fff
#define PHY_BB_SWITCH_TABLE_CHN_B1_SW_MASK                               0x00000fff
#define PHY_BB_SWITCH_TABLE_CHN_B1_HW_WRITE_MASK                         0x00000000
#define PHY_BB_SWITCH_TABLE_CHN_B1_SW_WRITE_MASK                         0x00000fff
#define PHY_BB_SWITCH_TABLE_CHN_B1_RSTMASK                               0xffffffff
#define PHY_BB_SWITCH_TABLE_CHN_B1_RESET                                 0x00000000

// 0xb2d0 (BB_FCAL_2_B1)
#define PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_MSB                        24
#define PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_LSB                        20
#define PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_MASK                       0x01f00000
#define PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_GET(x)                     (((x) & PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_MASK) >> PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_LSB)
#define PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_SET(x)                     (((0 | (x)) << PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_LSB) & PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_MASK)
#define PHY_BB_FCAL_2_B1_FLC_CAP_VAL_STATUS_1_RESET                      0
#define PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_MSB                            7
#define PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_LSB                            3
#define PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_MASK                           0x000000f8
#define PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_GET(x)                         (((x) & PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_MASK) >> PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_LSB)
#define PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_SET(x)                         (((0 | (x)) << PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_LSB) & PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_MASK)
#define PHY_BB_FCAL_2_B1_FLC_SW_CAP_VAL_1_RESET                          15
#define PHY_BB_FCAL_2_B1_ADDRESS                                         0xb2d0
#define PHY_BB_FCAL_2_B1_HW_MASK                                         0x01f000f8
#define PHY_BB_FCAL_2_B1_SW_MASK                                         0x01f000f8
#define PHY_BB_FCAL_2_B1_HW_WRITE_MASK                                   0x01f00000
#define PHY_BB_FCAL_2_B1_SW_WRITE_MASK                                   0x000000f8
#define PHY_BB_FCAL_2_B1_RSTMASK                                         0xfe0fffff
#define PHY_BB_FCAL_2_B1_RESET                                           0x00000078

// 0xb2d4 (BB_DFT_TONE_CTRL_B1)
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_MSB                  12
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_LSB                  4
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_MASK                 0x00001ff0
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_GET(x)               (((x) & PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_MASK) >> PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_LSB)
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_SET(x)               (((0 | (x)) << PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_LSB) & PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_MASK)
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_FREQ_ANG_1_RESET                0
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_MSB                   3
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_LSB                   2
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_MASK                  0x0000000c
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_GET(x)                (((x) & PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_MASK) >> PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_LSB)
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_SET(x)                (((0 | (x)) << PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_LSB) & PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_MASK)
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_AMP_SEL_1_RESET                 0
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_MSB                        0
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_LSB                        0
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_MASK                       0x00000001
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_GET(x)                     (((x) & PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_MASK) >> PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_LSB)
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_SET(x)                     (((0 | (x)) << PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_LSB) & PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_MASK)
#define PHY_BB_DFT_TONE_CTRL_B1_DFT_TONE_EN_1_RESET                      0
#define PHY_BB_DFT_TONE_CTRL_B1_ADDRESS                                  0xb2d4
#define PHY_BB_DFT_TONE_CTRL_B1_HW_MASK                                  0x00001ffd
#define PHY_BB_DFT_TONE_CTRL_B1_SW_MASK                                  0x00001ffd
#define PHY_BB_DFT_TONE_CTRL_B1_HW_WRITE_MASK                            0x00000000
#define PHY_BB_DFT_TONE_CTRL_B1_SW_WRITE_MASK                            0x00001ffd
#define PHY_BB_DFT_TONE_CTRL_B1_RSTMASK                                  0xffffffff
#define PHY_BB_DFT_TONE_CTRL_B1_RESET                                    0x00000000

// 0xb2dc (BB_CL_MAP_0_B1)
#define PHY_BB_CL_MAP_0_B1_CL_MAP_0_MSB                                  31
#define PHY_BB_CL_MAP_0_B1_CL_MAP_0_LSB                                  0
#define PHY_BB_CL_MAP_0_B1_CL_MAP_0_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_0_B1_CL_MAP_0_GET(x)                               (((x) & PHY_BB_CL_MAP_0_B1_CL_MAP_0_MASK) >> PHY_BB_CL_MAP_0_B1_CL_MAP_0_LSB)
#define PHY_BB_CL_MAP_0_B1_CL_MAP_0_SET(x)                               (((0 | (x)) << PHY_BB_CL_MAP_0_B1_CL_MAP_0_LSB) & PHY_BB_CL_MAP_0_B1_CL_MAP_0_MASK)
#define PHY_BB_CL_MAP_0_B1_CL_MAP_0_RESET                                0
#define PHY_BB_CL_MAP_0_B1_ADDRESS                                       0xb2dc
#define PHY_BB_CL_MAP_0_B1_HW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_0_B1_SW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_0_B1_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_0_B1_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_0_B1_RSTMASK                                       0x00000000
#define PHY_BB_CL_MAP_0_B1_RESET                                         0x00000000

// 0xb2e0 (BB_CL_MAP_1_B1)
#define PHY_BB_CL_MAP_1_B1_CL_MAP_1_MSB                                  31
#define PHY_BB_CL_MAP_1_B1_CL_MAP_1_LSB                                  0
#define PHY_BB_CL_MAP_1_B1_CL_MAP_1_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_1_B1_CL_MAP_1_GET(x)                               (((x) & PHY_BB_CL_MAP_1_B1_CL_MAP_1_MASK) >> PHY_BB_CL_MAP_1_B1_CL_MAP_1_LSB)
#define PHY_BB_CL_MAP_1_B1_CL_MAP_1_SET(x)                               (((0 | (x)) << PHY_BB_CL_MAP_1_B1_CL_MAP_1_LSB) & PHY_BB_CL_MAP_1_B1_CL_MAP_1_MASK)
#define PHY_BB_CL_MAP_1_B1_CL_MAP_1_RESET                                0
#define PHY_BB_CL_MAP_1_B1_ADDRESS                                       0xb2e0
#define PHY_BB_CL_MAP_1_B1_HW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_1_B1_SW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_1_B1_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_1_B1_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_1_B1_RSTMASK                                       0x00000000
#define PHY_BB_CL_MAP_1_B1_RESET                                         0x00000000

// 0xb2e4 (BB_CL_MAP_2_B1)
#define PHY_BB_CL_MAP_2_B1_CL_MAP_2_MSB                                  31
#define PHY_BB_CL_MAP_2_B1_CL_MAP_2_LSB                                  0
#define PHY_BB_CL_MAP_2_B1_CL_MAP_2_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_2_B1_CL_MAP_2_GET(x)                               (((x) & PHY_BB_CL_MAP_2_B1_CL_MAP_2_MASK) >> PHY_BB_CL_MAP_2_B1_CL_MAP_2_LSB)
#define PHY_BB_CL_MAP_2_B1_CL_MAP_2_SET(x)                               (((0 | (x)) << PHY_BB_CL_MAP_2_B1_CL_MAP_2_LSB) & PHY_BB_CL_MAP_2_B1_CL_MAP_2_MASK)
#define PHY_BB_CL_MAP_2_B1_CL_MAP_2_RESET                                0
#define PHY_BB_CL_MAP_2_B1_ADDRESS                                       0xb2e4
#define PHY_BB_CL_MAP_2_B1_HW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_2_B1_SW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_2_B1_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_2_B1_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_2_B1_RSTMASK                                       0x00000000
#define PHY_BB_CL_MAP_2_B1_RESET                                         0x00000000

// 0xb2e8 (BB_CL_MAP_3_B1)
#define PHY_BB_CL_MAP_3_B1_CL_MAP_3_MSB                                  31
#define PHY_BB_CL_MAP_3_B1_CL_MAP_3_LSB                                  0
#define PHY_BB_CL_MAP_3_B1_CL_MAP_3_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_3_B1_CL_MAP_3_GET(x)                               (((x) & PHY_BB_CL_MAP_3_B1_CL_MAP_3_MASK) >> PHY_BB_CL_MAP_3_B1_CL_MAP_3_LSB)
#define PHY_BB_CL_MAP_3_B1_CL_MAP_3_SET(x)                               (((0 | (x)) << PHY_BB_CL_MAP_3_B1_CL_MAP_3_LSB) & PHY_BB_CL_MAP_3_B1_CL_MAP_3_MASK)
#define PHY_BB_CL_MAP_3_B1_CL_MAP_3_RESET                                0
#define PHY_BB_CL_MAP_3_B1_ADDRESS                                       0xb2e8
#define PHY_BB_CL_MAP_3_B1_HW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_3_B1_SW_MASK                                       0xffffffff
#define PHY_BB_CL_MAP_3_B1_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_3_B1_SW_WRITE_MASK                                 0xffffffff
#define PHY_BB_CL_MAP_3_B1_RSTMASK                                       0x00000000
#define PHY_BB_CL_MAP_3_B1_RESET                                         0x00000000

// 0xb300 (BB_CL_TAB_B1_0)
#define PHY_BB_CL_TAB_B1_0_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B1_0_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B1_0_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B1_0_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B1_0_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B1_0_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B1_0_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B1_0_BB_GAIN_LSB) & PHY_BB_CL_TAB_B1_0_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B1_0_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B1_0_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B1_0_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B1_0_ADDRESS                                       0xb300
#define PHY_BB_CL_TAB_B1_ADDRESS                                         PHY_BB_CL_TAB_B1_0_ADDRESS
#define PHY_BB_CL_TAB_B1_0_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_0_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_0_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_0_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_0_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B1_0_RESET                                         0x00000000

// 0xb304 (BB_CL_TAB_B1_1)
#define PHY_BB_CL_TAB_B1_1_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B1_1_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B1_1_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B1_1_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B1_1_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B1_1_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B1_1_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B1_1_BB_GAIN_LSB) & PHY_BB_CL_TAB_B1_1_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B1_1_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B1_1_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B1_1_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B1_1_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B1_1_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B1_1_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B1_1_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B1_1_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B1_1_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B1_1_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B1_1_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B1_1_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B1_1_ADDRESS                                       0xb304
#define PHY_BB_CL_TAB_B1_1_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_1_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_1_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_1_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_1_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B1_1_RESET                                         0x00000000

// 0xb308 (BB_CL_TAB_B1_2)
#define PHY_BB_CL_TAB_B1_2_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B1_2_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B1_2_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B1_2_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B1_2_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B1_2_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B1_2_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B1_2_BB_GAIN_LSB) & PHY_BB_CL_TAB_B1_2_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B1_2_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B1_2_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B1_2_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B1_2_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B1_2_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B1_2_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B1_2_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B1_2_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B1_2_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B1_2_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B1_2_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B1_2_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B1_2_ADDRESS                                       0xb308
#define PHY_BB_CL_TAB_B1_2_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_2_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_2_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_2_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_2_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B1_2_RESET                                         0x00000000

// 0xb30c (BB_CL_TAB_B1_3)
#define PHY_BB_CL_TAB_B1_3_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B1_3_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B1_3_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B1_3_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B1_3_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B1_3_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B1_3_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B1_3_BB_GAIN_LSB) & PHY_BB_CL_TAB_B1_3_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B1_3_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B1_3_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B1_3_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B1_3_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B1_3_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B1_3_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B1_3_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B1_3_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B1_3_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B1_3_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B1_3_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B1_3_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B1_3_ADDRESS                                       0xb30c
#define PHY_BB_CL_TAB_B1_3_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_3_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_3_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_3_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_3_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B1_3_RESET                                         0x00000000

// 0xb310 (BB_CL_TAB_B1_4)
#define PHY_BB_CL_TAB_B1_4_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B1_4_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B1_4_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B1_4_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B1_4_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B1_4_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B1_4_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B1_4_BB_GAIN_LSB) & PHY_BB_CL_TAB_B1_4_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B1_4_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B1_4_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B1_4_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B1_4_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B1_4_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B1_4_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B1_4_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B1_4_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B1_4_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B1_4_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B1_4_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B1_4_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B1_4_ADDRESS                                       0xb310
#define PHY_BB_CL_TAB_B1_4_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_4_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_4_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_4_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_4_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B1_4_RESET                                         0x00000000

// 0xb314 (BB_CL_TAB_B1_5)
#define PHY_BB_CL_TAB_B1_5_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B1_5_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B1_5_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B1_5_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B1_5_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B1_5_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B1_5_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B1_5_BB_GAIN_LSB) & PHY_BB_CL_TAB_B1_5_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B1_5_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B1_5_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B1_5_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B1_5_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B1_5_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B1_5_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B1_5_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B1_5_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B1_5_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B1_5_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B1_5_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B1_5_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B1_5_ADDRESS                                       0xb314
#define PHY_BB_CL_TAB_B1_5_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_5_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_5_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_5_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_5_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B1_5_RESET                                         0x00000000

// 0xb318 (BB_CL_TAB_B1_6)
#define PHY_BB_CL_TAB_B1_6_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B1_6_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B1_6_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B1_6_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B1_6_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B1_6_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B1_6_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B1_6_BB_GAIN_LSB) & PHY_BB_CL_TAB_B1_6_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B1_6_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B1_6_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B1_6_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B1_6_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B1_6_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B1_6_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B1_6_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B1_6_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B1_6_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B1_6_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B1_6_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B1_6_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B1_6_ADDRESS                                       0xb318
#define PHY_BB_CL_TAB_B1_6_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_6_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_6_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_6_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_6_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B1_6_RESET                                         0x00000000

// 0xb31c (BB_CL_TAB_B1_7)
#define PHY_BB_CL_TAB_B1_7_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B1_7_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B1_7_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B1_7_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B1_7_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B1_7_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B1_7_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B1_7_BB_GAIN_LSB) & PHY_BB_CL_TAB_B1_7_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B1_7_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B1_7_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B1_7_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B1_7_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B1_7_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B1_7_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B1_7_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B1_7_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B1_7_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B1_7_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B1_7_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B1_7_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B1_7_ADDRESS                                       0xb31c
#define PHY_BB_CL_TAB_B1_7_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_7_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_7_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_7_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_7_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B1_7_RESET                                         0x00000000

// 0xb320 (BB_CL_TAB_B1_8)
#define PHY_BB_CL_TAB_B1_8_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B1_8_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B1_8_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B1_8_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B1_8_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B1_8_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B1_8_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B1_8_BB_GAIN_LSB) & PHY_BB_CL_TAB_B1_8_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B1_8_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B1_8_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B1_8_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B1_8_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B1_8_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B1_8_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B1_8_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B1_8_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B1_8_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B1_8_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B1_8_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B1_8_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B1_8_ADDRESS                                       0xb320
#define PHY_BB_CL_TAB_B1_8_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_8_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_8_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_8_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_8_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B1_8_RESET                                         0x00000000

// 0xb324 (BB_CL_TAB_B1_9)
#define PHY_BB_CL_TAB_B1_9_BB_GAIN_MSB                                   30
#define PHY_BB_CL_TAB_B1_9_BB_GAIN_LSB                                   27
#define PHY_BB_CL_TAB_B1_9_BB_GAIN_MASK                                  0x78000000
#define PHY_BB_CL_TAB_B1_9_BB_GAIN_GET(x)                                (((x) & PHY_BB_CL_TAB_B1_9_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B1_9_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B1_9_BB_GAIN_SET(x)                                (((0 | (x)) << PHY_BB_CL_TAB_B1_9_BB_GAIN_LSB) & PHY_BB_CL_TAB_B1_9_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B1_9_BB_GAIN_RESET                                 0
#define PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_I_MSB                          26
#define PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_I_LSB                          16
#define PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_I_MASK                         0x07ff0000
#define PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_I_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_I_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_I_RESET                        0
#define PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_Q_MSB                          15
#define PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_Q_LSB                          5
#define PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_Q_MASK                         0x0000ffe0
#define PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_Q_GET(x)                       (((x) & PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_Q_SET(x)                       (((0 | (x)) << PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B1_9_CARR_LK_DC_ADD_Q_RESET                        0
#define PHY_BB_CL_TAB_B1_9_CL_GAIN_MOD_MSB                               4
#define PHY_BB_CL_TAB_B1_9_CL_GAIN_MOD_LSB                               0
#define PHY_BB_CL_TAB_B1_9_CL_GAIN_MOD_MASK                              0x0000001f
#define PHY_BB_CL_TAB_B1_9_CL_GAIN_MOD_GET(x)                            (((x) & PHY_BB_CL_TAB_B1_9_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B1_9_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B1_9_CL_GAIN_MOD_SET(x)                            (((0 | (x)) << PHY_BB_CL_TAB_B1_9_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B1_9_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B1_9_CL_GAIN_MOD_RESET                             0
#define PHY_BB_CL_TAB_B1_9_ADDRESS                                       0xb324
#define PHY_BB_CL_TAB_B1_9_HW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_9_SW_MASK                                       0x7fffffff
#define PHY_BB_CL_TAB_B1_9_HW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_9_SW_WRITE_MASK                                 0x7fffffff
#define PHY_BB_CL_TAB_B1_9_RSTMASK                                       0x80000000
#define PHY_BB_CL_TAB_B1_9_RESET                                         0x00000000

// 0xb328 (BB_CL_TAB_B1_10)
#define PHY_BB_CL_TAB_B1_10_BB_GAIN_MSB                                  30
#define PHY_BB_CL_TAB_B1_10_BB_GAIN_LSB                                  27
#define PHY_BB_CL_TAB_B1_10_BB_GAIN_MASK                                 0x78000000
#define PHY_BB_CL_TAB_B1_10_BB_GAIN_GET(x)                               (((x) & PHY_BB_CL_TAB_B1_10_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B1_10_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B1_10_BB_GAIN_SET(x)                               (((0 | (x)) << PHY_BB_CL_TAB_B1_10_BB_GAIN_LSB) & PHY_BB_CL_TAB_B1_10_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B1_10_BB_GAIN_RESET                                0
#define PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_I_MSB                         26
#define PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_I_LSB                         16
#define PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_I_MASK                        0x07ff0000
#define PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_I_GET(x)                      (((x) & PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_I_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_I_RESET                       0
#define PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_Q_MSB                         15
#define PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_Q_LSB                         5
#define PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_Q_MASK                        0x0000ffe0
#define PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_Q_GET(x)                      (((x) & PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_Q_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B1_10_CARR_LK_DC_ADD_Q_RESET                       0
#define PHY_BB_CL_TAB_B1_10_CL_GAIN_MOD_MSB                              4
#define PHY_BB_CL_TAB_B1_10_CL_GAIN_MOD_LSB                              0
#define PHY_BB_CL_TAB_B1_10_CL_GAIN_MOD_MASK                             0x0000001f
#define PHY_BB_CL_TAB_B1_10_CL_GAIN_MOD_GET(x)                           (((x) & PHY_BB_CL_TAB_B1_10_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B1_10_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B1_10_CL_GAIN_MOD_SET(x)                           (((0 | (x)) << PHY_BB_CL_TAB_B1_10_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B1_10_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B1_10_CL_GAIN_MOD_RESET                            0
#define PHY_BB_CL_TAB_B1_10_ADDRESS                                      0xb328
#define PHY_BB_CL_TAB_B1_10_HW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B1_10_SW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B1_10_HW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B1_10_SW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B1_10_RSTMASK                                      0x80000000
#define PHY_BB_CL_TAB_B1_10_RESET                                        0x00000000

// 0xb32c (BB_CL_TAB_B1_11)
#define PHY_BB_CL_TAB_B1_11_BB_GAIN_MSB                                  30
#define PHY_BB_CL_TAB_B1_11_BB_GAIN_LSB                                  27
#define PHY_BB_CL_TAB_B1_11_BB_GAIN_MASK                                 0x78000000
#define PHY_BB_CL_TAB_B1_11_BB_GAIN_GET(x)                               (((x) & PHY_BB_CL_TAB_B1_11_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B1_11_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B1_11_BB_GAIN_SET(x)                               (((0 | (x)) << PHY_BB_CL_TAB_B1_11_BB_GAIN_LSB) & PHY_BB_CL_TAB_B1_11_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B1_11_BB_GAIN_RESET                                0
#define PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_I_MSB                         26
#define PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_I_LSB                         16
#define PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_I_MASK                        0x07ff0000
#define PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_I_GET(x)                      (((x) & PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_I_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_I_RESET                       0
#define PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_Q_MSB                         15
#define PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_Q_LSB                         5
#define PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_Q_MASK                        0x0000ffe0
#define PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_Q_GET(x)                      (((x) & PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_Q_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B1_11_CARR_LK_DC_ADD_Q_RESET                       0
#define PHY_BB_CL_TAB_B1_11_CL_GAIN_MOD_MSB                              4
#define PHY_BB_CL_TAB_B1_11_CL_GAIN_MOD_LSB                              0
#define PHY_BB_CL_TAB_B1_11_CL_GAIN_MOD_MASK                             0x0000001f
#define PHY_BB_CL_TAB_B1_11_CL_GAIN_MOD_GET(x)                           (((x) & PHY_BB_CL_TAB_B1_11_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B1_11_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B1_11_CL_GAIN_MOD_SET(x)                           (((0 | (x)) << PHY_BB_CL_TAB_B1_11_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B1_11_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B1_11_CL_GAIN_MOD_RESET                            0
#define PHY_BB_CL_TAB_B1_11_ADDRESS                                      0xb32c
#define PHY_BB_CL_TAB_B1_11_HW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B1_11_SW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B1_11_HW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B1_11_SW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B1_11_RSTMASK                                      0x80000000
#define PHY_BB_CL_TAB_B1_11_RESET                                        0x00000000

// 0xb330 (BB_CL_TAB_B1_12)
#define PHY_BB_CL_TAB_B1_12_BB_GAIN_MSB                                  30
#define PHY_BB_CL_TAB_B1_12_BB_GAIN_LSB                                  27
#define PHY_BB_CL_TAB_B1_12_BB_GAIN_MASK                                 0x78000000
#define PHY_BB_CL_TAB_B1_12_BB_GAIN_GET(x)                               (((x) & PHY_BB_CL_TAB_B1_12_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B1_12_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B1_12_BB_GAIN_SET(x)                               (((0 | (x)) << PHY_BB_CL_TAB_B1_12_BB_GAIN_LSB) & PHY_BB_CL_TAB_B1_12_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B1_12_BB_GAIN_RESET                                0
#define PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_I_MSB                         26
#define PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_I_LSB                         16
#define PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_I_MASK                        0x07ff0000
#define PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_I_GET(x)                      (((x) & PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_I_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_I_RESET                       0
#define PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_Q_MSB                         15
#define PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_Q_LSB                         5
#define PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_Q_MASK                        0x0000ffe0
#define PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_Q_GET(x)                      (((x) & PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_Q_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B1_12_CARR_LK_DC_ADD_Q_RESET                       0
#define PHY_BB_CL_TAB_B1_12_CL_GAIN_MOD_MSB                              4
#define PHY_BB_CL_TAB_B1_12_CL_GAIN_MOD_LSB                              0
#define PHY_BB_CL_TAB_B1_12_CL_GAIN_MOD_MASK                             0x0000001f
#define PHY_BB_CL_TAB_B1_12_CL_GAIN_MOD_GET(x)                           (((x) & PHY_BB_CL_TAB_B1_12_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B1_12_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B1_12_CL_GAIN_MOD_SET(x)                           (((0 | (x)) << PHY_BB_CL_TAB_B1_12_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B1_12_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B1_12_CL_GAIN_MOD_RESET                            0
#define PHY_BB_CL_TAB_B1_12_ADDRESS                                      0xb330
#define PHY_BB_CL_TAB_B1_12_HW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B1_12_SW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B1_12_HW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B1_12_SW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B1_12_RSTMASK                                      0x80000000
#define PHY_BB_CL_TAB_B1_12_RESET                                        0x00000000

// 0xb334 (BB_CL_TAB_B1_13)
#define PHY_BB_CL_TAB_B1_13_BB_GAIN_MSB                                  30
#define PHY_BB_CL_TAB_B1_13_BB_GAIN_LSB                                  27
#define PHY_BB_CL_TAB_B1_13_BB_GAIN_MASK                                 0x78000000
#define PHY_BB_CL_TAB_B1_13_BB_GAIN_GET(x)                               (((x) & PHY_BB_CL_TAB_B1_13_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B1_13_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B1_13_BB_GAIN_SET(x)                               (((0 | (x)) << PHY_BB_CL_TAB_B1_13_BB_GAIN_LSB) & PHY_BB_CL_TAB_B1_13_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B1_13_BB_GAIN_RESET                                0
#define PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_I_MSB                         26
#define PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_I_LSB                         16
#define PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_I_MASK                        0x07ff0000
#define PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_I_GET(x)                      (((x) & PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_I_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_I_RESET                       0
#define PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_Q_MSB                         15
#define PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_Q_LSB                         5
#define PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_Q_MASK                        0x0000ffe0
#define PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_Q_GET(x)                      (((x) & PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_Q_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B1_13_CARR_LK_DC_ADD_Q_RESET                       0
#define PHY_BB_CL_TAB_B1_13_CL_GAIN_MOD_MSB                              4
#define PHY_BB_CL_TAB_B1_13_CL_GAIN_MOD_LSB                              0
#define PHY_BB_CL_TAB_B1_13_CL_GAIN_MOD_MASK                             0x0000001f
#define PHY_BB_CL_TAB_B1_13_CL_GAIN_MOD_GET(x)                           (((x) & PHY_BB_CL_TAB_B1_13_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B1_13_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B1_13_CL_GAIN_MOD_SET(x)                           (((0 | (x)) << PHY_BB_CL_TAB_B1_13_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B1_13_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B1_13_CL_GAIN_MOD_RESET                            0
#define PHY_BB_CL_TAB_B1_13_ADDRESS                                      0xb334
#define PHY_BB_CL_TAB_B1_13_HW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B1_13_SW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B1_13_HW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B1_13_SW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B1_13_RSTMASK                                      0x80000000
#define PHY_BB_CL_TAB_B1_13_RESET                                        0x00000000

// 0xb338 (BB_CL_TAB_B1_14)
#define PHY_BB_CL_TAB_B1_14_BB_GAIN_MSB                                  30
#define PHY_BB_CL_TAB_B1_14_BB_GAIN_LSB                                  27
#define PHY_BB_CL_TAB_B1_14_BB_GAIN_MASK                                 0x78000000
#define PHY_BB_CL_TAB_B1_14_BB_GAIN_GET(x)                               (((x) & PHY_BB_CL_TAB_B1_14_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B1_14_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B1_14_BB_GAIN_SET(x)                               (((0 | (x)) << PHY_BB_CL_TAB_B1_14_BB_GAIN_LSB) & PHY_BB_CL_TAB_B1_14_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B1_14_BB_GAIN_RESET                                0
#define PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_I_MSB                         26
#define PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_I_LSB                         16
#define PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_I_MASK                        0x07ff0000
#define PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_I_GET(x)                      (((x) & PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_I_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_I_RESET                       0
#define PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_Q_MSB                         15
#define PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_Q_LSB                         5
#define PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_Q_MASK                        0x0000ffe0
#define PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_Q_GET(x)                      (((x) & PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_Q_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B1_14_CARR_LK_DC_ADD_Q_RESET                       0
#define PHY_BB_CL_TAB_B1_14_CL_GAIN_MOD_MSB                              4
#define PHY_BB_CL_TAB_B1_14_CL_GAIN_MOD_LSB                              0
#define PHY_BB_CL_TAB_B1_14_CL_GAIN_MOD_MASK                             0x0000001f
#define PHY_BB_CL_TAB_B1_14_CL_GAIN_MOD_GET(x)                           (((x) & PHY_BB_CL_TAB_B1_14_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B1_14_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B1_14_CL_GAIN_MOD_SET(x)                           (((0 | (x)) << PHY_BB_CL_TAB_B1_14_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B1_14_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B1_14_CL_GAIN_MOD_RESET                            0
#define PHY_BB_CL_TAB_B1_14_ADDRESS                                      0xb338
#define PHY_BB_CL_TAB_B1_14_HW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B1_14_SW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B1_14_HW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B1_14_SW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B1_14_RSTMASK                                      0x80000000
#define PHY_BB_CL_TAB_B1_14_RESET                                        0x00000000

// 0xb33c (BB_CL_TAB_B1_15)
#define PHY_BB_CL_TAB_B1_15_BB_GAIN_MSB                                  30
#define PHY_BB_CL_TAB_B1_15_BB_GAIN_LSB                                  27
#define PHY_BB_CL_TAB_B1_15_BB_GAIN_MASK                                 0x78000000
#define PHY_BB_CL_TAB_B1_15_BB_GAIN_GET(x)                               (((x) & PHY_BB_CL_TAB_B1_15_BB_GAIN_MASK) >> PHY_BB_CL_TAB_B1_15_BB_GAIN_LSB)
#define PHY_BB_CL_TAB_B1_15_BB_GAIN_SET(x)                               (((0 | (x)) << PHY_BB_CL_TAB_B1_15_BB_GAIN_LSB) & PHY_BB_CL_TAB_B1_15_BB_GAIN_MASK)
#define PHY_BB_CL_TAB_B1_15_BB_GAIN_RESET                                0
#define PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_I_MSB                         26
#define PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_I_LSB                         16
#define PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_I_MASK                        0x07ff0000
#define PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_I_GET(x)                      (((x) & PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_I_MASK) >> PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_I_LSB)
#define PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_I_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_I_LSB) & PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_I_MASK)
#define PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_I_RESET                       0
#define PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_Q_MSB                         15
#define PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_Q_LSB                         5
#define PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_Q_MASK                        0x0000ffe0
#define PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_Q_GET(x)                      (((x) & PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_Q_MASK) >> PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_Q_LSB)
#define PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_Q_SET(x)                      (((0 | (x)) << PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_Q_LSB) & PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_Q_MASK)
#define PHY_BB_CL_TAB_B1_15_CARR_LK_DC_ADD_Q_RESET                       0
#define PHY_BB_CL_TAB_B1_15_CL_GAIN_MOD_MSB                              4
#define PHY_BB_CL_TAB_B1_15_CL_GAIN_MOD_LSB                              0
#define PHY_BB_CL_TAB_B1_15_CL_GAIN_MOD_MASK                             0x0000001f
#define PHY_BB_CL_TAB_B1_15_CL_GAIN_MOD_GET(x)                           (((x) & PHY_BB_CL_TAB_B1_15_CL_GAIN_MOD_MASK) >> PHY_BB_CL_TAB_B1_15_CL_GAIN_MOD_LSB)
#define PHY_BB_CL_TAB_B1_15_CL_GAIN_MOD_SET(x)                           (((0 | (x)) << PHY_BB_CL_TAB_B1_15_CL_GAIN_MOD_LSB) & PHY_BB_CL_TAB_B1_15_CL_GAIN_MOD_MASK)
#define PHY_BB_CL_TAB_B1_15_CL_GAIN_MOD_RESET                            0
#define PHY_BB_CL_TAB_B1_15_ADDRESS                                      0xb33c
#define PHY_BB_CL_TAB_B1_15_HW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B1_15_SW_MASK                                      0x7fffffff
#define PHY_BB_CL_TAB_B1_15_HW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B1_15_SW_WRITE_MASK                                0x7fffffff
#define PHY_BB_CL_TAB_B1_15_RSTMASK                                      0x80000000
#define PHY_BB_CL_TAB_B1_15_RESET                                        0x00000000

// 0xb380 (BB_CHAN_INFO_GAIN_B1)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_MSB              24
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_LSB              24
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_MASK             0x01000000
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_GET(x)           (((x) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_MASK) >> PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_SET(x)           (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_LSB) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN2_SW_1_RESET            0
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_MSB              23
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_LSB              23
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_MASK             0x00800000
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_GET(x)           (((x) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_MASK) >> PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_SET(x)           (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_LSB) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_XATTEN1_SW_1_RESET            0
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_MSB                 22
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_LSB                 16
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_MASK                0x007f0000
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_GET(x)              (((x) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_MASK) >> PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_SET(x)              (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_LSB) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_MB_GAIN_1_RESET               0
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_MSB                 15
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_LSB                 8
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_MASK                0x0000ff00
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_GET(x)              (((x) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_MASK) >> PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_SET(x)              (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_LSB) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RF_GAIN_1_RESET               0
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_MSB                    7
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_LSB                    0
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_MASK                   0x000000ff
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_GET(x)                 (((x) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_MASK) >> PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_LSB)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_SET(x)                 (((0 | (x)) << PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_LSB) & PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_MASK)
#define PHY_BB_CHAN_INFO_GAIN_B1_CHAN_INFO_RSSI_1_RESET                  0
#define PHY_BB_CHAN_INFO_GAIN_B1_ADDRESS                                 0xb380
#define PHY_BB_CHAN_INFO_GAIN_B1_HW_MASK                                 0x01ffffff
#define PHY_BB_CHAN_INFO_GAIN_B1_SW_MASK                                 0x01ffffff
#define PHY_BB_CHAN_INFO_GAIN_B1_HW_WRITE_MASK                           0x01ffffff
#define PHY_BB_CHAN_INFO_GAIN_B1_SW_WRITE_MASK                           0x00000000
#define PHY_BB_CHAN_INFO_GAIN_B1_RSTMASK                                 0xfe000000
#define PHY_BB_CHAN_INFO_GAIN_B1_RESET                                   0x00000000

// 0xb404 (BB_TPC_4_B1)
#define PHY_BB_TPC_4_B1_RATE_SENT_1_MSB                                  24
#define PHY_BB_TPC_4_B1_RATE_SENT_1_LSB                                  20
#define PHY_BB_TPC_4_B1_RATE_SENT_1_MASK                                 0x01f00000
#define PHY_BB_TPC_4_B1_RATE_SENT_1_GET(x)                               (((x) & PHY_BB_TPC_4_B1_RATE_SENT_1_MASK) >> PHY_BB_TPC_4_B1_RATE_SENT_1_LSB)
#define PHY_BB_TPC_4_B1_RATE_SENT_1_SET(x)                               (((0 | (x)) << PHY_BB_TPC_4_B1_RATE_SENT_1_LSB) & PHY_BB_TPC_4_B1_RATE_SENT_1_MASK)
#define PHY_BB_TPC_4_B1_RATE_SENT_1_RESET                                0
#define PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_MSB                            19
#define PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_LSB                            14
#define PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_MASK                           0x000fc000
#define PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_GET(x)                         (((x) & PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_MASK) >> PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_LSB)
#define PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_SET(x)                         (((0 | (x)) << PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_LSB) & PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_MASK)
#define PHY_BB_TPC_4_B1_TX_GAIN_SETTING_1_RESET                          0
#define PHY_BB_TPC_4_B1_DAC_GAIN_1_MSB                                   13
#define PHY_BB_TPC_4_B1_DAC_GAIN_1_LSB                                   9
#define PHY_BB_TPC_4_B1_DAC_GAIN_1_MASK                                  0x00003e00
#define PHY_BB_TPC_4_B1_DAC_GAIN_1_GET(x)                                (((x) & PHY_BB_TPC_4_B1_DAC_GAIN_1_MASK) >> PHY_BB_TPC_4_B1_DAC_GAIN_1_LSB)
#define PHY_BB_TPC_4_B1_DAC_GAIN_1_SET(x)                                (((0 | (x)) << PHY_BB_TPC_4_B1_DAC_GAIN_1_LSB) & PHY_BB_TPC_4_B1_DAC_GAIN_1_MASK)
#define PHY_BB_TPC_4_B1_DAC_GAIN_1_RESET                                 0
#define PHY_BB_TPC_4_B1_PD_AVG_OUT_1_MSB                                 8
#define PHY_BB_TPC_4_B1_PD_AVG_OUT_1_LSB                                 1
#define PHY_BB_TPC_4_B1_PD_AVG_OUT_1_MASK                                0x000001fe
#define PHY_BB_TPC_4_B1_PD_AVG_OUT_1_GET(x)                              (((x) & PHY_BB_TPC_4_B1_PD_AVG_OUT_1_MASK) >> PHY_BB_TPC_4_B1_PD_AVG_OUT_1_LSB)
#define PHY_BB_TPC_4_B1_PD_AVG_OUT_1_SET(x)                              (((0 | (x)) << PHY_BB_TPC_4_B1_PD_AVG_OUT_1_LSB) & PHY_BB_TPC_4_B1_PD_AVG_OUT_1_MASK)
#define PHY_BB_TPC_4_B1_PD_AVG_OUT_1_RESET                               0
#define PHY_BB_TPC_4_B1_PD_AVG_VALID_1_MSB                               0
#define PHY_BB_TPC_4_B1_PD_AVG_VALID_1_LSB                               0
#define PHY_BB_TPC_4_B1_PD_AVG_VALID_1_MASK                              0x00000001
#define PHY_BB_TPC_4_B1_PD_AVG_VALID_1_GET(x)                            (((x) & PHY_BB_TPC_4_B1_PD_AVG_VALID_1_MASK) >> PHY_BB_TPC_4_B1_PD_AVG_VALID_1_LSB)
#define PHY_BB_TPC_4_B1_PD_AVG_VALID_1_SET(x)                            (((0 | (x)) << PHY_BB_TPC_4_B1_PD_AVG_VALID_1_LSB) & PHY_BB_TPC_4_B1_PD_AVG_VALID_1_MASK)
#define PHY_BB_TPC_4_B1_PD_AVG_VALID_1_RESET                             0
#define PHY_BB_TPC_4_B1_ADDRESS                                          0xb404
#define PHY_BB_TPC_4_B1_HW_MASK                                          0x01ffffff
#define PHY_BB_TPC_4_B1_SW_MASK                                          0x01ffffff
#define PHY_BB_TPC_4_B1_HW_WRITE_MASK                                    0x01ffffff
#define PHY_BB_TPC_4_B1_SW_WRITE_MASK                                    0x00000000
#define PHY_BB_TPC_4_B1_RSTMASK                                          0xfe0001ff
#define PHY_BB_TPC_4_B1_RESET                                            0x00000000

// 0xb420 (BB_TPC_11_B1)
#define PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_MSB                             26
#define PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_LSB                             24
#define PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_MASK                            0x07000000
#define PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_GET(x)                          (((x) & PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_MASK) >> PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_LSB)
#define PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_SET(x)                          (((0 | (x)) << PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_LSB) & PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_MASK)
#define PHY_BB_TPC_11_B1_FORCED_PA_CFG_1_RESET                           0
#define PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_MSB                           23
#define PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_LSB                           16
#define PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_MASK                          0x00ff0000
#define PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_GET(x)                        (((x) & PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_MASK) >> PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_LSB)
#define PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_SET(x)                        (((0 | (x)) << PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_LSB) & PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_MASK)
#define PHY_BB_TPC_11_B1_FORCED_DAC_GAIN_1_RESET                         0
#define PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_MSB                         14
#define PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_LSB                         10
#define PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_MASK                        0x00007c00
#define PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_GET(x)                      (((x) & PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_MASK) >> PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_LSB)
#define PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_SET(x)                      (((0 | (x)) << PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_LSB) & PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_MASK)
#define PHY_BB_TPC_11_B1_FORCED_TXGAIN_IDX_1_RESET                       0
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_MSB                   9
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_LSB                   8
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_MASK                  0x00000300
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_GET(x)                (((x) & PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_MASK) >> PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_LSB)
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_SET(x)                (((0 | (x)) << PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_LSB) & PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_MASK)
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB_EXT_RESET                 0
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_MSB                           7
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB                           0
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_MASK                          0x000000ff
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_GET(x)                        (((x) & PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_MASK) >> PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB)
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_SET(x)                        (((0 | (x)) << PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_LSB) & PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_MASK)
#define PHY_BB_TPC_11_B1_OLPC_GAIN_DELTA_1_RESET                         0
#define PHY_BB_TPC_11_B1_ADDRESS                                         0xb420
#define PHY_BB_TPC_11_B1_HW_MASK                                         0x07ff7fff
#define PHY_BB_TPC_11_B1_SW_MASK                                         0x07ff7fff
#define PHY_BB_TPC_11_B1_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_TPC_11_B1_SW_WRITE_MASK                                   0x07ff7fff
#define PHY_BB_TPC_11_B1_RSTMASK                                         0xffffffff
#define PHY_BB_TPC_11_B1_RESET                                           0x00000000

// 0xb424 (BB_TPC_12_B1)
#define PHY_BB_TPC_12_B1_PDADC_BIAS_1_MSB                                8
#define PHY_BB_TPC_12_B1_PDADC_BIAS_1_LSB                                0
#define PHY_BB_TPC_12_B1_PDADC_BIAS_1_MASK                               0x000001ff
#define PHY_BB_TPC_12_B1_PDADC_BIAS_1_GET(x)                             (((x) & PHY_BB_TPC_12_B1_PDADC_BIAS_1_MASK) >> PHY_BB_TPC_12_B1_PDADC_BIAS_1_LSB)
#define PHY_BB_TPC_12_B1_PDADC_BIAS_1_SET(x)                             (((0 | (x)) << PHY_BB_TPC_12_B1_PDADC_BIAS_1_LSB) & PHY_BB_TPC_12_B1_PDADC_BIAS_1_MASK)
#define PHY_BB_TPC_12_B1_PDADC_BIAS_1_RESET                              0
#define PHY_BB_TPC_12_B1_ADDRESS                                         0xb424
#define PHY_BB_TPC_12_B1_HW_MASK                                         0x000001ff
#define PHY_BB_TPC_12_B1_SW_MASK                                         0x000001ff
#define PHY_BB_TPC_12_B1_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_TPC_12_B1_SW_WRITE_MASK                                   0x000001ff
#define PHY_BB_TPC_12_B1_RSTMASK                                         0xffffffff
#define PHY_BB_TPC_12_B1_RESET                                           0x00000000

// 0xb440 (BB_TPC_19_B1)
#define PHY_BB_TPC_19_B1_ALPHA_VOLT_1_MSB                                14
#define PHY_BB_TPC_19_B1_ALPHA_VOLT_1_LSB                                8
#define PHY_BB_TPC_19_B1_ALPHA_VOLT_1_MASK                               0x00007f00
#define PHY_BB_TPC_19_B1_ALPHA_VOLT_1_GET(x)                             (((x) & PHY_BB_TPC_19_B1_ALPHA_VOLT_1_MASK) >> PHY_BB_TPC_19_B1_ALPHA_VOLT_1_LSB)
#define PHY_BB_TPC_19_B1_ALPHA_VOLT_1_SET(x)                             (((0 | (x)) << PHY_BB_TPC_19_B1_ALPHA_VOLT_1_LSB) & PHY_BB_TPC_19_B1_ALPHA_VOLT_1_MASK)
#define PHY_BB_TPC_19_B1_ALPHA_VOLT_1_RESET                              0
#define PHY_BB_TPC_19_B1_ALPHA_THERM_1_MSB                               7
#define PHY_BB_TPC_19_B1_ALPHA_THERM_1_LSB                               0
#define PHY_BB_TPC_19_B1_ALPHA_THERM_1_MASK                              0x000000ff
#define PHY_BB_TPC_19_B1_ALPHA_THERM_1_GET(x)                            (((x) & PHY_BB_TPC_19_B1_ALPHA_THERM_1_MASK) >> PHY_BB_TPC_19_B1_ALPHA_THERM_1_LSB)
#define PHY_BB_TPC_19_B1_ALPHA_THERM_1_SET(x)                            (((0 | (x)) << PHY_BB_TPC_19_B1_ALPHA_THERM_1_LSB) & PHY_BB_TPC_19_B1_ALPHA_THERM_1_MASK)
#define PHY_BB_TPC_19_B1_ALPHA_THERM_1_RESET                             0
#define PHY_BB_TPC_19_B1_ADDRESS                                         0xb440
#define PHY_BB_TPC_19_B1_HW_MASK                                         0x00007fff
#define PHY_BB_TPC_19_B1_SW_MASK                                         0x00007fff
#define PHY_BB_TPC_19_B1_HW_WRITE_MASK                                   0x00000000
#define PHY_BB_TPC_19_B1_SW_WRITE_MASK                                   0x00007fff
#define PHY_BB_TPC_19_B1_RSTMASK                                         0xffffffff
#define PHY_BB_TPC_19_B1_RESET                                           0x00000000

// 0xb45c (BB_TPC_STAT_0_B1)
#define PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_MSB                         15
#define PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_LSB                         8
#define PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_MASK                        0x0000ff00
#define PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_GET(x)                      (((x) & PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_MASK) >> PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_LSB)
#define PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_SET(x)                      (((0 | (x)) << PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_LSB) & PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_MASK)
#define PHY_BB_TPC_STAT_0_B1_PDACC_AVG_OUT_1_RESET                       0
#define PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_MSB                          7
#define PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_LSB                          0
#define PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_MASK                         0x000000ff
#define PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_GET(x)                       (((x) & PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_MASK) >> PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_LSB)
#define PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_SET(x)                       (((0 | (x)) << PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_LSB) & PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_MASK)
#define PHY_BB_TPC_STAT_0_B1_MEAS_PWR_OUT_1_RESET                        0
#define PHY_BB_TPC_STAT_0_B1_ADDRESS                                     0xb45c
#define PHY_BB_TPC_STAT_0_B1_HW_MASK                                     0x0000ffff
#define PHY_BB_TPC_STAT_0_B1_SW_MASK                                     0x0000ffff
#define PHY_BB_TPC_STAT_0_B1_HW_WRITE_MASK                               0x0000ffff
#define PHY_BB_TPC_STAT_0_B1_SW_WRITE_MASK                               0x00000000
#define PHY_BB_TPC_STAT_0_B1_RSTMASK                                     0xffff0000
#define PHY_BB_TPC_STAT_0_B1_RESET                                       0x00000000

// 0xb460 (BB_TPC_STAT_1_B1)
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_MSB                         23
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_LSB                         16
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_MASK                        0x00ff0000
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_GET(x)                      (((x) & PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_MASK) >> PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_LSB)
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_SET(x)                      (((0 | (x)) << PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_LSB) & PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_MASK)
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_MID_1_RESET                       0
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_MSB                        15
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_LSB                        8
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_MASK                       0x0000ff00
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_GET(x)                     (((x) & PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_MASK) >> PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_LSB)
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_SET(x)                     (((0 | (x)) << PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_LSB) & PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_MASK)
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_HIGH_1_RESET                      0
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_MSB                         7
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_LSB                         0
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_MASK                        0x000000ff
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_GET(x)                      (((x) & PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_MASK) >> PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_LSB)
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_SET(x)                      (((0 | (x)) << PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_LSB) & PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_MASK)
#define PHY_BB_TPC_STAT_1_B1_GAIN_MISS_LOW_1_RESET                       0
#define PHY_BB_TPC_STAT_1_B1_ADDRESS                                     0xb460
#define PHY_BB_TPC_STAT_1_B1_HW_MASK                                     0x00ffffff
#define PHY_BB_TPC_STAT_1_B1_SW_MASK                                     0x00ffffff
#define PHY_BB_TPC_STAT_1_B1_HW_WRITE_MASK                               0x00000000
#define PHY_BB_TPC_STAT_1_B1_SW_WRITE_MASK                               0x00ffffff
#define PHY_BB_TPC_STAT_1_B1_RSTMASK                                     0xffffffff
#define PHY_BB_TPC_STAT_1_B1_RESET                                       0x00000000

// 0xb584 (BB_RRT_TABLE_SW_INTF_B1)
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_MSB       5
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_LSB       5
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_MASK      0x00000020
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_GET(x)    (((x) & PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_SET(x)    (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_LSB) & PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_OFFSET_1_RESET     0
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_MSB              4
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_LSB              2
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_MASK             0x0000001c
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_GET(x)           (((x) & PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_SET(x)           (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_LSB) & PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ADDR_1_RESET            0
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_MSB             1
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_LSB             1
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_MASK            0x00000002
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_GET(x)          (((x) & PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_SET(x)          (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_LSB) & PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_WRITE_1_RESET           0
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_MSB            0
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_LSB            0
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_MASK           0x00000001
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_GET(x)         (((x) & PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_SET(x)         (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_LSB) & PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_RRT_TABLE_ACCESS_1_RESET          0
#define PHY_BB_RRT_TABLE_SW_INTF_B1_ADDRESS                              0xb584
#define PHY_BB_RRT_TABLE_SW_INTF_B1_HW_MASK                              0x0000003f
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_MASK                              0x0000003f
#define PHY_BB_RRT_TABLE_SW_INTF_B1_HW_WRITE_MASK                        0x00000000
#define PHY_BB_RRT_TABLE_SW_INTF_B1_SW_WRITE_MASK                        0x0000003f
#define PHY_BB_RRT_TABLE_SW_INTF_B1_RSTMASK                              0xffffffc3
#define PHY_BB_RRT_TABLE_SW_INTF_B1_RESET                                0x00000000

// 0xb588 (BB_RRT_TABLE_SW_INTF_1_B1)
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_MSB            31
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_LSB            0
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_MASK           0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_GET(x)         (((x) & PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_MASK) >> PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_LSB)
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_SET(x)         (((0 | (x)) << PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_LSB) & PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_MASK)
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_RRT_TABLE_DATA_1_RESET          0
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_ADDRESS                            0xb588
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_HW_MASK                            0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_MASK                            0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_HW_WRITE_MASK                      0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_SW_WRITE_MASK                      0xffffffff
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_RSTMASK                            0x00000000
#define PHY_BB_RRT_TABLE_SW_INTF_1_B1_RESET                              0x00000000

// 0xb68c (BB_TXIQCAL_STATUS_B1)
#define PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_MSB                    23
#define PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_LSB                    18
#define PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_MASK                   0x00fc0000
#define PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_GET(x)                 (((x) & PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_MASK) >> PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_LSB)
#define PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_SET(x)                 (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_LSB) & PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_MASK)
#define PHY_BB_TXIQCAL_STATUS_B1_LAST_MEAS_ADDR_1_RESET                  0
#define PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_MSB                      17
#define PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_LSB                      12
#define PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_MASK                     0x0003f000
#define PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_GET(x)                   (((x) & PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_MASK) >> PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_LSB)
#define PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_SET(x)                   (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_LSB) & PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_MASK)
#define PHY_BB_TXIQCAL_STATUS_B1_RX_GAIN_USED_1_RESET                    0
#define PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_MSB                    11
#define PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_LSB                    6
#define PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_MASK                   0x00000fc0
#define PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_GET(x)                 (((x) & PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_MASK) >> PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_LSB)
#define PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_SET(x)                 (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_LSB) & PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_MASK)
#define PHY_BB_TXIQCAL_STATUS_B1_TONE_GAIN_USED_1_RESET                  0
#define PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_MSB                  5
#define PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_LSB                  1
#define PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_MASK                 0x0000003e
#define PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_GET(x)               (((x) & PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_MASK) >> PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_LSB)
#define PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_SET(x)               (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_LSB) & PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_MASK)
#define PHY_BB_TXIQCAL_STATUS_B1_CALIBRATED_GAINS_1_RESET                0
#define PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_MSB                    0
#define PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_LSB                    0
#define PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_MASK                   0x00000001
#define PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_GET(x)                 (((x) & PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_MASK) >> PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_LSB)
#define PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_SET(x)                 (((0 | (x)) << PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_LSB) & PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_MASK)
#define PHY_BB_TXIQCAL_STATUS_B1_TXIQCAL_FAILED_1_RESET                  0
#define PHY_BB_TXIQCAL_STATUS_B1_ADDRESS                                 0xb68c
#define PHY_BB_TXIQCAL_STATUS_B1_HW_MASK                                 0x00ffffff
#define PHY_BB_TXIQCAL_STATUS_B1_SW_MASK                                 0x00ffffff
#define PHY_BB_TXIQCAL_STATUS_B1_HW_WRITE_MASK                           0x00ffffff
#define PHY_BB_TXIQCAL_STATUS_B1_SW_WRITE_MASK                           0x00000000
#define PHY_BB_TXIQCAL_STATUS_B1_RSTMASK                                 0xff000000
#define PHY_BB_TXIQCAL_STATUS_B1_RESET                                   0x00000000

// 0xb6ac (BB_RXIQCAL_STATUS_B1)
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_MSB            16
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_LSB            11
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_MASK           0x0001f800
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_GET(x)         (((x) & PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_MASK) >> PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_LSB)
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_SET(x)         (((0 | (x)) << PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_LSB) & PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_MASK)
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_LAST_MEAS_ADDR_1_RESET          0
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_MSB           10
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_LSB           6
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_MASK          0x000007c0
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_GET(x)        (((x) & PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_MASK) >> PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_LSB)
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_SET(x)        (((0 | (x)) << PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_LSB) & PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_MASK)
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_TXGAIN_IDX_USED_1_RESET         0
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_MSB          5
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_LSB          1
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_MASK         0x0000003e
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_GET(x)       (((x) & PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_MASK) >> PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_LSB)
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_SET(x)       (((0 | (x)) << PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_LSB) & PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_MASK)
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_CALIBRATED_GAINS_1_RESET        0
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_MSB                    0
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_LSB                    0
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_MASK                   0x00000001
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_GET(x)                 (((x) & PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_MASK) >> PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_LSB)
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_SET(x)                 (((0 | (x)) << PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_LSB) & PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_MASK)
#define PHY_BB_RXIQCAL_STATUS_B1_RXIQCAL_FAILED_1_RESET                  0
#define PHY_BB_RXIQCAL_STATUS_B1_ADDRESS                                 0xb6ac
#define PHY_BB_RXIQCAL_STATUS_B1_HW_MASK                                 0x0001ffff
#define PHY_BB_RXIQCAL_STATUS_B1_SW_MASK                                 0x0001ffff
#define PHY_BB_RXIQCAL_STATUS_B1_HW_WRITE_MASK                           0x0001ffff
#define PHY_BB_RXIQCAL_STATUS_B1_SW_WRITE_MASK                           0x00000000
#define PHY_BB_RXIQCAL_STATUS_B1_RSTMASK                                 0xfffe0000
#define PHY_BB_RXIQCAL_STATUS_B1_RESET                                   0x00000000

// 0xb7f0 (BB_TABLES_INTF_ADDR_B1)
#define PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_MSB                  31
#define PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_LSB                  31
#define PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_MASK                 0x80000000
#define PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_GET(x)               (((x) & PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_MASK) >> PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_LSB)
#define PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_SET(x)               (((0 | (x)) << PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_LSB) & PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_MASK)
#define PHY_BB_TABLES_INTF_ADDR_B1_ADDR_AUTO_INCR_1_RESET                0
#define PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_MSB                     17
#define PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_LSB                     2
#define PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_MASK                    0x0003fffc
#define PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_GET(x)                  (((x) & PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_MASK) >> PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_LSB)
#define PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_SET(x)                  (((0 | (x)) << PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_LSB) & PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_MASK)
#define PHY_BB_TABLES_INTF_ADDR_B1_TABLES_ADDR_1_RESET                   0
#define PHY_BB_TABLES_INTF_ADDR_B1_ADDRESS                               0xb7f0
#define PHY_BB_TABLES_INTF_ADDR_B1_HW_MASK                               0x8003fffc
#define PHY_BB_TABLES_INTF_ADDR_B1_SW_MASK                               0x8003fffc
#define PHY_BB_TABLES_INTF_ADDR_B1_HW_WRITE_MASK                         0x00000000
#define PHY_BB_TABLES_INTF_ADDR_B1_SW_WRITE_MASK                         0x8003fffc
#define PHY_BB_TABLES_INTF_ADDR_B1_RSTMASK                               0xffffffff
#define PHY_BB_TABLES_INTF_ADDR_B1_RESET                                 0x00000000

// 0xb7f4 (BB_TABLES_INTF_DATA_B1)
#define PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_MSB                     31
#define PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_LSB                     0
#define PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_MASK                    0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_GET(x)                  (((x) & PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_MASK) >> PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_LSB)
#define PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_SET(x)                  (((0 | (x)) << PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_LSB) & PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_MASK)
#define PHY_BB_TABLES_INTF_DATA_B1_TABLES_DATA_1_RESET                   0
#define PHY_BB_TABLES_INTF_DATA_B1_ADDRESS                               0xb7f4
#define PHY_BB_TABLES_INTF_DATA_B1_HW_MASK                               0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B1_SW_MASK                               0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B1_HW_WRITE_MASK                         0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B1_SW_WRITE_MASK                         0xffffffff
#define PHY_BB_TABLES_INTF_DATA_B1_RSTMASK                               0x00000000
#define PHY_BB_TABLES_INTF_DATA_B1_RESET                                 0x00000000

// Skip c800 (BB_DUMMY1_0)
// Skip c804 (BB_DUMMY1_1)
// Skip c808 (BB_DUMMY1_2)
// Skip c80c (BB_DUMMY1_3)
// Skip c810 (BB_DUMMY1_4)
// Skip c814 (BB_DUMMY1_5)
// Skip c818 (BB_DUMMY1_6)
// Skip c81c (BB_DUMMY1_7)
// Skip c820 (BB_DUMMY1_8)
// Skip c824 (BB_DUMMY1_9)
// Skip c828 (BB_DUMMY1_10)
// Skip c82c (BB_DUMMY1_11)
// Skip c830 (BB_DUMMY1_12)
// Skip c834 (BB_DUMMY1_13)
// Skip c838 (BB_DUMMY1_14)
// Skip c83c (BB_DUMMY1_15)
// Skip c840 (BB_DUMMY1_16)
// Skip c844 (BB_DUMMY1_17)
// Skip c848 (BB_DUMMY1_18)
// Skip c84c (BB_DUMMY1_19)
// Skip c850 (BB_DUMMY1_20)
// Skip c854 (BB_DUMMY1_21)
// Skip c858 (BB_DUMMY1_22)
// Skip c85c (BB_DUMMY1_23)
// Skip c860 (BB_DUMMY1_24)
// Skip c864 (BB_DUMMY1_25)
// Skip c868 (BB_DUMMY1_26)
// Skip c86c (BB_DUMMY1_27)
// Skip c870 (BB_DUMMY1_28)
// Skip c874 (BB_DUMMY1_29)
// Skip c878 (BB_DUMMY1_30)
// Skip c87c (BB_DUMMY1_31)
// Skip c880 (BB_DUMMY1_32)
// Skip c884 (BB_DUMMY1_33)
// Skip c888 (BB_DUMMY1_34)
// Skip c88c (BB_DUMMY1_35)
// Skip c890 (BB_DUMMY1_36)
// Skip c894 (BB_DUMMY1_37)
// Skip c898 (BB_DUMMY1_38)
// Skip c89c (BB_DUMMY1_39)
// Skip c8a0 (BB_DUMMY1_40)
// Skip c8a4 (BB_DUMMY1_41)
// Skip c8a8 (BB_DUMMY1_42)
// Skip c8ac (BB_DUMMY1_43)
// Skip c8b0 (BB_DUMMY1_44)
// Skip c8b4 (BB_DUMMY1_45)
// Skip c8b8 (BB_DUMMY1_46)
// Skip c8bc (BB_DUMMY1_47)
// Skip c8c0 (BB_DUMMY1_48)
// Skip c8c4 (BB_DUMMY1_49)
// Skip c8c8 (BB_DUMMY1_50)
// Skip c8cc (BB_DUMMY1_51)
// Skip c8d0 (BB_DUMMY1_52)
// Skip c8d4 (BB_DUMMY1_53)
// Skip c8d8 (BB_DUMMY1_54)
// Skip c8dc (BB_DUMMY1_55)
// Skip c8e0 (BB_DUMMY1_56)
// Skip c8e4 (BB_DUMMY1_57)
// Skip c8e8 (BB_DUMMY1_58)
// Skip c8ec (BB_DUMMY1_59)
// Skip c8f0 (BB_DUMMY1_60)
// Skip c8f4 (BB_DUMMY1_61)
// Skip c8f8 (BB_DUMMY1_62)
// Skip c8fc (BB_DUMMY1_63)
// Skip c900 (BB_DUMMY1_64)
// Skip c904 (BB_DUMMY1_65)
// Skip c908 (BB_DUMMY1_66)
// Skip c90c (BB_DUMMY1_67)
// Skip c910 (BB_DUMMY1_68)
// Skip c914 (BB_DUMMY1_69)
// Skip c918 (BB_DUMMY1_70)
// Skip c91c (BB_DUMMY1_71)
// Skip c920 (BB_DUMMY1_72)
// Skip c924 (BB_DUMMY1_73)
// Skip c928 (BB_DUMMY1_74)
// Skip c92c (BB_DUMMY1_75)
// Skip c930 (BB_DUMMY1_76)
// Skip c934 (BB_DUMMY1_77)
// Skip c938 (BB_DUMMY1_78)
// Skip c93c (BB_DUMMY1_79)
// Skip c940 (BB_DUMMY1_80)
// Skip c944 (BB_DUMMY1_81)
// Skip c948 (BB_DUMMY1_82)
// Skip c94c (BB_DUMMY1_83)
// Skip c950 (BB_DUMMY1_84)
// Skip c954 (BB_DUMMY1_85)
// Skip c958 (BB_DUMMY1_86)
// Skip c95c (BB_DUMMY1_87)
// Skip c960 (BB_DUMMY1_88)
// Skip c964 (BB_DUMMY1_89)
// Skip c968 (BB_DUMMY1_90)
// Skip c96c (BB_DUMMY1_91)
// Skip c970 (BB_DUMMY1_92)
// Skip c974 (BB_DUMMY1_93)
// Skip c978 (BB_DUMMY1_94)
// Skip c97c (BB_DUMMY1_95)
// Skip c980 (BB_DUMMY1_96)
// Skip c984 (BB_DUMMY1_97)
// Skip c988 (BB_DUMMY1_98)
// Skip c98c (BB_DUMMY1_99)
// Skip c990 (BB_DUMMY1_100)
// Skip c994 (BB_DUMMY1_101)
// Skip c998 (BB_DUMMY1_102)
// Skip c99c (BB_DUMMY1_103)
// Skip c9a0 (BB_DUMMY1_104)
// Skip c9a4 (BB_DUMMY1_105)
// Skip c9a8 (BB_DUMMY1_106)
// Skip c9ac (BB_DUMMY1_107)
// Skip c9b0 (BB_DUMMY1_108)
// Skip c9b4 (BB_DUMMY1_109)
// Skip c9b8 (BB_DUMMY1_110)
// Skip c9bc (BB_DUMMY1_111)
// Skip c9c0 (BB_DUMMY1_112)
// Skip c9c4 (BB_DUMMY1_113)
// Skip c9c8 (BB_DUMMY1_114)
// Skip c9cc (BB_DUMMY1_115)
// Skip c9d0 (BB_DUMMY1_116)
// Skip c9d4 (BB_DUMMY1_117)
// Skip c9d8 (BB_DUMMY1_118)
// Skip c9dc (BB_DUMMY1_119)
// Skip c9e0 (BB_DUMMY1_120)
// Skip c9e4 (BB_DUMMY1_121)
// Skip c9e8 (BB_DUMMY1_122)
// Skip c9ec (BB_DUMMY1_123)
// Skip c9f0 (BB_DUMMY1_124)
// Skip c9f4 (BB_DUMMY1_125)
// Skip c9f8 (BB_DUMMY1_126)
// Skip c9fc (BB_DUMMY1_127)
// Skip ca00 (BB_DUMMY1_128)
// Skip ca04 (BB_DUMMY1_129)
// Skip ca08 (BB_DUMMY1_130)
// Skip ca0c (BB_DUMMY1_131)
// Skip ca10 (BB_DUMMY1_132)
// Skip ca14 (BB_DUMMY1_133)
// Skip ca18 (BB_DUMMY1_134)
// Skip ca1c (BB_DUMMY1_135)
// Skip ca20 (BB_DUMMY1_136)
// Skip ca24 (BB_DUMMY1_137)
// Skip ca28 (BB_DUMMY1_138)
// Skip ca2c (BB_DUMMY1_139)
// Skip ca30 (BB_DUMMY1_140)
// Skip ca34 (BB_DUMMY1_141)
// Skip ca38 (BB_DUMMY1_142)
// Skip ca3c (BB_DUMMY1_143)
// Skip ca40 (BB_DUMMY1_144)
// Skip ca44 (BB_DUMMY1_145)
// Skip ca48 (BB_DUMMY1_146)
// Skip ca4c (BB_DUMMY1_147)
// Skip ca50 (BB_DUMMY1_148)
// Skip ca54 (BB_DUMMY1_149)
// Skip ca58 (BB_DUMMY1_150)
// Skip ca5c (BB_DUMMY1_151)
// Skip ca60 (BB_DUMMY1_152)
// Skip ca64 (BB_DUMMY1_153)
// Skip ca68 (BB_DUMMY1_154)
// Skip ca6c (BB_DUMMY1_155)
// Skip ca70 (BB_DUMMY1_156)
// Skip ca74 (BB_DUMMY1_157)
// Skip ca78 (BB_DUMMY1_158)
// Skip ca7c (BB_DUMMY1_159)
// Skip ca80 (BB_DUMMY1_160)
// Skip ca84 (BB_DUMMY1_161)
// Skip ca88 (BB_DUMMY1_162)
// Skip ca8c (BB_DUMMY1_163)
// Skip ca90 (BB_DUMMY1_164)
// Skip ca94 (BB_DUMMY1_165)
// Skip ca98 (BB_DUMMY1_166)
// Skip ca9c (BB_DUMMY1_167)
// Skip caa0 (BB_DUMMY1_168)
// Skip caa4 (BB_DUMMY1_169)
// Skip caa8 (BB_DUMMY1_170)
// Skip caac (BB_DUMMY1_171)
// Skip cab0 (BB_DUMMY1_172)
// Skip cab4 (BB_DUMMY1_173)
// Skip cab8 (BB_DUMMY1_174)
// Skip cabc (BB_DUMMY1_175)
// Skip cac0 (BB_DUMMY1_176)
// Skip cac4 (BB_DUMMY1_177)
// Skip cac8 (BB_DUMMY1_178)
// Skip cacc (BB_DUMMY1_179)
// Skip cad0 (BB_DUMMY1_180)
// Skip cad4 (BB_DUMMY1_181)
// Skip cad8 (BB_DUMMY1_182)
// Skip cadc (BB_DUMMY1_183)
// Skip cae0 (BB_DUMMY1_184)
// Skip cae4 (BB_DUMMY1_185)
// Skip cae8 (BB_DUMMY1_186)
// Skip caec (BB_DUMMY1_187)
// Skip caf0 (BB_DUMMY1_188)
// Skip caf4 (BB_DUMMY1_189)
// Skip caf8 (BB_DUMMY1_190)
// Skip cafc (BB_DUMMY1_191)
// Skip cb00 (BB_DUMMY1_192)
// Skip cb04 (BB_DUMMY1_193)
// Skip cb08 (BB_DUMMY1_194)
// Skip cb0c (BB_DUMMY1_195)
// Skip cb10 (BB_DUMMY1_196)
// Skip cb14 (BB_DUMMY1_197)
// Skip cb18 (BB_DUMMY1_198)
// Skip cb1c (BB_DUMMY1_199)
// Skip cb20 (BB_DUMMY1_200)
// Skip cb24 (BB_DUMMY1_201)
// Skip cb28 (BB_DUMMY1_202)
// Skip cb2c (BB_DUMMY1_203)
// Skip cb30 (BB_DUMMY1_204)
// Skip cb34 (BB_DUMMY1_205)
// Skip cb38 (BB_DUMMY1_206)
// Skip cb3c (BB_DUMMY1_207)
// Skip cb40 (BB_DUMMY1_208)
// Skip cb44 (BB_DUMMY1_209)
// Skip cb48 (BB_DUMMY1_210)
// Skip cb4c (BB_DUMMY1_211)
// Skip cb50 (BB_DUMMY1_212)
// Skip cb54 (BB_DUMMY1_213)
// Skip cb58 (BB_DUMMY1_214)
// Skip cb5c (BB_DUMMY1_215)
// Skip cb60 (BB_DUMMY1_216)
// Skip cb64 (BB_DUMMY1_217)
// Skip cb68 (BB_DUMMY1_218)
// Skip cb6c (BB_DUMMY1_219)
// Skip cb70 (BB_DUMMY1_220)
// Skip cb74 (BB_DUMMY1_221)
// Skip cb78 (BB_DUMMY1_222)
// Skip cb7c (BB_DUMMY1_223)
// Skip cb80 (BB_DUMMY1_224)
// Skip cb84 (BB_DUMMY1_225)
// Skip cb88 (BB_DUMMY1_226)
// Skip cb8c (BB_DUMMY1_227)
// Skip cb90 (BB_DUMMY1_228)
// Skip cb94 (BB_DUMMY1_229)
// Skip cb98 (BB_DUMMY1_230)
// Skip cb9c (BB_DUMMY1_231)
// Skip cba0 (BB_DUMMY1_232)
// Skip cba4 (BB_DUMMY1_233)
// Skip cba8 (BB_DUMMY1_234)
// Skip cbac (BB_DUMMY1_235)
// Skip cbb0 (BB_DUMMY1_236)
// Skip cbb4 (BB_DUMMY1_237)
// Skip cbb8 (BB_DUMMY1_238)
// Skip cbbc (BB_DUMMY1_239)
// Skip cbc0 (BB_DUMMY1_240)
// Skip cbc4 (BB_DUMMY1_241)
// Skip cbc8 (BB_DUMMY1_242)
// Skip cbcc (BB_DUMMY1_243)
// Skip cbd0 (BB_DUMMY1_244)
// Skip cbd4 (BB_DUMMY1_245)
// Skip cbd8 (BB_DUMMY1_246)
// Skip cbdc (BB_DUMMY1_247)
// Skip cbe0 (BB_DUMMY1_248)
// Skip cbe4 (BB_DUMMY1_249)
// Skip cbe8 (BB_DUMMY1_250)
// Skip cbec (BB_DUMMY1_251)
// Skip cbf0 (BB_DUMMY1_252)
// Skip cbf4 (BB_DUMMY1_253)
// Skip cbf8 (BB_DUMMY1_254)
// Skip cbfc (BB_DUMMY1_255)
// Skip ce00 (BB_DUMMY)
// 0xcf80 (BB_RSSI_B3)
#define PHY_BB_RSSI_B3_RSSI_EXT80_3_MSB                                  31
#define PHY_BB_RSSI_B3_RSSI_EXT80_3_LSB                                  24
#define PHY_BB_RSSI_B3_RSSI_EXT80_3_MASK                                 0xff000000
#define PHY_BB_RSSI_B3_RSSI_EXT80_3_GET(x)                               (((x) & PHY_BB_RSSI_B3_RSSI_EXT80_3_MASK) >> PHY_BB_RSSI_B3_RSSI_EXT80_3_LSB)
#define PHY_BB_RSSI_B3_RSSI_EXT80_3_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B3_RSSI_EXT80_3_LSB) & PHY_BB_RSSI_B3_RSSI_EXT80_3_MASK)
#define PHY_BB_RSSI_B3_RSSI_EXT80_3_RESET                                0
#define PHY_BB_RSSI_B3_RSSI_EXT40_3_MSB                                  23
#define PHY_BB_RSSI_B3_RSSI_EXT40_3_LSB                                  16
#define PHY_BB_RSSI_B3_RSSI_EXT40_3_MASK                                 0x00ff0000
#define PHY_BB_RSSI_B3_RSSI_EXT40_3_GET(x)                               (((x) & PHY_BB_RSSI_B3_RSSI_EXT40_3_MASK) >> PHY_BB_RSSI_B3_RSSI_EXT40_3_LSB)
#define PHY_BB_RSSI_B3_RSSI_EXT40_3_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B3_RSSI_EXT40_3_LSB) & PHY_BB_RSSI_B3_RSSI_EXT40_3_MASK)
#define PHY_BB_RSSI_B3_RSSI_EXT40_3_RESET                                0
#define PHY_BB_RSSI_B3_RSSI_EXT20_3_MSB                                  15
#define PHY_BB_RSSI_B3_RSSI_EXT20_3_LSB                                  8
#define PHY_BB_RSSI_B3_RSSI_EXT20_3_MASK                                 0x0000ff00
#define PHY_BB_RSSI_B3_RSSI_EXT20_3_GET(x)                               (((x) & PHY_BB_RSSI_B3_RSSI_EXT20_3_MASK) >> PHY_BB_RSSI_B3_RSSI_EXT20_3_LSB)
#define PHY_BB_RSSI_B3_RSSI_EXT20_3_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B3_RSSI_EXT20_3_LSB) & PHY_BB_RSSI_B3_RSSI_EXT20_3_MASK)
#define PHY_BB_RSSI_B3_RSSI_EXT20_3_RESET                                0
#define PHY_BB_RSSI_B3_RSSI_PRI20_3_MSB                                  7
#define PHY_BB_RSSI_B3_RSSI_PRI20_3_LSB                                  0
#define PHY_BB_RSSI_B3_RSSI_PRI20_3_MASK                                 0x000000ff
#define PHY_BB_RSSI_B3_RSSI_PRI20_3_GET(x)                               (((x) & PHY_BB_RSSI_B3_RSSI_PRI20_3_MASK) >> PHY_BB_RSSI_B3_RSSI_PRI20_3_LSB)
#define PHY_BB_RSSI_B3_RSSI_PRI20_3_SET(x)                               (((0 | (x)) << PHY_BB_RSSI_B3_RSSI_PRI20_3_LSB) & PHY_BB_RSSI_B3_RSSI_PRI20_3_MASK)
#define PHY_BB_RSSI_B3_RSSI_PRI20_3_RESET                                0
#define PHY_BB_RSSI_B3_ADDRESS                                           0xcf80
#define PHY_BB_RSSI_B3_HW_MASK                                           0xffffffff
#define PHY_BB_RSSI_B3_SW_MASK                                           0xffffffff
#define PHY_BB_RSSI_B3_HW_WRITE_MASK                                     0xffffffff
#define PHY_BB_RSSI_B3_SW_WRITE_MASK                                     0x00000000
#define PHY_BB_RSSI_B3_RSTMASK                                           0x00000000
#define PHY_BB_RSSI_B3_RESET                                             0x00000000

// Skip d200 (BB_DUMMY2_0)
// Skip d204 (BB_DUMMY2_1)
// Skip d208 (BB_DUMMY2_2)
// Skip d20c (BB_DUMMY2_3)
// Skip d210 (BB_DUMMY2_4)
// Skip d214 (BB_DUMMY2_5)
// Skip d218 (BB_DUMMY2_6)
// Skip d21c (BB_DUMMY2_7)
// Skip d220 (BB_DUMMY2_8)
// Skip d224 (BB_DUMMY2_9)
// Skip d228 (BB_DUMMY2_10)
// Skip d22c (BB_DUMMY2_11)
// Skip d230 (BB_DUMMY2_12)
// Skip d234 (BB_DUMMY2_13)
// Skip d238 (BB_DUMMY2_14)
// Skip d23c (BB_DUMMY2_15)
// Skip d240 (BB_DUMMY2_16)
// Skip d244 (BB_DUMMY2_17)
// Skip d248 (BB_DUMMY2_18)
// Skip d24c (BB_DUMMY2_19)
// Skip d250 (BB_DUMMY2_20)
// Skip d254 (BB_DUMMY2_21)
// Skip d258 (BB_DUMMY2_22)
// Skip d25c (BB_DUMMY2_23)
// Skip d260 (BB_DUMMY2_24)
// Skip d264 (BB_DUMMY2_25)
// Skip d268 (BB_DUMMY2_26)
// Skip d26c (BB_DUMMY2_27)
// Skip d270 (BB_DUMMY2_28)
// Skip d274 (BB_DUMMY2_29)
// Skip d278 (BB_DUMMY2_30)
// Skip d27c (BB_DUMMY2_31)
// Skip d280 (BB_DUMMY2_32)
// Skip d284 (BB_DUMMY2_33)
// Skip d288 (BB_DUMMY2_34)
// Skip d28c (BB_DUMMY2_35)
// Skip d290 (BB_DUMMY2_36)
// Skip d294 (BB_DUMMY2_37)
// Skip d298 (BB_DUMMY2_38)
// Skip d29c (BB_DUMMY2_39)
// Skip d2a0 (BB_DUMMY2_40)
// Skip d2a4 (BB_DUMMY2_41)
// Skip d2a8 (BB_DUMMY2_42)
// Skip d2ac (BB_DUMMY2_43)
// Skip d2b0 (BB_DUMMY2_44)
// Skip d2b4 (BB_DUMMY2_45)
// Skip d2b8 (BB_DUMMY2_46)
// Skip d2bc (BB_DUMMY2_47)
// Skip d2c0 (BB_DUMMY2_48)
// Skip d2c4 (BB_DUMMY2_49)
// Skip d2c8 (BB_DUMMY2_50)
// Skip d2cc (BB_DUMMY2_51)
// Skip d2d0 (BB_DUMMY2_52)
// Skip d2d4 (BB_DUMMY2_53)
// Skip d2d8 (BB_DUMMY2_54)
// Skip d2dc (BB_DUMMY2_55)
// Skip d2e0 (BB_DUMMY2_56)
// Skip d2e4 (BB_DUMMY2_57)
// Skip d2e8 (BB_DUMMY2_58)
// Skip d2ec (BB_DUMMY2_59)
// Skip d2f0 (BB_DUMMY2_60)
// Skip d2f4 (BB_DUMMY2_61)
// Skip d2f8 (BB_DUMMY2_62)
// Skip d2fc (BB_DUMMY2_63)
// Skip d300 (BB_DUMMY2_64)
// Skip d304 (BB_DUMMY2_65)
// Skip d308 (BB_DUMMY2_66)
// Skip d30c (BB_DUMMY2_67)
// Skip d310 (BB_DUMMY2_68)
// Skip d314 (BB_DUMMY2_69)
// Skip d318 (BB_DUMMY2_70)
// Skip d31c (BB_DUMMY2_71)
// Skip d320 (BB_DUMMY2_72)
// Skip d324 (BB_DUMMY2_73)
// Skip d328 (BB_DUMMY2_74)
// Skip d32c (BB_DUMMY2_75)
// Skip d330 (BB_DUMMY2_76)
// Skip d334 (BB_DUMMY2_77)
// Skip d338 (BB_DUMMY2_78)
// Skip d33c (BB_DUMMY2_79)
// Skip d340 (BB_DUMMY2_80)
// Skip d344 (BB_DUMMY2_81)
// Skip d348 (BB_DUMMY2_82)
// Skip d34c (BB_DUMMY2_83)
// Skip d350 (BB_DUMMY2_84)
// Skip d354 (BB_DUMMY2_85)
// Skip d358 (BB_DUMMY2_86)
// Skip d35c (BB_DUMMY2_87)
// Skip d360 (BB_DUMMY2_88)
// Skip d364 (BB_DUMMY2_89)
// Skip d368 (BB_DUMMY2_90)
// Skip d36c (BB_DUMMY2_91)
// Skip d370 (BB_DUMMY2_92)
// Skip d374 (BB_DUMMY2_93)
// Skip d378 (BB_DUMMY2_94)
// Skip d37c (BB_DUMMY2_95)
// Skip d380 (BB_DUMMY2_96)
// Skip d384 (BB_DUMMY2_97)
// Skip d388 (BB_DUMMY2_98)
// Skip d38c (BB_DUMMY2_99)
// Skip d390 (BB_DUMMY2_100)
// Skip d394 (BB_DUMMY2_101)
// Skip d398 (BB_DUMMY2_102)
// Skip d39c (BB_DUMMY2_103)
// Skip d3a0 (BB_DUMMY2_104)
// Skip d3a4 (BB_DUMMY2_105)
// Skip d3a8 (BB_DUMMY2_106)
// Skip d3ac (BB_DUMMY2_107)
// Skip d3b0 (BB_DUMMY2_108)
// Skip d3b4 (BB_DUMMY2_109)
// Skip d3b8 (BB_DUMMY2_110)
// Skip d3bc (BB_DUMMY2_111)
// Skip d3c0 (BB_DUMMY2_112)
// Skip d3c4 (BB_DUMMY2_113)
// Skip d3c8 (BB_DUMMY2_114)
// Skip d3cc (BB_DUMMY2_115)
// Skip d3d0 (BB_DUMMY2_116)
// Skip d3d4 (BB_DUMMY2_117)
// Skip d3d8 (BB_DUMMY2_118)
// Skip d3dc (BB_DUMMY2_119)
// Skip d3e0 (BB_DUMMY2_120)
// Skip d3e4 (BB_DUMMY2_121)
// Skip d3e8 (BB_DUMMY2_122)
// Skip d3ec (BB_DUMMY2_123)
// Skip d3f0 (BB_DUMMY2_124)
// Skip d3f4 (BB_DUMMY2_125)
// Skip d3f8 (BB_DUMMY2_126)
// Skip d3fc (BB_DUMMY2_127)
// Skip d400 (BB_DUMMY2_128)
// Skip d404 (BB_DUMMY2_129)
// Skip d408 (BB_DUMMY2_130)
// Skip d40c (BB_DUMMY2_131)
// Skip d410 (BB_DUMMY2_132)
// Skip d414 (BB_DUMMY2_133)
// Skip d418 (BB_DUMMY2_134)
// Skip d41c (BB_DUMMY2_135)
// Skip d420 (BB_DUMMY2_136)
// Skip d424 (BB_DUMMY2_137)
// Skip d428 (BB_DUMMY2_138)
// Skip d42c (BB_DUMMY2_139)
// Skip d430 (BB_DUMMY2_140)
// Skip d434 (BB_DUMMY2_141)
// Skip d438 (BB_DUMMY2_142)
// Skip d43c (BB_DUMMY2_143)
// Skip d440 (BB_DUMMY2_144)
// Skip d444 (BB_DUMMY2_145)
// Skip d448 (BB_DUMMY2_146)
// Skip d44c (BB_DUMMY2_147)
// Skip d450 (BB_DUMMY2_148)
// Skip d454 (BB_DUMMY2_149)
// Skip d458 (BB_DUMMY2_150)
// Skip d45c (BB_DUMMY2_151)
// Skip d460 (BB_DUMMY2_152)
// Skip d464 (BB_DUMMY2_153)
// Skip d468 (BB_DUMMY2_154)
// Skip d46c (BB_DUMMY2_155)
// Skip d470 (BB_DUMMY2_156)
// Skip d474 (BB_DUMMY2_157)
// Skip d478 (BB_DUMMY2_158)
// Skip d47c (BB_DUMMY2_159)
// Skip d480 (BB_DUMMY2_160)
// Skip d484 (BB_DUMMY2_161)
// Skip d488 (BB_DUMMY2_162)
// Skip d48c (BB_DUMMY2_163)
// Skip d490 (BB_DUMMY2_164)
// Skip d494 (BB_DUMMY2_165)
// Skip d498 (BB_DUMMY2_166)
// Skip d49c (BB_DUMMY2_167)
// Skip d4a0 (BB_DUMMY2_168)
// Skip d4a4 (BB_DUMMY2_169)
// Skip d4a8 (BB_DUMMY2_170)
// Skip d4ac (BB_DUMMY2_171)
// Skip d4b0 (BB_DUMMY2_172)
// Skip d4b4 (BB_DUMMY2_173)
// Skip d4b8 (BB_DUMMY2_174)
// Skip d4bc (BB_DUMMY2_175)
// Skip d4c0 (BB_DUMMY2_176)
// Skip d4c4 (BB_DUMMY2_177)
// Skip d4c8 (BB_DUMMY2_178)
// Skip d4cc (BB_DUMMY2_179)
// Skip d4d0 (BB_DUMMY2_180)
// Skip d4d4 (BB_DUMMY2_181)
// Skip d4d8 (BB_DUMMY2_182)
// Skip d4dc (BB_DUMMY2_183)
// Skip d4e0 (BB_DUMMY2_184)
// Skip d4e4 (BB_DUMMY2_185)
// Skip d4e8 (BB_DUMMY2_186)
// Skip d4ec (BB_DUMMY2_187)
// Skip d4f0 (BB_DUMMY2_188)
// Skip d4f4 (BB_DUMMY2_189)
// Skip d4f8 (BB_DUMMY2_190)
// Skip d4fc (BB_DUMMY2_191)
// Skip d500 (BB_DUMMY2_192)
// Skip d504 (BB_DUMMY2_193)
// Skip d508 (BB_DUMMY2_194)
// Skip d50c (BB_DUMMY2_195)
// Skip d510 (BB_DUMMY2_196)
// Skip d514 (BB_DUMMY2_197)
// Skip d518 (BB_DUMMY2_198)
// Skip d51c (BB_DUMMY2_199)
// Skip d520 (BB_DUMMY2_200)
// Skip d524 (BB_DUMMY2_201)
// Skip d528 (BB_DUMMY2_202)
// Skip d52c (BB_DUMMY2_203)
// Skip d530 (BB_DUMMY2_204)
// Skip d534 (BB_DUMMY2_205)
// Skip d538 (BB_DUMMY2_206)
// Skip d53c (BB_DUMMY2_207)
// Skip d540 (BB_DUMMY2_208)
// Skip d544 (BB_DUMMY2_209)
// Skip d548 (BB_DUMMY2_210)
// Skip d54c (BB_DUMMY2_211)
// Skip d550 (BB_DUMMY2_212)
// Skip d554 (BB_DUMMY2_213)
// Skip d558 (BB_DUMMY2_214)
// Skip d55c (BB_DUMMY2_215)
// Skip d560 (BB_DUMMY2_216)
// Skip d564 (BB_DUMMY2_217)
// Skip d568 (BB_DUMMY2_218)
// Skip d56c (BB_DUMMY2_219)
// Skip d570 (BB_DUMMY2_220)
// Skip d574 (BB_DUMMY2_221)
// Skip d578 (BB_DUMMY2_222)
// Skip d57c (BB_DUMMY2_223)
// Skip d580 (BB_DUMMY2_224)
// Skip d584 (BB_DUMMY2_225)
// Skip d588 (BB_DUMMY2_226)
// Skip d58c (BB_DUMMY2_227)
// Skip d590 (BB_DUMMY2_228)
// Skip d594 (BB_DUMMY2_229)
// Skip d598 (BB_DUMMY2_230)
// Skip d59c (BB_DUMMY2_231)
// Skip d5a0 (BB_DUMMY2_232)
// Skip d5a4 (BB_DUMMY2_233)
// Skip d5a8 (BB_DUMMY2_234)
// Skip d5ac (BB_DUMMY2_235)
// Skip d5b0 (BB_DUMMY2_236)
// Skip d5b4 (BB_DUMMY2_237)
// Skip d5b8 (BB_DUMMY2_238)
// Skip d5bc (BB_DUMMY2_239)
// Skip d5c0 (BB_DUMMY2_240)
// Skip d5c4 (BB_DUMMY2_241)
// Skip d5c8 (BB_DUMMY2_242)
// Skip d5cc (BB_DUMMY2_243)
// Skip d5d0 (BB_DUMMY2_244)
// Skip d5d4 (BB_DUMMY2_245)
// Skip d5d8 (BB_DUMMY2_246)
// Skip d5dc (BB_DUMMY2_247)
// Skip d5e0 (BB_DUMMY2_248)
// Skip d5e4 (BB_DUMMY2_249)
// Skip d5e8 (BB_DUMMY2_250)
// Skip d5ec (BB_DUMMY2_251)
// Skip d5f0 (BB_DUMMY2_252)
// Skip d5f4 (BB_DUMMY2_253)
// Skip d5f8 (BB_DUMMY2_254)
// Skip d5fc (BB_DUMMY2_255)
// Skip d600 (BB_DUMMY2_256)
// Skip d604 (BB_DUMMY2_257)
// Skip d608 (BB_DUMMY2_258)
// Skip d60c (BB_DUMMY2_259)
// Skip d610 (BB_DUMMY2_260)
// Skip d614 (BB_DUMMY2_261)
// Skip d618 (BB_DUMMY2_262)
// Skip d61c (BB_DUMMY2_263)
// Skip d620 (BB_DUMMY2_264)
// Skip d624 (BB_DUMMY2_265)
// Skip d628 (BB_DUMMY2_266)
// Skip d62c (BB_DUMMY2_267)
// Skip d630 (BB_DUMMY2_268)
// Skip d634 (BB_DUMMY2_269)
// Skip d638 (BB_DUMMY2_270)
// Skip d63c (BB_DUMMY2_271)
// Skip d640 (BB_DUMMY2_272)
// Skip d644 (BB_DUMMY2_273)
// Skip d648 (BB_DUMMY2_274)
// Skip d64c (BB_DUMMY2_275)
// Skip d650 (BB_DUMMY2_276)
// Skip d654 (BB_DUMMY2_277)
// Skip d658 (BB_DUMMY2_278)
// Skip d65c (BB_DUMMY2_279)
// Skip d660 (BB_DUMMY2_280)
// Skip d664 (BB_DUMMY2_281)
// Skip d668 (BB_DUMMY2_282)
// Skip d66c (BB_DUMMY2_283)
// Skip d670 (BB_DUMMY2_284)
// Skip d674 (BB_DUMMY2_285)
// Skip d678 (BB_DUMMY2_286)
// Skip d67c (BB_DUMMY2_287)
// Skip d680 (BB_DUMMY2_288)
// Skip d684 (BB_DUMMY2_289)
// Skip d688 (BB_DUMMY2_290)
// Skip d68c (BB_DUMMY2_291)
// Skip d690 (BB_DUMMY2_292)
// Skip d694 (BB_DUMMY2_293)
// Skip d698 (BB_DUMMY2_294)
// Skip d69c (BB_DUMMY2_295)
// Skip d6a0 (BB_DUMMY2_296)
// Skip d6a4 (BB_DUMMY2_297)
// Skip d6a8 (BB_DUMMY2_298)
// Skip d6ac (BB_DUMMY2_299)
// Skip d6b0 (BB_DUMMY2_300)
// Skip d6b4 (BB_DUMMY2_301)
// Skip d6b8 (BB_DUMMY2_302)
// Skip d6bc (BB_DUMMY2_303)
// Skip d6c0 (BB_DUMMY2_304)
// Skip d6c4 (BB_DUMMY2_305)
// Skip d6c8 (BB_DUMMY2_306)
// Skip d6cc (BB_DUMMY2_307)
// Skip d6d0 (BB_DUMMY2_308)
// Skip d6d4 (BB_DUMMY2_309)
// Skip d6d8 (BB_DUMMY2_310)
// Skip d6dc (BB_DUMMY2_311)
// Skip d6e0 (BB_DUMMY2_312)
// Skip d6e4 (BB_DUMMY2_313)
// Skip d6e8 (BB_DUMMY2_314)
// Skip d6ec (BB_DUMMY2_315)
// Skip d6f0 (BB_DUMMY2_316)
// Skip d6f4 (BB_DUMMY2_317)
// Skip d6f8 (BB_DUMMY2_318)
// Skip d6fc (BB_DUMMY2_319)
// Skip d700 (BB_DUMMY2_320)
// Skip d704 (BB_DUMMY2_321)
// Skip d708 (BB_DUMMY2_322)
// Skip d70c (BB_DUMMY2_323)
// Skip d710 (BB_DUMMY2_324)
// Skip d714 (BB_DUMMY2_325)
// Skip d718 (BB_DUMMY2_326)
// Skip d71c (BB_DUMMY2_327)
// Skip d720 (BB_DUMMY2_328)
// Skip d724 (BB_DUMMY2_329)
// Skip d728 (BB_DUMMY2_330)
// Skip d72c (BB_DUMMY2_331)
// Skip d730 (BB_DUMMY2_332)
// Skip d734 (BB_DUMMY2_333)
// Skip d738 (BB_DUMMY2_334)
// Skip d73c (BB_DUMMY2_335)
// Skip d740 (BB_DUMMY2_336)
// Skip d744 (BB_DUMMY2_337)
// Skip d748 (BB_DUMMY2_338)
// Skip d74c (BB_DUMMY2_339)
// Skip d750 (BB_DUMMY2_340)
// Skip d754 (BB_DUMMY2_341)
// Skip d758 (BB_DUMMY2_342)
// Skip d75c (BB_DUMMY2_343)
// Skip d760 (BB_DUMMY2_344)
// Skip d764 (BB_DUMMY2_345)
// Skip d768 (BB_DUMMY2_346)
// Skip d76c (BB_DUMMY2_347)
// Skip d770 (BB_DUMMY2_348)
// Skip d774 (BB_DUMMY2_349)
// Skip d778 (BB_DUMMY2_350)
// Skip d77c (BB_DUMMY2_351)
// Skip d780 (BB_DUMMY2_352)
// Skip d784 (BB_DUMMY2_353)
// Skip d788 (BB_DUMMY2_354)
// Skip d78c (BB_DUMMY2_355)
// Skip d790 (BB_DUMMY2_356)
// Skip d794 (BB_DUMMY2_357)
// Skip d798 (BB_DUMMY2_358)
// Skip d79c (BB_DUMMY2_359)
// Skip d7a0 (BB_DUMMY2_360)
// Skip d7a4 (BB_DUMMY2_361)
// Skip d7a8 (BB_DUMMY2_362)
// Skip d7ac (BB_DUMMY2_363)
// Skip d7b0 (BB_DUMMY2_364)
// Skip d7b4 (BB_DUMMY2_365)
// Skip d7b8 (BB_DUMMY2_366)
// Skip d7bc (BB_DUMMY2_367)
// Skip d7c0 (BB_DUMMY2_368)
// Skip d7c4 (BB_DUMMY2_369)
// Skip d7c8 (BB_DUMMY2_370)
// Skip d7cc (BB_DUMMY2_371)
// Skip d7d0 (BB_DUMMY2_372)
// Skip d7d4 (BB_DUMMY2_373)
// Skip d7d8 (BB_DUMMY2_374)
// Skip d7dc (BB_DUMMY2_375)
// Skip d7e0 (BB_DUMMY2_376)
// Skip d7e4 (BB_DUMMY2_377)
// Skip d7e8 (BB_DUMMY2_378)
// Skip d7ec (BB_DUMMY2_379)
// Skip d7f0 (BB_DUMMY2_380)
// Skip d7f4 (BB_DUMMY2_381)
// Skip d7f8 (BB_DUMMY2_382)
// Skip d7fc (BB_DUMMY2_383)
// 0x10000 (BB_TXBF_DBG)
#define PHY_BB_TXBF_DBG_SVD_REG_RESET_MSB                                13
#define PHY_BB_TXBF_DBG_SVD_REG_RESET_LSB                                13
#define PHY_BB_TXBF_DBG_SVD_REG_RESET_MASK                               0x00002000
#define PHY_BB_TXBF_DBG_SVD_REG_RESET_GET(x)                             (((x) & PHY_BB_TXBF_DBG_SVD_REG_RESET_MASK) >> PHY_BB_TXBF_DBG_SVD_REG_RESET_LSB)
#define PHY_BB_TXBF_DBG_SVD_REG_RESET_SET(x)                             (((0 | (x)) << PHY_BB_TXBF_DBG_SVD_REG_RESET_LSB) & PHY_BB_TXBF_DBG_SVD_REG_RESET_MASK)
#define PHY_BB_TXBF_DBG_SVD_REG_RESET_RESET                              0
#define PHY_BB_TXBF_DBG_SVD_UPLOAD_H_MSB                                 12
#define PHY_BB_TXBF_DBG_SVD_UPLOAD_H_LSB                                 12
#define PHY_BB_TXBF_DBG_SVD_UPLOAD_H_MASK                                0x00001000
#define PHY_BB_TXBF_DBG_SVD_UPLOAD_H_GET(x)                              (((x) & PHY_BB_TXBF_DBG_SVD_UPLOAD_H_MASK) >> PHY_BB_TXBF_DBG_SVD_UPLOAD_H_LSB)
#define PHY_BB_TXBF_DBG_SVD_UPLOAD_H_SET(x)                              (((0 | (x)) << PHY_BB_TXBF_DBG_SVD_UPLOAD_H_LSB) & PHY_BB_TXBF_DBG_SVD_UPLOAD_H_MASK)
#define PHY_BB_TXBF_DBG_SVD_UPLOAD_H_RESET                               0
#define PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_MSB                         11
#define PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_LSB                         3
#define PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_MASK                        0x00000ff8
#define PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_GET(x)                      (((x) & PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_MASK) >> PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_LSB)
#define PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_SET(x)                      (((0 | (x)) << PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_LSB) & PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_MASK)
#define PHY_BB_TXBF_DBG_UPLOAD_H_TONE_OFFSET_RESET                       0
#define PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_MSB                             2
#define PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_LSB                             2
#define PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_MASK                            0x00000004
#define PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_GET(x)                          (((x) & PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_MASK) >> PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_LSB)
#define PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_SET(x)                          (((0 | (x)) << PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_LSB) & PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_MASK)
#define PHY_BB_TXBF_DBG_SVD_CLK_FREE_RUN_RESET                           0
#define PHY_BB_TXBF_DBG_DEBUG_MODE_MSB                                   1
#define PHY_BB_TXBF_DBG_DEBUG_MODE_LSB                                   0
#define PHY_BB_TXBF_DBG_DEBUG_MODE_MASK                                  0x00000003
#define PHY_BB_TXBF_DBG_DEBUG_MODE_GET(x)                                (((x) & PHY_BB_TXBF_DBG_DEBUG_MODE_MASK) >> PHY_BB_TXBF_DBG_DEBUG_MODE_LSB)
#define PHY_BB_TXBF_DBG_DEBUG_MODE_SET(x)                                (((0 | (x)) << PHY_BB_TXBF_DBG_DEBUG_MODE_LSB) & PHY_BB_TXBF_DBG_DEBUG_MODE_MASK)
#define PHY_BB_TXBF_DBG_DEBUG_MODE_RESET                                 0
#define PHY_BB_TXBF_DBG_ADDRESS                                          0x10000
#define PHY_BB_TXBF_DBG_HW_MASK                                          0x00003fff
#define PHY_BB_TXBF_DBG_SW_MASK                                          0x00003fff
#define PHY_BB_TXBF_DBG_HW_WRITE_MASK                                    0x00000000
#define PHY_BB_TXBF_DBG_SW_WRITE_MASK                                    0x00003fff
#define PHY_BB_TXBF_DBG_RSTMASK                                          0xffffffff
#define PHY_BB_TXBF_DBG_RESET                                            0x00000000

// 0x10004 (BB_TXBF)
#define PHY_BB_TXBF_ALLOW_LDPC_NDP_MSB                                   25
#define PHY_BB_TXBF_ALLOW_LDPC_NDP_LSB                                   25
#define PHY_BB_TXBF_ALLOW_LDPC_NDP_MASK                                  0x02000000
#define PHY_BB_TXBF_ALLOW_LDPC_NDP_GET(x)                                (((x) & PHY_BB_TXBF_ALLOW_LDPC_NDP_MASK) >> PHY_BB_TXBF_ALLOW_LDPC_NDP_LSB)
#define PHY_BB_TXBF_ALLOW_LDPC_NDP_SET(x)                                (((0 | (x)) << PHY_BB_TXBF_ALLOW_LDPC_NDP_LSB) & PHY_BB_TXBF_ALLOW_LDPC_NDP_MASK)
#define PHY_BB_TXBF_ALLOW_LDPC_NDP_RESET                                 1
#define PHY_BB_TXBF_SVD_RESET_TIMER_MSB                                  24
#define PHY_BB_TXBF_SVD_RESET_TIMER_LSB                                  18
#define PHY_BB_TXBF_SVD_RESET_TIMER_MASK                                 0x01fc0000
#define PHY_BB_TXBF_SVD_RESET_TIMER_GET(x)                               (((x) & PHY_BB_TXBF_SVD_RESET_TIMER_MASK) >> PHY_BB_TXBF_SVD_RESET_TIMER_LSB)
#define PHY_BB_TXBF_SVD_RESET_TIMER_SET(x)                               (((0 | (x)) << PHY_BB_TXBF_SVD_RESET_TIMER_LSB) & PHY_BB_TXBF_SVD_RESET_TIMER_MASK)
#define PHY_BB_TXBF_SVD_RESET_TIMER_RESET                                75
#define PHY_BB_TXBF_SVD_HALF_RATE_MODE_MSB                               17
#define PHY_BB_TXBF_SVD_HALF_RATE_MODE_LSB                               17
#define PHY_BB_TXBF_SVD_HALF_RATE_MODE_MASK                              0x00020000
#define PHY_BB_TXBF_SVD_HALF_RATE_MODE_GET(x)                            (((x) & PHY_BB_TXBF_SVD_HALF_RATE_MODE_MASK) >> PHY_BB_TXBF_SVD_HALF_RATE_MODE_LSB)
#define PHY_BB_TXBF_SVD_HALF_RATE_MODE_SET(x)                            (((0 | (x)) << PHY_BB_TXBF_SVD_HALF_RATE_MODE_LSB) & PHY_BB_TXBF_SVD_HALF_RATE_MODE_MASK)
#define PHY_BB_TXBF_SVD_HALF_RATE_MODE_RESET                             0
#define PHY_BB_TXBF_DISABLE_TXBF_THR_MSB                                 16
#define PHY_BB_TXBF_DISABLE_TXBF_THR_LSB                                 12
#define PHY_BB_TXBF_DISABLE_TXBF_THR_MASK                                0x0001f000
#define PHY_BB_TXBF_DISABLE_TXBF_THR_GET(x)                              (((x) & PHY_BB_TXBF_DISABLE_TXBF_THR_MASK) >> PHY_BB_TXBF_DISABLE_TXBF_THR_LSB)
#define PHY_BB_TXBF_DISABLE_TXBF_THR_SET(x)                              (((0 | (x)) << PHY_BB_TXBF_DISABLE_TXBF_THR_LSB) & PHY_BB_TXBF_DISABLE_TXBF_THR_MASK)
#define PHY_BB_TXBF_DISABLE_TXBF_THR_RESET                               0
#define PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_MSB                             10
#define PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_LSB                             9
#define PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_MASK                            0x00000600
#define PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_GET(x)                          (((x) & PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_MASK) >> PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_LSB)
#define PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_SET(x)                          (((0 | (x)) << PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_LSB) & PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_MASK)
#define PHY_BB_TXBF_TXCV_BFWEIGHT_METHOD_RESET                           0
#define PHY_BB_TXBF_NG_IDX_RPT_TX_MSB                                    5
#define PHY_BB_TXBF_NG_IDX_RPT_TX_LSB                                    4
#define PHY_BB_TXBF_NG_IDX_RPT_TX_MASK                                   0x00000030
#define PHY_BB_TXBF_NG_IDX_RPT_TX_GET(x)                                 (((x) & PHY_BB_TXBF_NG_IDX_RPT_TX_MASK) >> PHY_BB_TXBF_NG_IDX_RPT_TX_LSB)
#define PHY_BB_TXBF_NG_IDX_RPT_TX_SET(x)                                 (((0 | (x)) << PHY_BB_TXBF_NG_IDX_RPT_TX_LSB) & PHY_BB_TXBF_NG_IDX_RPT_TX_MASK)
#define PHY_BB_TXBF_NG_IDX_RPT_TX_RESET                                  0
#define PHY_BB_TXBF_CB_INFO_TX_MSB                                       1
#define PHY_BB_TXBF_CB_INFO_TX_LSB                                       0
#define PHY_BB_TXBF_CB_INFO_TX_MASK                                      0x00000003
#define PHY_BB_TXBF_CB_INFO_TX_GET(x)                                    (((x) & PHY_BB_TXBF_CB_INFO_TX_MASK) >> PHY_BB_TXBF_CB_INFO_TX_LSB)
#define PHY_BB_TXBF_CB_INFO_TX_SET(x)                                    (((0 | (x)) << PHY_BB_TXBF_CB_INFO_TX_LSB) & PHY_BB_TXBF_CB_INFO_TX_MASK)
#define PHY_BB_TXBF_CB_INFO_TX_RESET                                     3
#define PHY_BB_TXBF_ADDRESS                                              0x10004
#define PHY_BB_TXBF_HW_MASK                                              0x03fff633
#define PHY_BB_TXBF_SW_MASK                                              0x03fff633
#define PHY_BB_TXBF_HW_WRITE_MASK                                        0x00000000
#define PHY_BB_TXBF_SW_WRITE_MASK                                        0x03fff633
#define PHY_BB_TXBF_RSTMASK                                              0xffffffff
#define PHY_BB_TXBF_RESET                                                0x032c0003

// 0x10008 (BB_TXBF_PREMMSE_CTRL)
#define PHY_BB_TXBF_PREMMSE_CTRL_TXBF_V_SMOOTH_MSB                       14
#define PHY_BB_TXBF_PREMMSE_CTRL_TXBF_V_SMOOTH_LSB                       14
#define PHY_BB_TXBF_PREMMSE_CTRL_TXBF_V_SMOOTH_MASK                      0x00004000
#define PHY_BB_TXBF_PREMMSE_CTRL_TXBF_V_SMOOTH_GET(x)                    (((x) & PHY_BB_TXBF_PREMMSE_CTRL_TXBF_V_SMOOTH_MASK) >> PHY_BB_TXBF_PREMMSE_CTRL_TXBF_V_SMOOTH_LSB)
#define PHY_BB_TXBF_PREMMSE_CTRL_TXBF_V_SMOOTH_SET(x)                    (((0 | (x)) << PHY_BB_TXBF_PREMMSE_CTRL_TXBF_V_SMOOTH_LSB) & PHY_BB_TXBF_PREMMSE_CTRL_TXBF_V_SMOOTH_MASK)
#define PHY_BB_TXBF_PREMMSE_CTRL_TXBF_V_SMOOTH_RESET                     0
#define PHY_BB_TXBF_PREMMSE_CTRL_PREMMSE_NOISE_MSB                       13
#define PHY_BB_TXBF_PREMMSE_CTRL_PREMMSE_NOISE_LSB                       5
#define PHY_BB_TXBF_PREMMSE_CTRL_PREMMSE_NOISE_MASK                      0x00003fe0
#define PHY_BB_TXBF_PREMMSE_CTRL_PREMMSE_NOISE_GET(x)                    (((x) & PHY_BB_TXBF_PREMMSE_CTRL_PREMMSE_NOISE_MASK) >> PHY_BB_TXBF_PREMMSE_CTRL_PREMMSE_NOISE_LSB)
#define PHY_BB_TXBF_PREMMSE_CTRL_PREMMSE_NOISE_SET(x)                    (((0 | (x)) << PHY_BB_TXBF_PREMMSE_CTRL_PREMMSE_NOISE_LSB) & PHY_BB_TXBF_PREMMSE_CTRL_PREMMSE_NOISE_MASK)
#define PHY_BB_TXBF_PREMMSE_CTRL_PREMMSE_NOISE_RESET                     77
#define PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_NSS_MSB                    4
#define PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_NSS_LSB                    3
#define PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_NSS_MASK                   0x00000018
#define PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_NSS_GET(x)                 (((x) & PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_NSS_MASK) >> PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_NSS_LSB)
#define PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_NSS_SET(x)                 (((0 | (x)) << PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_NSS_LSB) & PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_NSS_MASK)
#define PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_NSS_RESET                  0
#define PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_MSB                        2
#define PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_LSB                        0
#define PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_MASK                       0x00000007
#define PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_GET(x)                     (((x) & PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_MASK) >> PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_LSB)
#define PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_SET(x)                     (((0 | (x)) << PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_LSB) & PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_MASK)
#define PHY_BB_TXBF_PREMMSE_CTRL_TXBF_PREMMSE_RESET                      0
#define PHY_BB_TXBF_PREMMSE_CTRL_ADDRESS                                 0x10008
#define PHY_BB_TXBF_PREMMSE_CTRL_HW_MASK                                 0x00007fff
#define PHY_BB_TXBF_PREMMSE_CTRL_SW_MASK                                 0x00007fff
#define PHY_BB_TXBF_PREMMSE_CTRL_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TXBF_PREMMSE_CTRL_SW_WRITE_MASK                           0x00007fff
#define PHY_BB_TXBF_PREMMSE_CTRL_RSTMASK                                 0xffffffff
#define PHY_BB_TXBF_PREMMSE_CTRL_RESET                                   0x000009a0

// 0x1000c (BB_TXBF_PREMMSE_SNR)
#define PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C2_MSB                       26
#define PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C2_LSB                       18
#define PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C2_MASK                      0x07fc0000
#define PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C2_GET(x)                    (((x) & PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C2_MASK) >> PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C2_LSB)
#define PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C2_SET(x)                    (((0 | (x)) << PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C2_LSB) & PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C2_MASK)
#define PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C2_RESET                     64
#define PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C1_MSB                       17
#define PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C1_LSB                       9
#define PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C1_MASK                      0x0003fe00
#define PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C1_GET(x)                    (((x) & PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C1_MASK) >> PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C1_LSB)
#define PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C1_SET(x)                    (((0 | (x)) << PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C1_LSB) & PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C1_MASK)
#define PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C1_RESET                     168
#define PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C0_MSB                       8
#define PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C0_LSB                       0
#define PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C0_MASK                      0x000001ff
#define PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C0_GET(x)                    (((x) & PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C0_MASK) >> PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C0_LSB)
#define PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C0_SET(x)                    (((0 | (x)) << PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C0_LSB) & PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C0_MASK)
#define PHY_BB_TXBF_PREMMSE_SNR_PREMMSE_SNR_C0_RESET                     192
#define PHY_BB_TXBF_PREMMSE_SNR_ADDRESS                                  0x1000c
#define PHY_BB_TXBF_PREMMSE_SNR_HW_MASK                                  0x07ffffff
#define PHY_BB_TXBF_PREMMSE_SNR_SW_MASK                                  0x07ffffff
#define PHY_BB_TXBF_PREMMSE_SNR_HW_WRITE_MASK                            0x00000000
#define PHY_BB_TXBF_PREMMSE_SNR_SW_WRITE_MASK                            0x07ffffff
#define PHY_BB_TXBF_PREMMSE_SNR_RSTMASK                                  0xffffffff
#define PHY_BB_TXBF_PREMMSE_SNR_RESET                                    0x010150c0

// 0x10010 (BB_TXBF_BFEE_RX_CTRL)
#define PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_MSB                         3
#define PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_LSB                         3
#define PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_MASK                        0x00000008
#define PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_GET(x)                      (((x) & PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_MASK) >> PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_LSB)
#define PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_SET(x)                      (((0 | (x)) << PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_LSB) & PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_MASK)
#define PHY_BB_TXBF_BFEE_RX_CTRL_RM_HCSD4SVD_RESET                       1
#define PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_MSB              2
#define PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_LSB              2
#define PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_MASK             0x00000004
#define PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_GET(x)           (((x) & PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_MASK) >> PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_LSB)
#define PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_SET(x)           (((0 | (x)) << PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_LSB) & PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_MASK)
#define PHY_BB_TXBF_BFEE_RX_CTRL_RX_SOUNDING_ENABLE_REG_RESET            1
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_MSB                    1
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_LSB                    1
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_MASK                   0x00000002
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_GET(x)                 (((x) & PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_MASK) >> PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_LSB)
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_SET(x)                 (((0 | (x)) << PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_LSB) & PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_MASK)
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_SEND_CHAN_RESET                  0
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_MSB                      0
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_LSB                      0
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_MASK                     0x00000001
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_GET(x)                   (((x) & PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_MASK) >> PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_LSB)
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_SET(x)                   (((0 | (x)) << PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_LSB) & PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_MASK)
#define PHY_BB_TXBF_BFEE_RX_CTRL_ENABLE_FLT_SVD_RESET                    0
#define PHY_BB_TXBF_BFEE_RX_CTRL_ADDRESS                                 0x10010
#define PHY_BB_TXBF_BFEE_RX_CTRL_HW_MASK                                 0x0000000f
#define PHY_BB_TXBF_BFEE_RX_CTRL_SW_MASK                                 0x0000000f
#define PHY_BB_TXBF_BFEE_RX_CTRL_HW_WRITE_MASK                           0x00000000
#define PHY_BB_TXBF_BFEE_RX_CTRL_SW_WRITE_MASK                           0x0000000f
#define PHY_BB_TXBF_BFEE_RX_CTRL_RSTMASK                                 0xffffffff
#define PHY_BB_TXBF_BFEE_RX_CTRL_RESET                                   0x0000000c

// 0x10100 (BB_TXBF_SM)
#define PHY_BB_TXBF_SM_TXBF_SM_OBS_MSB                                   31
#define PHY_BB_TXBF_SM_TXBF_SM_OBS_LSB                                   0
#define PHY_BB_TXBF_SM_TXBF_SM_OBS_MASK                                  0xffffffff
#define PHY_BB_TXBF_SM_TXBF_SM_OBS_GET(x)                                (((x) & PHY_BB_TXBF_SM_TXBF_SM_OBS_MASK) >> PHY_BB_TXBF_SM_TXBF_SM_OBS_LSB)
#define PHY_BB_TXBF_SM_TXBF_SM_OBS_SET(x)                                (((0 | (x)) << PHY_BB_TXBF_SM_TXBF_SM_OBS_LSB) & PHY_BB_TXBF_SM_TXBF_SM_OBS_MASK)
#define PHY_BB_TXBF_SM_TXBF_SM_OBS_RESET                                 0
#define PHY_BB_TXBF_SM_ADDRESS                                           0x10100
#define PHY_BB_TXBF_SM_HW_MASK                                           0xffffffff
#define PHY_BB_TXBF_SM_SW_MASK                                           0xffffffff
#define PHY_BB_TXBF_SM_HW_WRITE_MASK                                     0xffffffff
#define PHY_BB_TXBF_SM_SW_WRITE_MASK                                     0x00000000
#define PHY_BB_TXBF_SM_RSTMASK                                           0xffffffff
#define PHY_BB_TXBF_SM_RESET                                             0x00000000

// 0x10104 (BB_TXBF1_CNTL)
#define PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_MSB                             31
#define PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_LSB                             0
#define PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_MASK                            0xffffffff
#define PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_GET(x)                          (((x) & PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_MASK) >> PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_LSB)
#define PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_SET(x)                          (((0 | (x)) << PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_LSB) & PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_MASK)
#define PHY_BB_TXBF1_CNTL_TXBF1_CNTL_OBS_RESET                           0
#define PHY_BB_TXBF1_CNTL_ADDRESS                                        0x10104
#define PHY_BB_TXBF1_CNTL_HW_MASK                                        0xffffffff
#define PHY_BB_TXBF1_CNTL_SW_MASK                                        0xffffffff
#define PHY_BB_TXBF1_CNTL_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_TXBF1_CNTL_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_TXBF1_CNTL_RSTMASK                                        0xffffffff
#define PHY_BB_TXBF1_CNTL_RESET                                          0x00000000

// 0x10108 (BB_TXBF2_CNTL)
#define PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_MSB                             31
#define PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_LSB                             0
#define PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_MASK                            0xffffffff
#define PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_GET(x)                          (((x) & PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_MASK) >> PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_LSB)
#define PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_SET(x)                          (((0 | (x)) << PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_LSB) & PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_MASK)
#define PHY_BB_TXBF2_CNTL_TXBF2_CNTL_OBS_RESET                           0
#define PHY_BB_TXBF2_CNTL_ADDRESS                                        0x10108
#define PHY_BB_TXBF2_CNTL_HW_MASK                                        0xffffffff
#define PHY_BB_TXBF2_CNTL_SW_MASK                                        0xffffffff
#define PHY_BB_TXBF2_CNTL_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_TXBF2_CNTL_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_TXBF2_CNTL_RSTMASK                                        0xffffffff
#define PHY_BB_TXBF2_CNTL_RESET                                          0x00000000

// 0x1010c (BB_TXBF3_CNTL)
#define PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_MSB                             31
#define PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_LSB                             0
#define PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_MASK                            0xffffffff
#define PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_GET(x)                          (((x) & PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_MASK) >> PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_LSB)
#define PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_SET(x)                          (((0 | (x)) << PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_LSB) & PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_MASK)
#define PHY_BB_TXBF3_CNTL_TXBF3_CNTL_OBS_RESET                           0
#define PHY_BB_TXBF3_CNTL_ADDRESS                                        0x1010c
#define PHY_BB_TXBF3_CNTL_HW_MASK                                        0xffffffff
#define PHY_BB_TXBF3_CNTL_SW_MASK                                        0xffffffff
#define PHY_BB_TXBF3_CNTL_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_TXBF3_CNTL_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_TXBF3_CNTL_RSTMASK                                        0xffffffff
#define PHY_BB_TXBF3_CNTL_RESET                                          0x00000000

// 0x10110 (BB_TXBF4_CNTL)
#define PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_MSB                             31
#define PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_LSB                             0
#define PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_MASK                            0xffffffff
#define PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_GET(x)                          (((x) & PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_MASK) >> PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_LSB)
#define PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_SET(x)                          (((0 | (x)) << PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_LSB) & PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_MASK)
#define PHY_BB_TXBF4_CNTL_TXBF4_CNTL_OBS_RESET                           0
#define PHY_BB_TXBF4_CNTL_ADDRESS                                        0x10110
#define PHY_BB_TXBF4_CNTL_HW_MASK                                        0xffffffff
#define PHY_BB_TXBF4_CNTL_SW_MASK                                        0xffffffff
#define PHY_BB_TXBF4_CNTL_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_TXBF4_CNTL_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_TXBF4_CNTL_RSTMASK                                        0xffffffff
#define PHY_BB_TXBF4_CNTL_RESET                                          0x00000000

// 0x10114 (BB_TXBF5_CNTL)
#define PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_MSB                             31
#define PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_LSB                             0
#define PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_MASK                            0xffffffff
#define PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_GET(x)                          (((x) & PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_MASK) >> PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_LSB)
#define PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_SET(x)                          (((0 | (x)) << PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_LSB) & PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_MASK)
#define PHY_BB_TXBF5_CNTL_TXBF5_CNTL_OBS_RESET                           0
#define PHY_BB_TXBF5_CNTL_ADDRESS                                        0x10114
#define PHY_BB_TXBF5_CNTL_HW_MASK                                        0xffffffff
#define PHY_BB_TXBF5_CNTL_SW_MASK                                        0xffffffff
#define PHY_BB_TXBF5_CNTL_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_TXBF5_CNTL_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_TXBF5_CNTL_RSTMASK                                        0xffffffff
#define PHY_BB_TXBF5_CNTL_RESET                                          0x00000000

// 0x10118 (BB_TXBF6_CNTL)
#define PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_MSB                             31
#define PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_LSB                             0
#define PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_MASK                            0xffffffff
#define PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_GET(x)                          (((x) & PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_MASK) >> PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_LSB)
#define PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_SET(x)                          (((0 | (x)) << PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_LSB) & PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_MASK)
#define PHY_BB_TXBF6_CNTL_TXBF6_CNTL_OBS_RESET                           0
#define PHY_BB_TXBF6_CNTL_ADDRESS                                        0x10118
#define PHY_BB_TXBF6_CNTL_HW_MASK                                        0xffffffff
#define PHY_BB_TXBF6_CNTL_SW_MASK                                        0xffffffff
#define PHY_BB_TXBF6_CNTL_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_TXBF6_CNTL_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_TXBF6_CNTL_RSTMASK                                        0xffffffff
#define PHY_BB_TXBF6_CNTL_RESET                                          0x00000000

// 0x1011c (BB_TXBF7_CNTL)
#define PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_MSB                             31
#define PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_LSB                             0
#define PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_MASK                            0xffffffff
#define PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_GET(x)                          (((x) & PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_MASK) >> PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_LSB)
#define PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_SET(x)                          (((0 | (x)) << PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_LSB) & PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_MASK)
#define PHY_BB_TXBF7_CNTL_TXBF7_CNTL_OBS_RESET                           0
#define PHY_BB_TXBF7_CNTL_ADDRESS                                        0x1011c
#define PHY_BB_TXBF7_CNTL_HW_MASK                                        0xffffffff
#define PHY_BB_TXBF7_CNTL_SW_MASK                                        0xffffffff
#define PHY_BB_TXBF7_CNTL_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_TXBF7_CNTL_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_TXBF7_CNTL_RSTMASK                                        0xffffffff
#define PHY_BB_TXBF7_CNTL_RESET                                          0x00000000

// 0x10120 (BB_TXBF8_CNTL)
#define PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_MSB                             31
#define PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_LSB                             0
#define PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_MASK                            0xffffffff
#define PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_GET(x)                          (((x) & PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_MASK) >> PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_LSB)
#define PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_SET(x)                          (((0 | (x)) << PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_LSB) & PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_MASK)
#define PHY_BB_TXBF8_CNTL_TXBF8_CNTL_OBS_RESET                           0
#define PHY_BB_TXBF8_CNTL_ADDRESS                                        0x10120
#define PHY_BB_TXBF8_CNTL_HW_MASK                                        0xffffffff
#define PHY_BB_TXBF8_CNTL_SW_MASK                                        0xffffffff
#define PHY_BB_TXBF8_CNTL_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_TXBF8_CNTL_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_TXBF8_CNTL_RSTMASK                                        0xffffffff
#define PHY_BB_TXBF8_CNTL_RESET                                          0x00000000

// 0x11400 (BB_SVD_MEM0_0)
#define PHY_BB_SVD_MEM0_0_SVD_MEM0_MSB                                   31
#define PHY_BB_SVD_MEM0_0_SVD_MEM0_LSB                                   0
#define PHY_BB_SVD_MEM0_0_SVD_MEM0_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_0_SVD_MEM0_GET(x)                                (((x) & PHY_BB_SVD_MEM0_0_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_0_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_0_SVD_MEM0_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM0_0_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_0_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_0_SVD_MEM0_RESET                                 0
#define PHY_BB_SVD_MEM0_0_ADDRESS                                        0x11400
#define PHY_BB_SVD_MEM0_ADDRESS                                          PHY_BB_SVD_MEM0_0_ADDRESS
#define PHY_BB_SVD_MEM0_0_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_0_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_0_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_0_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM0_0_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_0_RESET                                          0x00000000

// 0x11404 (BB_SVD_MEM0_1)
#define PHY_BB_SVD_MEM0_1_SVD_MEM0_MSB                                   31
#define PHY_BB_SVD_MEM0_1_SVD_MEM0_LSB                                   0
#define PHY_BB_SVD_MEM0_1_SVD_MEM0_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_1_SVD_MEM0_GET(x)                                (((x) & PHY_BB_SVD_MEM0_1_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_1_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_1_SVD_MEM0_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM0_1_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_1_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_1_SVD_MEM0_RESET                                 0
#define PHY_BB_SVD_MEM0_1_ADDRESS                                        0x11404
#define PHY_BB_SVD_MEM0_1_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_1_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_1_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_1_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM0_1_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_1_RESET                                          0x00000000

// 0x11408 (BB_SVD_MEM0_2)
#define PHY_BB_SVD_MEM0_2_SVD_MEM0_MSB                                   31
#define PHY_BB_SVD_MEM0_2_SVD_MEM0_LSB                                   0
#define PHY_BB_SVD_MEM0_2_SVD_MEM0_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_2_SVD_MEM0_GET(x)                                (((x) & PHY_BB_SVD_MEM0_2_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_2_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_2_SVD_MEM0_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM0_2_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_2_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_2_SVD_MEM0_RESET                                 0
#define PHY_BB_SVD_MEM0_2_ADDRESS                                        0x11408
#define PHY_BB_SVD_MEM0_2_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_2_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_2_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_2_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM0_2_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_2_RESET                                          0x00000000

// 0x1140c (BB_SVD_MEM0_3)
#define PHY_BB_SVD_MEM0_3_SVD_MEM0_MSB                                   31
#define PHY_BB_SVD_MEM0_3_SVD_MEM0_LSB                                   0
#define PHY_BB_SVD_MEM0_3_SVD_MEM0_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_3_SVD_MEM0_GET(x)                                (((x) & PHY_BB_SVD_MEM0_3_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_3_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_3_SVD_MEM0_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM0_3_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_3_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_3_SVD_MEM0_RESET                                 0
#define PHY_BB_SVD_MEM0_3_ADDRESS                                        0x1140c
#define PHY_BB_SVD_MEM0_3_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_3_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_3_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_3_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM0_3_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_3_RESET                                          0x00000000

// 0x11410 (BB_SVD_MEM0_4)
#define PHY_BB_SVD_MEM0_4_SVD_MEM0_MSB                                   31
#define PHY_BB_SVD_MEM0_4_SVD_MEM0_LSB                                   0
#define PHY_BB_SVD_MEM0_4_SVD_MEM0_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_4_SVD_MEM0_GET(x)                                (((x) & PHY_BB_SVD_MEM0_4_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_4_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_4_SVD_MEM0_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM0_4_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_4_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_4_SVD_MEM0_RESET                                 0
#define PHY_BB_SVD_MEM0_4_ADDRESS                                        0x11410
#define PHY_BB_SVD_MEM0_4_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_4_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_4_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_4_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM0_4_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_4_RESET                                          0x00000000

// 0x11414 (BB_SVD_MEM0_5)
#define PHY_BB_SVD_MEM0_5_SVD_MEM0_MSB                                   31
#define PHY_BB_SVD_MEM0_5_SVD_MEM0_LSB                                   0
#define PHY_BB_SVD_MEM0_5_SVD_MEM0_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_5_SVD_MEM0_GET(x)                                (((x) & PHY_BB_SVD_MEM0_5_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_5_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_5_SVD_MEM0_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM0_5_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_5_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_5_SVD_MEM0_RESET                                 0
#define PHY_BB_SVD_MEM0_5_ADDRESS                                        0x11414
#define PHY_BB_SVD_MEM0_5_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_5_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_5_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_5_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM0_5_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_5_RESET                                          0x00000000

// 0x11418 (BB_SVD_MEM0_6)
#define PHY_BB_SVD_MEM0_6_SVD_MEM0_MSB                                   31
#define PHY_BB_SVD_MEM0_6_SVD_MEM0_LSB                                   0
#define PHY_BB_SVD_MEM0_6_SVD_MEM0_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_6_SVD_MEM0_GET(x)                                (((x) & PHY_BB_SVD_MEM0_6_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_6_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_6_SVD_MEM0_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM0_6_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_6_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_6_SVD_MEM0_RESET                                 0
#define PHY_BB_SVD_MEM0_6_ADDRESS                                        0x11418
#define PHY_BB_SVD_MEM0_6_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_6_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_6_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_6_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM0_6_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_6_RESET                                          0x00000000

// 0x1141c (BB_SVD_MEM0_7)
#define PHY_BB_SVD_MEM0_7_SVD_MEM0_MSB                                   31
#define PHY_BB_SVD_MEM0_7_SVD_MEM0_LSB                                   0
#define PHY_BB_SVD_MEM0_7_SVD_MEM0_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_7_SVD_MEM0_GET(x)                                (((x) & PHY_BB_SVD_MEM0_7_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_7_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_7_SVD_MEM0_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM0_7_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_7_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_7_SVD_MEM0_RESET                                 0
#define PHY_BB_SVD_MEM0_7_ADDRESS                                        0x1141c
#define PHY_BB_SVD_MEM0_7_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_7_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_7_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_7_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM0_7_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_7_RESET                                          0x00000000

// 0x11420 (BB_SVD_MEM0_8)
#define PHY_BB_SVD_MEM0_8_SVD_MEM0_MSB                                   31
#define PHY_BB_SVD_MEM0_8_SVD_MEM0_LSB                                   0
#define PHY_BB_SVD_MEM0_8_SVD_MEM0_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_8_SVD_MEM0_GET(x)                                (((x) & PHY_BB_SVD_MEM0_8_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_8_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_8_SVD_MEM0_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM0_8_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_8_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_8_SVD_MEM0_RESET                                 0
#define PHY_BB_SVD_MEM0_8_ADDRESS                                        0x11420
#define PHY_BB_SVD_MEM0_8_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_8_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_8_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_8_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM0_8_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_8_RESET                                          0x00000000

// 0x11424 (BB_SVD_MEM0_9)
#define PHY_BB_SVD_MEM0_9_SVD_MEM0_MSB                                   31
#define PHY_BB_SVD_MEM0_9_SVD_MEM0_LSB                                   0
#define PHY_BB_SVD_MEM0_9_SVD_MEM0_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_9_SVD_MEM0_GET(x)                                (((x) & PHY_BB_SVD_MEM0_9_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_9_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_9_SVD_MEM0_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM0_9_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_9_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_9_SVD_MEM0_RESET                                 0
#define PHY_BB_SVD_MEM0_9_ADDRESS                                        0x11424
#define PHY_BB_SVD_MEM0_9_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_9_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_9_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM0_9_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM0_9_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM0_9_RESET                                          0x00000000

// 0x11428 (BB_SVD_MEM0_10)
#define PHY_BB_SVD_MEM0_10_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_10_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_10_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_10_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_10_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_10_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_10_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_10_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_10_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_10_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_10_ADDRESS                                       0x11428
#define PHY_BB_SVD_MEM0_10_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_10_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_10_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_10_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_10_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_10_RESET                                         0x00000000

// 0x1142c (BB_SVD_MEM0_11)
#define PHY_BB_SVD_MEM0_11_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_11_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_11_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_11_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_11_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_11_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_11_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_11_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_11_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_11_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_11_ADDRESS                                       0x1142c
#define PHY_BB_SVD_MEM0_11_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_11_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_11_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_11_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_11_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_11_RESET                                         0x00000000

// 0x11430 (BB_SVD_MEM0_12)
#define PHY_BB_SVD_MEM0_12_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_12_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_12_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_12_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_12_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_12_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_12_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_12_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_12_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_12_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_12_ADDRESS                                       0x11430
#define PHY_BB_SVD_MEM0_12_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_12_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_12_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_12_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_12_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_12_RESET                                         0x00000000

// 0x11434 (BB_SVD_MEM0_13)
#define PHY_BB_SVD_MEM0_13_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_13_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_13_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_13_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_13_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_13_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_13_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_13_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_13_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_13_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_13_ADDRESS                                       0x11434
#define PHY_BB_SVD_MEM0_13_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_13_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_13_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_13_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_13_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_13_RESET                                         0x00000000

// 0x11438 (BB_SVD_MEM0_14)
#define PHY_BB_SVD_MEM0_14_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_14_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_14_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_14_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_14_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_14_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_14_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_14_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_14_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_14_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_14_ADDRESS                                       0x11438
#define PHY_BB_SVD_MEM0_14_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_14_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_14_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_14_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_14_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_14_RESET                                         0x00000000

// 0x1143c (BB_SVD_MEM0_15)
#define PHY_BB_SVD_MEM0_15_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_15_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_15_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_15_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_15_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_15_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_15_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_15_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_15_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_15_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_15_ADDRESS                                       0x1143c
#define PHY_BB_SVD_MEM0_15_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_15_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_15_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_15_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_15_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_15_RESET                                         0x00000000

// 0x11440 (BB_SVD_MEM0_16)
#define PHY_BB_SVD_MEM0_16_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_16_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_16_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_16_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_16_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_16_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_16_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_16_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_16_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_16_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_16_ADDRESS                                       0x11440
#define PHY_BB_SVD_MEM0_16_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_16_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_16_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_16_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_16_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_16_RESET                                         0x00000000

// 0x11444 (BB_SVD_MEM0_17)
#define PHY_BB_SVD_MEM0_17_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_17_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_17_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_17_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_17_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_17_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_17_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_17_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_17_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_17_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_17_ADDRESS                                       0x11444
#define PHY_BB_SVD_MEM0_17_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_17_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_17_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_17_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_17_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_17_RESET                                         0x00000000

// 0x11448 (BB_SVD_MEM0_18)
#define PHY_BB_SVD_MEM0_18_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_18_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_18_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_18_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_18_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_18_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_18_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_18_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_18_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_18_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_18_ADDRESS                                       0x11448
#define PHY_BB_SVD_MEM0_18_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_18_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_18_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_18_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_18_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_18_RESET                                         0x00000000

// 0x1144c (BB_SVD_MEM0_19)
#define PHY_BB_SVD_MEM0_19_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_19_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_19_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_19_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_19_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_19_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_19_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_19_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_19_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_19_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_19_ADDRESS                                       0x1144c
#define PHY_BB_SVD_MEM0_19_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_19_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_19_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_19_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_19_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_19_RESET                                         0x00000000

// 0x11450 (BB_SVD_MEM0_20)
#define PHY_BB_SVD_MEM0_20_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_20_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_20_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_20_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_20_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_20_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_20_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_20_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_20_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_20_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_20_ADDRESS                                       0x11450
#define PHY_BB_SVD_MEM0_20_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_20_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_20_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_20_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_20_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_20_RESET                                         0x00000000

// 0x11454 (BB_SVD_MEM0_21)
#define PHY_BB_SVD_MEM0_21_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_21_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_21_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_21_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_21_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_21_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_21_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_21_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_21_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_21_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_21_ADDRESS                                       0x11454
#define PHY_BB_SVD_MEM0_21_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_21_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_21_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_21_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_21_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_21_RESET                                         0x00000000

// 0x11458 (BB_SVD_MEM0_22)
#define PHY_BB_SVD_MEM0_22_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_22_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_22_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_22_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_22_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_22_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_22_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_22_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_22_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_22_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_22_ADDRESS                                       0x11458
#define PHY_BB_SVD_MEM0_22_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_22_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_22_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_22_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_22_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_22_RESET                                         0x00000000

// 0x1145c (BB_SVD_MEM0_23)
#define PHY_BB_SVD_MEM0_23_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_23_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_23_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_23_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_23_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_23_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_23_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_23_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_23_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_23_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_23_ADDRESS                                       0x1145c
#define PHY_BB_SVD_MEM0_23_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_23_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_23_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_23_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_23_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_23_RESET                                         0x00000000

// 0x11460 (BB_SVD_MEM0_24)
#define PHY_BB_SVD_MEM0_24_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_24_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_24_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_24_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_24_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_24_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_24_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_24_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_24_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_24_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_24_ADDRESS                                       0x11460
#define PHY_BB_SVD_MEM0_24_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_24_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_24_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_24_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_24_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_24_RESET                                         0x00000000

// 0x11464 (BB_SVD_MEM0_25)
#define PHY_BB_SVD_MEM0_25_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_25_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_25_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_25_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_25_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_25_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_25_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_25_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_25_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_25_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_25_ADDRESS                                       0x11464
#define PHY_BB_SVD_MEM0_25_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_25_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_25_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_25_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_25_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_25_RESET                                         0x00000000

// 0x11468 (BB_SVD_MEM0_26)
#define PHY_BB_SVD_MEM0_26_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_26_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_26_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_26_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_26_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_26_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_26_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_26_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_26_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_26_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_26_ADDRESS                                       0x11468
#define PHY_BB_SVD_MEM0_26_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_26_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_26_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_26_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_26_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_26_RESET                                         0x00000000

// 0x1146c (BB_SVD_MEM0_27)
#define PHY_BB_SVD_MEM0_27_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_27_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_27_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_27_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_27_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_27_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_27_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_27_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_27_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_27_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_27_ADDRESS                                       0x1146c
#define PHY_BB_SVD_MEM0_27_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_27_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_27_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_27_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_27_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_27_RESET                                         0x00000000

// 0x11470 (BB_SVD_MEM0_28)
#define PHY_BB_SVD_MEM0_28_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_28_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_28_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_28_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_28_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_28_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_28_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_28_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_28_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_28_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_28_ADDRESS                                       0x11470
#define PHY_BB_SVD_MEM0_28_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_28_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_28_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_28_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_28_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_28_RESET                                         0x00000000

// 0x11474 (BB_SVD_MEM0_29)
#define PHY_BB_SVD_MEM0_29_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_29_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_29_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_29_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_29_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_29_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_29_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_29_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_29_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_29_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_29_ADDRESS                                       0x11474
#define PHY_BB_SVD_MEM0_29_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_29_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_29_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_29_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_29_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_29_RESET                                         0x00000000

// 0x11478 (BB_SVD_MEM0_30)
#define PHY_BB_SVD_MEM0_30_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_30_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_30_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_30_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_30_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_30_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_30_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_30_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_30_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_30_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_30_ADDRESS                                       0x11478
#define PHY_BB_SVD_MEM0_30_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_30_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_30_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_30_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_30_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_30_RESET                                         0x00000000

// 0x1147c (BB_SVD_MEM0_31)
#define PHY_BB_SVD_MEM0_31_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_31_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_31_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_31_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_31_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_31_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_31_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_31_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_31_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_31_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_31_ADDRESS                                       0x1147c
#define PHY_BB_SVD_MEM0_31_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_31_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_31_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_31_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_31_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_31_RESET                                         0x00000000

// 0x11480 (BB_SVD_MEM0_32)
#define PHY_BB_SVD_MEM0_32_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_32_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_32_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_32_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_32_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_32_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_32_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_32_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_32_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_32_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_32_ADDRESS                                       0x11480
#define PHY_BB_SVD_MEM0_32_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_32_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_32_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_32_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_32_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_32_RESET                                         0x00000000

// 0x11484 (BB_SVD_MEM0_33)
#define PHY_BB_SVD_MEM0_33_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_33_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_33_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_33_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_33_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_33_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_33_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_33_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_33_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_33_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_33_ADDRESS                                       0x11484
#define PHY_BB_SVD_MEM0_33_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_33_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_33_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_33_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_33_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_33_RESET                                         0x00000000

// 0x11488 (BB_SVD_MEM0_34)
#define PHY_BB_SVD_MEM0_34_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_34_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_34_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_34_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_34_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_34_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_34_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_34_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_34_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_34_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_34_ADDRESS                                       0x11488
#define PHY_BB_SVD_MEM0_34_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_34_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_34_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_34_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_34_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_34_RESET                                         0x00000000

// 0x1148c (BB_SVD_MEM0_35)
#define PHY_BB_SVD_MEM0_35_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_35_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_35_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_35_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_35_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_35_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_35_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_35_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_35_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_35_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_35_ADDRESS                                       0x1148c
#define PHY_BB_SVD_MEM0_35_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_35_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_35_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_35_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_35_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_35_RESET                                         0x00000000

// 0x11490 (BB_SVD_MEM0_36)
#define PHY_BB_SVD_MEM0_36_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_36_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_36_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_36_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_36_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_36_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_36_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_36_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_36_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_36_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_36_ADDRESS                                       0x11490
#define PHY_BB_SVD_MEM0_36_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_36_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_36_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_36_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_36_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_36_RESET                                         0x00000000

// 0x11494 (BB_SVD_MEM0_37)
#define PHY_BB_SVD_MEM0_37_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_37_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_37_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_37_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_37_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_37_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_37_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_37_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_37_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_37_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_37_ADDRESS                                       0x11494
#define PHY_BB_SVD_MEM0_37_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_37_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_37_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_37_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_37_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_37_RESET                                         0x00000000

// 0x11498 (BB_SVD_MEM0_38)
#define PHY_BB_SVD_MEM0_38_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_38_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_38_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_38_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_38_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_38_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_38_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_38_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_38_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_38_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_38_ADDRESS                                       0x11498
#define PHY_BB_SVD_MEM0_38_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_38_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_38_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_38_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_38_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_38_RESET                                         0x00000000

// 0x1149c (BB_SVD_MEM0_39)
#define PHY_BB_SVD_MEM0_39_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_39_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_39_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_39_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_39_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_39_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_39_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_39_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_39_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_39_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_39_ADDRESS                                       0x1149c
#define PHY_BB_SVD_MEM0_39_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_39_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_39_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_39_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_39_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_39_RESET                                         0x00000000

// 0x114a0 (BB_SVD_MEM0_40)
#define PHY_BB_SVD_MEM0_40_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_40_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_40_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_40_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_40_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_40_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_40_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_40_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_40_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_40_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_40_ADDRESS                                       0x114a0
#define PHY_BB_SVD_MEM0_40_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_40_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_40_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_40_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_40_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_40_RESET                                         0x00000000

// 0x114a4 (BB_SVD_MEM0_41)
#define PHY_BB_SVD_MEM0_41_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_41_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_41_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_41_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_41_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_41_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_41_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_41_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_41_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_41_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_41_ADDRESS                                       0x114a4
#define PHY_BB_SVD_MEM0_41_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_41_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_41_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_41_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_41_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_41_RESET                                         0x00000000

// 0x114a8 (BB_SVD_MEM0_42)
#define PHY_BB_SVD_MEM0_42_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_42_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_42_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_42_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_42_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_42_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_42_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_42_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_42_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_42_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_42_ADDRESS                                       0x114a8
#define PHY_BB_SVD_MEM0_42_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_42_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_42_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_42_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_42_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_42_RESET                                         0x00000000

// 0x114ac (BB_SVD_MEM0_43)
#define PHY_BB_SVD_MEM0_43_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_43_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_43_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_43_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_43_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_43_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_43_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_43_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_43_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_43_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_43_ADDRESS                                       0x114ac
#define PHY_BB_SVD_MEM0_43_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_43_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_43_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_43_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_43_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_43_RESET                                         0x00000000

// 0x114b0 (BB_SVD_MEM0_44)
#define PHY_BB_SVD_MEM0_44_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_44_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_44_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_44_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_44_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_44_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_44_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_44_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_44_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_44_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_44_ADDRESS                                       0x114b0
#define PHY_BB_SVD_MEM0_44_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_44_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_44_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_44_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_44_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_44_RESET                                         0x00000000

// 0x114b4 (BB_SVD_MEM0_45)
#define PHY_BB_SVD_MEM0_45_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_45_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_45_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_45_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_45_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_45_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_45_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_45_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_45_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_45_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_45_ADDRESS                                       0x114b4
#define PHY_BB_SVD_MEM0_45_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_45_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_45_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_45_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_45_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_45_RESET                                         0x00000000

// 0x114b8 (BB_SVD_MEM0_46)
#define PHY_BB_SVD_MEM0_46_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_46_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_46_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_46_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_46_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_46_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_46_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_46_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_46_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_46_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_46_ADDRESS                                       0x114b8
#define PHY_BB_SVD_MEM0_46_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_46_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_46_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_46_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_46_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_46_RESET                                         0x00000000

// 0x114bc (BB_SVD_MEM0_47)
#define PHY_BB_SVD_MEM0_47_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_47_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_47_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_47_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_47_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_47_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_47_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_47_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_47_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_47_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_47_ADDRESS                                       0x114bc
#define PHY_BB_SVD_MEM0_47_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_47_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_47_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_47_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_47_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_47_RESET                                         0x00000000

// 0x114c0 (BB_SVD_MEM0_48)
#define PHY_BB_SVD_MEM0_48_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_48_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_48_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_48_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_48_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_48_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_48_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_48_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_48_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_48_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_48_ADDRESS                                       0x114c0
#define PHY_BB_SVD_MEM0_48_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_48_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_48_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_48_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_48_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_48_RESET                                         0x00000000

// 0x114c4 (BB_SVD_MEM0_49)
#define PHY_BB_SVD_MEM0_49_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_49_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_49_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_49_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_49_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_49_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_49_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_49_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_49_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_49_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_49_ADDRESS                                       0x114c4
#define PHY_BB_SVD_MEM0_49_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_49_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_49_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_49_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_49_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_49_RESET                                         0x00000000

// 0x114c8 (BB_SVD_MEM0_50)
#define PHY_BB_SVD_MEM0_50_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_50_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_50_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_50_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_50_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_50_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_50_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_50_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_50_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_50_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_50_ADDRESS                                       0x114c8
#define PHY_BB_SVD_MEM0_50_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_50_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_50_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_50_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_50_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_50_RESET                                         0x00000000

// 0x114cc (BB_SVD_MEM0_51)
#define PHY_BB_SVD_MEM0_51_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_51_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_51_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_51_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_51_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_51_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_51_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_51_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_51_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_51_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_51_ADDRESS                                       0x114cc
#define PHY_BB_SVD_MEM0_51_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_51_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_51_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_51_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_51_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_51_RESET                                         0x00000000

// 0x114d0 (BB_SVD_MEM0_52)
#define PHY_BB_SVD_MEM0_52_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_52_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_52_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_52_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_52_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_52_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_52_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_52_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_52_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_52_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_52_ADDRESS                                       0x114d0
#define PHY_BB_SVD_MEM0_52_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_52_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_52_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_52_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_52_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_52_RESET                                         0x00000000

// 0x114d4 (BB_SVD_MEM0_53)
#define PHY_BB_SVD_MEM0_53_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_53_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_53_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_53_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_53_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_53_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_53_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_53_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_53_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_53_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_53_ADDRESS                                       0x114d4
#define PHY_BB_SVD_MEM0_53_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_53_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_53_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_53_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_53_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_53_RESET                                         0x00000000

// 0x114d8 (BB_SVD_MEM0_54)
#define PHY_BB_SVD_MEM0_54_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_54_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_54_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_54_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_54_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_54_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_54_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_54_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_54_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_54_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_54_ADDRESS                                       0x114d8
#define PHY_BB_SVD_MEM0_54_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_54_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_54_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_54_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_54_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_54_RESET                                         0x00000000

// 0x114dc (BB_SVD_MEM0_55)
#define PHY_BB_SVD_MEM0_55_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_55_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_55_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_55_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_55_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_55_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_55_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_55_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_55_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_55_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_55_ADDRESS                                       0x114dc
#define PHY_BB_SVD_MEM0_55_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_55_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_55_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_55_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_55_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_55_RESET                                         0x00000000

// 0x114e0 (BB_SVD_MEM0_56)
#define PHY_BB_SVD_MEM0_56_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_56_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_56_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_56_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_56_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_56_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_56_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_56_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_56_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_56_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_56_ADDRESS                                       0x114e0
#define PHY_BB_SVD_MEM0_56_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_56_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_56_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_56_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_56_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_56_RESET                                         0x00000000

// 0x114e4 (BB_SVD_MEM0_57)
#define PHY_BB_SVD_MEM0_57_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_57_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_57_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_57_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_57_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_57_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_57_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_57_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_57_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_57_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_57_ADDRESS                                       0x114e4
#define PHY_BB_SVD_MEM0_57_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_57_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_57_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_57_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_57_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_57_RESET                                         0x00000000

// 0x114e8 (BB_SVD_MEM0_58)
#define PHY_BB_SVD_MEM0_58_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_58_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_58_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_58_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_58_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_58_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_58_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_58_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_58_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_58_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_58_ADDRESS                                       0x114e8
#define PHY_BB_SVD_MEM0_58_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_58_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_58_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_58_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_58_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_58_RESET                                         0x00000000

// 0x114ec (BB_SVD_MEM0_59)
#define PHY_BB_SVD_MEM0_59_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_59_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_59_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_59_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_59_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_59_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_59_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_59_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_59_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_59_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_59_ADDRESS                                       0x114ec
#define PHY_BB_SVD_MEM0_59_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_59_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_59_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_59_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_59_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_59_RESET                                         0x00000000

// 0x114f0 (BB_SVD_MEM0_60)
#define PHY_BB_SVD_MEM0_60_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_60_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_60_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_60_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_60_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_60_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_60_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_60_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_60_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_60_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_60_ADDRESS                                       0x114f0
#define PHY_BB_SVD_MEM0_60_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_60_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_60_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_60_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_60_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_60_RESET                                         0x00000000

// 0x114f4 (BB_SVD_MEM0_61)
#define PHY_BB_SVD_MEM0_61_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_61_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_61_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_61_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_61_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_61_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_61_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_61_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_61_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_61_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_61_ADDRESS                                       0x114f4
#define PHY_BB_SVD_MEM0_61_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_61_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_61_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_61_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_61_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_61_RESET                                         0x00000000

// 0x114f8 (BB_SVD_MEM0_62)
#define PHY_BB_SVD_MEM0_62_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_62_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_62_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_62_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_62_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_62_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_62_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_62_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_62_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_62_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_62_ADDRESS                                       0x114f8
#define PHY_BB_SVD_MEM0_62_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_62_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_62_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_62_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_62_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_62_RESET                                         0x00000000

// 0x114fc (BB_SVD_MEM0_63)
#define PHY_BB_SVD_MEM0_63_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_63_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_63_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_63_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_63_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_63_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_63_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_63_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_63_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_63_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_63_ADDRESS                                       0x114fc
#define PHY_BB_SVD_MEM0_63_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_63_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_63_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_63_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_63_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_63_RESET                                         0x00000000

// 0x11500 (BB_SVD_MEM0_64)
#define PHY_BB_SVD_MEM0_64_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_64_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_64_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_64_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_64_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_64_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_64_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_64_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_64_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_64_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_64_ADDRESS                                       0x11500
#define PHY_BB_SVD_MEM0_64_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_64_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_64_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_64_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_64_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_64_RESET                                         0x00000000

// 0x11504 (BB_SVD_MEM0_65)
#define PHY_BB_SVD_MEM0_65_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_65_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_65_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_65_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_65_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_65_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_65_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_65_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_65_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_65_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_65_ADDRESS                                       0x11504
#define PHY_BB_SVD_MEM0_65_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_65_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_65_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_65_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_65_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_65_RESET                                         0x00000000

// 0x11508 (BB_SVD_MEM0_66)
#define PHY_BB_SVD_MEM0_66_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_66_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_66_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_66_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_66_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_66_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_66_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_66_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_66_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_66_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_66_ADDRESS                                       0x11508
#define PHY_BB_SVD_MEM0_66_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_66_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_66_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_66_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_66_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_66_RESET                                         0x00000000

// 0x1150c (BB_SVD_MEM0_67)
#define PHY_BB_SVD_MEM0_67_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_67_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_67_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_67_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_67_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_67_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_67_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_67_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_67_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_67_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_67_ADDRESS                                       0x1150c
#define PHY_BB_SVD_MEM0_67_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_67_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_67_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_67_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_67_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_67_RESET                                         0x00000000

// 0x11510 (BB_SVD_MEM0_68)
#define PHY_BB_SVD_MEM0_68_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_68_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_68_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_68_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_68_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_68_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_68_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_68_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_68_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_68_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_68_ADDRESS                                       0x11510
#define PHY_BB_SVD_MEM0_68_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_68_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_68_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_68_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_68_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_68_RESET                                         0x00000000

// 0x11514 (BB_SVD_MEM0_69)
#define PHY_BB_SVD_MEM0_69_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_69_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_69_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_69_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_69_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_69_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_69_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_69_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_69_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_69_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_69_ADDRESS                                       0x11514
#define PHY_BB_SVD_MEM0_69_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_69_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_69_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_69_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_69_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_69_RESET                                         0x00000000

// 0x11518 (BB_SVD_MEM0_70)
#define PHY_BB_SVD_MEM0_70_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_70_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_70_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_70_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_70_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_70_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_70_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_70_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_70_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_70_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_70_ADDRESS                                       0x11518
#define PHY_BB_SVD_MEM0_70_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_70_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_70_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_70_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_70_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_70_RESET                                         0x00000000

// 0x1151c (BB_SVD_MEM0_71)
#define PHY_BB_SVD_MEM0_71_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_71_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_71_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_71_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_71_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_71_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_71_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_71_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_71_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_71_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_71_ADDRESS                                       0x1151c
#define PHY_BB_SVD_MEM0_71_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_71_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_71_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_71_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_71_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_71_RESET                                         0x00000000

// 0x11520 (BB_SVD_MEM0_72)
#define PHY_BB_SVD_MEM0_72_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_72_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_72_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_72_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_72_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_72_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_72_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_72_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_72_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_72_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_72_ADDRESS                                       0x11520
#define PHY_BB_SVD_MEM0_72_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_72_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_72_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_72_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_72_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_72_RESET                                         0x00000000

// 0x11524 (BB_SVD_MEM0_73)
#define PHY_BB_SVD_MEM0_73_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_73_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_73_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_73_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_73_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_73_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_73_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_73_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_73_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_73_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_73_ADDRESS                                       0x11524
#define PHY_BB_SVD_MEM0_73_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_73_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_73_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_73_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_73_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_73_RESET                                         0x00000000

// 0x11528 (BB_SVD_MEM0_74)
#define PHY_BB_SVD_MEM0_74_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_74_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_74_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_74_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_74_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_74_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_74_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_74_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_74_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_74_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_74_ADDRESS                                       0x11528
#define PHY_BB_SVD_MEM0_74_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_74_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_74_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_74_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_74_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_74_RESET                                         0x00000000

// 0x1152c (BB_SVD_MEM0_75)
#define PHY_BB_SVD_MEM0_75_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_75_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_75_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_75_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_75_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_75_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_75_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_75_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_75_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_75_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_75_ADDRESS                                       0x1152c
#define PHY_BB_SVD_MEM0_75_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_75_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_75_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_75_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_75_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_75_RESET                                         0x00000000

// 0x11530 (BB_SVD_MEM0_76)
#define PHY_BB_SVD_MEM0_76_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_76_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_76_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_76_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_76_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_76_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_76_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_76_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_76_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_76_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_76_ADDRESS                                       0x11530
#define PHY_BB_SVD_MEM0_76_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_76_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_76_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_76_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_76_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_76_RESET                                         0x00000000

// 0x11534 (BB_SVD_MEM0_77)
#define PHY_BB_SVD_MEM0_77_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_77_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_77_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_77_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_77_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_77_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_77_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_77_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_77_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_77_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_77_ADDRESS                                       0x11534
#define PHY_BB_SVD_MEM0_77_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_77_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_77_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_77_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_77_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_77_RESET                                         0x00000000

// 0x11538 (BB_SVD_MEM0_78)
#define PHY_BB_SVD_MEM0_78_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_78_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_78_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_78_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_78_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_78_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_78_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_78_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_78_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_78_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_78_ADDRESS                                       0x11538
#define PHY_BB_SVD_MEM0_78_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_78_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_78_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_78_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_78_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_78_RESET                                         0x00000000

// 0x1153c (BB_SVD_MEM0_79)
#define PHY_BB_SVD_MEM0_79_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_79_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_79_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_79_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_79_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_79_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_79_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_79_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_79_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_79_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_79_ADDRESS                                       0x1153c
#define PHY_BB_SVD_MEM0_79_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_79_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_79_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_79_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_79_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_79_RESET                                         0x00000000

// 0x11540 (BB_SVD_MEM0_80)
#define PHY_BB_SVD_MEM0_80_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_80_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_80_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_80_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_80_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_80_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_80_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_80_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_80_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_80_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_80_ADDRESS                                       0x11540
#define PHY_BB_SVD_MEM0_80_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_80_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_80_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_80_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_80_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_80_RESET                                         0x00000000

// 0x11544 (BB_SVD_MEM0_81)
#define PHY_BB_SVD_MEM0_81_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_81_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_81_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_81_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_81_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_81_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_81_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_81_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_81_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_81_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_81_ADDRESS                                       0x11544
#define PHY_BB_SVD_MEM0_81_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_81_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_81_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_81_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_81_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_81_RESET                                         0x00000000

// 0x11548 (BB_SVD_MEM0_82)
#define PHY_BB_SVD_MEM0_82_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_82_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_82_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_82_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_82_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_82_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_82_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_82_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_82_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_82_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_82_ADDRESS                                       0x11548
#define PHY_BB_SVD_MEM0_82_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_82_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_82_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_82_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_82_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_82_RESET                                         0x00000000

// 0x1154c (BB_SVD_MEM0_83)
#define PHY_BB_SVD_MEM0_83_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_83_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_83_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_83_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_83_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_83_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_83_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_83_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_83_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_83_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_83_ADDRESS                                       0x1154c
#define PHY_BB_SVD_MEM0_83_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_83_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_83_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_83_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_83_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_83_RESET                                         0x00000000

// 0x11550 (BB_SVD_MEM0_84)
#define PHY_BB_SVD_MEM0_84_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_84_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_84_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_84_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_84_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_84_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_84_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_84_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_84_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_84_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_84_ADDRESS                                       0x11550
#define PHY_BB_SVD_MEM0_84_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_84_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_84_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_84_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_84_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_84_RESET                                         0x00000000

// 0x11554 (BB_SVD_MEM0_85)
#define PHY_BB_SVD_MEM0_85_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_85_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_85_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_85_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_85_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_85_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_85_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_85_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_85_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_85_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_85_ADDRESS                                       0x11554
#define PHY_BB_SVD_MEM0_85_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_85_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_85_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_85_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_85_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_85_RESET                                         0x00000000

// 0x11558 (BB_SVD_MEM0_86)
#define PHY_BB_SVD_MEM0_86_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_86_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_86_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_86_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_86_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_86_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_86_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_86_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_86_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_86_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_86_ADDRESS                                       0x11558
#define PHY_BB_SVD_MEM0_86_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_86_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_86_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_86_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_86_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_86_RESET                                         0x00000000

// 0x1155c (BB_SVD_MEM0_87)
#define PHY_BB_SVD_MEM0_87_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_87_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_87_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_87_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_87_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_87_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_87_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_87_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_87_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_87_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_87_ADDRESS                                       0x1155c
#define PHY_BB_SVD_MEM0_87_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_87_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_87_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_87_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_87_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_87_RESET                                         0x00000000

// 0x11560 (BB_SVD_MEM0_88)
#define PHY_BB_SVD_MEM0_88_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_88_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_88_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_88_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_88_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_88_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_88_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_88_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_88_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_88_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_88_ADDRESS                                       0x11560
#define PHY_BB_SVD_MEM0_88_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_88_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_88_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_88_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_88_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_88_RESET                                         0x00000000

// 0x11564 (BB_SVD_MEM0_89)
#define PHY_BB_SVD_MEM0_89_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_89_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_89_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_89_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_89_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_89_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_89_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_89_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_89_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_89_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_89_ADDRESS                                       0x11564
#define PHY_BB_SVD_MEM0_89_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_89_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_89_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_89_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_89_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_89_RESET                                         0x00000000

// 0x11568 (BB_SVD_MEM0_90)
#define PHY_BB_SVD_MEM0_90_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_90_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_90_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_90_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_90_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_90_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_90_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_90_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_90_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_90_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_90_ADDRESS                                       0x11568
#define PHY_BB_SVD_MEM0_90_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_90_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_90_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_90_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_90_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_90_RESET                                         0x00000000

// 0x1156c (BB_SVD_MEM0_91)
#define PHY_BB_SVD_MEM0_91_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_91_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_91_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_91_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_91_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_91_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_91_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_91_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_91_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_91_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_91_ADDRESS                                       0x1156c
#define PHY_BB_SVD_MEM0_91_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_91_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_91_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_91_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_91_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_91_RESET                                         0x00000000

// 0x11570 (BB_SVD_MEM0_92)
#define PHY_BB_SVD_MEM0_92_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_92_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_92_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_92_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_92_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_92_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_92_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_92_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_92_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_92_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_92_ADDRESS                                       0x11570
#define PHY_BB_SVD_MEM0_92_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_92_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_92_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_92_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_92_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_92_RESET                                         0x00000000

// 0x11574 (BB_SVD_MEM0_93)
#define PHY_BB_SVD_MEM0_93_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_93_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_93_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_93_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_93_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_93_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_93_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_93_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_93_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_93_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_93_ADDRESS                                       0x11574
#define PHY_BB_SVD_MEM0_93_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_93_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_93_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_93_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_93_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_93_RESET                                         0x00000000

// 0x11578 (BB_SVD_MEM0_94)
#define PHY_BB_SVD_MEM0_94_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_94_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_94_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_94_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_94_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_94_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_94_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_94_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_94_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_94_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_94_ADDRESS                                       0x11578
#define PHY_BB_SVD_MEM0_94_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_94_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_94_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_94_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_94_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_94_RESET                                         0x00000000

// 0x1157c (BB_SVD_MEM0_95)
#define PHY_BB_SVD_MEM0_95_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_95_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_95_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_95_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_95_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_95_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_95_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_95_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_95_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_95_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_95_ADDRESS                                       0x1157c
#define PHY_BB_SVD_MEM0_95_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_95_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_95_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_95_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_95_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_95_RESET                                         0x00000000

// 0x11580 (BB_SVD_MEM0_96)
#define PHY_BB_SVD_MEM0_96_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_96_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_96_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_96_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_96_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_96_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_96_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_96_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_96_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_96_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_96_ADDRESS                                       0x11580
#define PHY_BB_SVD_MEM0_96_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_96_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_96_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_96_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_96_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_96_RESET                                         0x00000000

// 0x11584 (BB_SVD_MEM0_97)
#define PHY_BB_SVD_MEM0_97_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_97_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_97_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_97_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_97_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_97_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_97_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_97_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_97_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_97_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_97_ADDRESS                                       0x11584
#define PHY_BB_SVD_MEM0_97_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_97_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_97_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_97_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_97_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_97_RESET                                         0x00000000

// 0x11588 (BB_SVD_MEM0_98)
#define PHY_BB_SVD_MEM0_98_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_98_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_98_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_98_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_98_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_98_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_98_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_98_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_98_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_98_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_98_ADDRESS                                       0x11588
#define PHY_BB_SVD_MEM0_98_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_98_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_98_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_98_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_98_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_98_RESET                                         0x00000000

// 0x1158c (BB_SVD_MEM0_99)
#define PHY_BB_SVD_MEM0_99_SVD_MEM0_MSB                                  31
#define PHY_BB_SVD_MEM0_99_SVD_MEM0_LSB                                  0
#define PHY_BB_SVD_MEM0_99_SVD_MEM0_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_99_SVD_MEM0_GET(x)                               (((x) & PHY_BB_SVD_MEM0_99_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_99_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_99_SVD_MEM0_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM0_99_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_99_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_99_SVD_MEM0_RESET                                0
#define PHY_BB_SVD_MEM0_99_ADDRESS                                       0x1158c
#define PHY_BB_SVD_MEM0_99_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_99_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_99_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM0_99_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM0_99_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM0_99_RESET                                         0x00000000

// 0x11590 (BB_SVD_MEM0_100)
#define PHY_BB_SVD_MEM0_100_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_100_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_100_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_100_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_100_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_100_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_100_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_100_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_100_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_100_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_100_ADDRESS                                      0x11590
#define PHY_BB_SVD_MEM0_100_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_100_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_100_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_100_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_100_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_100_RESET                                        0x00000000

// 0x11594 (BB_SVD_MEM0_101)
#define PHY_BB_SVD_MEM0_101_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_101_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_101_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_101_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_101_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_101_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_101_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_101_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_101_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_101_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_101_ADDRESS                                      0x11594
#define PHY_BB_SVD_MEM0_101_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_101_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_101_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_101_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_101_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_101_RESET                                        0x00000000

// 0x11598 (BB_SVD_MEM0_102)
#define PHY_BB_SVD_MEM0_102_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_102_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_102_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_102_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_102_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_102_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_102_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_102_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_102_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_102_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_102_ADDRESS                                      0x11598
#define PHY_BB_SVD_MEM0_102_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_102_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_102_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_102_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_102_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_102_RESET                                        0x00000000

// 0x1159c (BB_SVD_MEM0_103)
#define PHY_BB_SVD_MEM0_103_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_103_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_103_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_103_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_103_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_103_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_103_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_103_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_103_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_103_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_103_ADDRESS                                      0x1159c
#define PHY_BB_SVD_MEM0_103_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_103_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_103_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_103_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_103_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_103_RESET                                        0x00000000

// 0x115a0 (BB_SVD_MEM0_104)
#define PHY_BB_SVD_MEM0_104_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_104_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_104_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_104_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_104_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_104_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_104_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_104_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_104_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_104_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_104_ADDRESS                                      0x115a0
#define PHY_BB_SVD_MEM0_104_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_104_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_104_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_104_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_104_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_104_RESET                                        0x00000000

// 0x115a4 (BB_SVD_MEM0_105)
#define PHY_BB_SVD_MEM0_105_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_105_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_105_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_105_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_105_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_105_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_105_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_105_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_105_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_105_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_105_ADDRESS                                      0x115a4
#define PHY_BB_SVD_MEM0_105_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_105_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_105_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_105_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_105_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_105_RESET                                        0x00000000

// 0x115a8 (BB_SVD_MEM0_106)
#define PHY_BB_SVD_MEM0_106_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_106_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_106_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_106_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_106_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_106_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_106_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_106_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_106_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_106_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_106_ADDRESS                                      0x115a8
#define PHY_BB_SVD_MEM0_106_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_106_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_106_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_106_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_106_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_106_RESET                                        0x00000000

// 0x115ac (BB_SVD_MEM0_107)
#define PHY_BB_SVD_MEM0_107_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_107_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_107_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_107_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_107_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_107_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_107_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_107_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_107_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_107_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_107_ADDRESS                                      0x115ac
#define PHY_BB_SVD_MEM0_107_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_107_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_107_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_107_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_107_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_107_RESET                                        0x00000000

// 0x115b0 (BB_SVD_MEM0_108)
#define PHY_BB_SVD_MEM0_108_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_108_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_108_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_108_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_108_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_108_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_108_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_108_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_108_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_108_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_108_ADDRESS                                      0x115b0
#define PHY_BB_SVD_MEM0_108_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_108_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_108_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_108_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_108_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_108_RESET                                        0x00000000

// 0x115b4 (BB_SVD_MEM0_109)
#define PHY_BB_SVD_MEM0_109_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_109_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_109_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_109_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_109_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_109_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_109_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_109_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_109_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_109_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_109_ADDRESS                                      0x115b4
#define PHY_BB_SVD_MEM0_109_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_109_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_109_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_109_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_109_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_109_RESET                                        0x00000000

// 0x115b8 (BB_SVD_MEM0_110)
#define PHY_BB_SVD_MEM0_110_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_110_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_110_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_110_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_110_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_110_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_110_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_110_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_110_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_110_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_110_ADDRESS                                      0x115b8
#define PHY_BB_SVD_MEM0_110_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_110_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_110_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_110_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_110_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_110_RESET                                        0x00000000

// 0x115bc (BB_SVD_MEM0_111)
#define PHY_BB_SVD_MEM0_111_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_111_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_111_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_111_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_111_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_111_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_111_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_111_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_111_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_111_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_111_ADDRESS                                      0x115bc
#define PHY_BB_SVD_MEM0_111_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_111_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_111_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_111_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_111_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_111_RESET                                        0x00000000

// 0x115c0 (BB_SVD_MEM0_112)
#define PHY_BB_SVD_MEM0_112_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_112_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_112_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_112_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_112_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_112_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_112_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_112_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_112_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_112_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_112_ADDRESS                                      0x115c0
#define PHY_BB_SVD_MEM0_112_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_112_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_112_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_112_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_112_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_112_RESET                                        0x00000000

// 0x115c4 (BB_SVD_MEM0_113)
#define PHY_BB_SVD_MEM0_113_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_113_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_113_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_113_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_113_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_113_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_113_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_113_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_113_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_113_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_113_ADDRESS                                      0x115c4
#define PHY_BB_SVD_MEM0_113_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_113_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_113_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_113_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_113_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_113_RESET                                        0x00000000

// 0x115c8 (BB_SVD_MEM0_114)
#define PHY_BB_SVD_MEM0_114_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_114_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_114_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_114_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_114_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_114_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_114_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_114_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_114_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_114_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_114_ADDRESS                                      0x115c8
#define PHY_BB_SVD_MEM0_114_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_114_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_114_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_114_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_114_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_114_RESET                                        0x00000000

// 0x115cc (BB_SVD_MEM0_115)
#define PHY_BB_SVD_MEM0_115_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_115_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_115_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_115_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_115_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_115_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_115_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_115_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_115_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_115_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_115_ADDRESS                                      0x115cc
#define PHY_BB_SVD_MEM0_115_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_115_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_115_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_115_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_115_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_115_RESET                                        0x00000000

// 0x115d0 (BB_SVD_MEM0_116)
#define PHY_BB_SVD_MEM0_116_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_116_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_116_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_116_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_116_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_116_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_116_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_116_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_116_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_116_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_116_ADDRESS                                      0x115d0
#define PHY_BB_SVD_MEM0_116_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_116_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_116_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_116_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_116_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_116_RESET                                        0x00000000

// 0x115d4 (BB_SVD_MEM0_117)
#define PHY_BB_SVD_MEM0_117_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_117_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_117_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_117_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_117_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_117_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_117_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_117_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_117_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_117_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_117_ADDRESS                                      0x115d4
#define PHY_BB_SVD_MEM0_117_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_117_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_117_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_117_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_117_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_117_RESET                                        0x00000000

// 0x115d8 (BB_SVD_MEM0_118)
#define PHY_BB_SVD_MEM0_118_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_118_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_118_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_118_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_118_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_118_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_118_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_118_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_118_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_118_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_118_ADDRESS                                      0x115d8
#define PHY_BB_SVD_MEM0_118_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_118_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_118_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_118_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_118_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_118_RESET                                        0x00000000

// 0x115dc (BB_SVD_MEM0_119)
#define PHY_BB_SVD_MEM0_119_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_119_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_119_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_119_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_119_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_119_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_119_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_119_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_119_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_119_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_119_ADDRESS                                      0x115dc
#define PHY_BB_SVD_MEM0_119_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_119_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_119_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_119_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_119_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_119_RESET                                        0x00000000

// 0x115e0 (BB_SVD_MEM0_120)
#define PHY_BB_SVD_MEM0_120_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_120_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_120_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_120_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_120_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_120_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_120_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_120_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_120_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_120_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_120_ADDRESS                                      0x115e0
#define PHY_BB_SVD_MEM0_120_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_120_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_120_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_120_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_120_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_120_RESET                                        0x00000000

// 0x115e4 (BB_SVD_MEM0_121)
#define PHY_BB_SVD_MEM0_121_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_121_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_121_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_121_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_121_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_121_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_121_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_121_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_121_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_121_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_121_ADDRESS                                      0x115e4
#define PHY_BB_SVD_MEM0_121_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_121_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_121_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_121_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_121_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_121_RESET                                        0x00000000

// 0x115e8 (BB_SVD_MEM0_122)
#define PHY_BB_SVD_MEM0_122_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_122_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_122_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_122_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_122_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_122_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_122_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_122_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_122_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_122_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_122_ADDRESS                                      0x115e8
#define PHY_BB_SVD_MEM0_122_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_122_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_122_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_122_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_122_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_122_RESET                                        0x00000000

// 0x115ec (BB_SVD_MEM0_123)
#define PHY_BB_SVD_MEM0_123_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_123_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_123_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_123_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_123_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_123_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_123_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_123_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_123_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_123_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_123_ADDRESS                                      0x115ec
#define PHY_BB_SVD_MEM0_123_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_123_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_123_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_123_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_123_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_123_RESET                                        0x00000000

// 0x115f0 (BB_SVD_MEM0_124)
#define PHY_BB_SVD_MEM0_124_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_124_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_124_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_124_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_124_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_124_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_124_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_124_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_124_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_124_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_124_ADDRESS                                      0x115f0
#define PHY_BB_SVD_MEM0_124_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_124_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_124_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_124_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_124_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_124_RESET                                        0x00000000

// 0x115f4 (BB_SVD_MEM0_125)
#define PHY_BB_SVD_MEM0_125_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_125_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_125_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_125_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_125_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_125_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_125_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_125_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_125_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_125_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_125_ADDRESS                                      0x115f4
#define PHY_BB_SVD_MEM0_125_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_125_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_125_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_125_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_125_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_125_RESET                                        0x00000000

// 0x115f8 (BB_SVD_MEM0_126)
#define PHY_BB_SVD_MEM0_126_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_126_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_126_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_126_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_126_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_126_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_126_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_126_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_126_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_126_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_126_ADDRESS                                      0x115f8
#define PHY_BB_SVD_MEM0_126_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_126_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_126_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_126_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_126_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_126_RESET                                        0x00000000

// 0x115fc (BB_SVD_MEM0_127)
#define PHY_BB_SVD_MEM0_127_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_127_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_127_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_127_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_127_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_127_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_127_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_127_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_127_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_127_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_127_ADDRESS                                      0x115fc
#define PHY_BB_SVD_MEM0_127_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_127_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_127_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_127_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_127_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_127_RESET                                        0x00000000

// 0x11600 (BB_SVD_MEM0_128)
#define PHY_BB_SVD_MEM0_128_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_128_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_128_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_128_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_128_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_128_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_128_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_128_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_128_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_128_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_128_ADDRESS                                      0x11600
#define PHY_BB_SVD_MEM0_128_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_128_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_128_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_128_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_128_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_128_RESET                                        0x00000000

// 0x11604 (BB_SVD_MEM0_129)
#define PHY_BB_SVD_MEM0_129_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_129_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_129_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_129_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_129_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_129_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_129_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_129_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_129_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_129_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_129_ADDRESS                                      0x11604
#define PHY_BB_SVD_MEM0_129_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_129_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_129_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_129_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_129_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_129_RESET                                        0x00000000

// 0x11608 (BB_SVD_MEM0_130)
#define PHY_BB_SVD_MEM0_130_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_130_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_130_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_130_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_130_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_130_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_130_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_130_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_130_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_130_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_130_ADDRESS                                      0x11608
#define PHY_BB_SVD_MEM0_130_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_130_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_130_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_130_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_130_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_130_RESET                                        0x00000000

// 0x1160c (BB_SVD_MEM0_131)
#define PHY_BB_SVD_MEM0_131_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_131_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_131_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_131_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_131_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_131_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_131_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_131_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_131_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_131_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_131_ADDRESS                                      0x1160c
#define PHY_BB_SVD_MEM0_131_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_131_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_131_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_131_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_131_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_131_RESET                                        0x00000000

// 0x11610 (BB_SVD_MEM0_132)
#define PHY_BB_SVD_MEM0_132_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_132_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_132_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_132_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_132_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_132_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_132_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_132_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_132_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_132_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_132_ADDRESS                                      0x11610
#define PHY_BB_SVD_MEM0_132_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_132_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_132_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_132_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_132_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_132_RESET                                        0x00000000

// 0x11614 (BB_SVD_MEM0_133)
#define PHY_BB_SVD_MEM0_133_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_133_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_133_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_133_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_133_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_133_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_133_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_133_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_133_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_133_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_133_ADDRESS                                      0x11614
#define PHY_BB_SVD_MEM0_133_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_133_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_133_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_133_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_133_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_133_RESET                                        0x00000000

// 0x11618 (BB_SVD_MEM0_134)
#define PHY_BB_SVD_MEM0_134_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_134_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_134_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_134_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_134_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_134_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_134_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_134_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_134_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_134_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_134_ADDRESS                                      0x11618
#define PHY_BB_SVD_MEM0_134_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_134_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_134_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_134_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_134_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_134_RESET                                        0x00000000

// 0x1161c (BB_SVD_MEM0_135)
#define PHY_BB_SVD_MEM0_135_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_135_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_135_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_135_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_135_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_135_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_135_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_135_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_135_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_135_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_135_ADDRESS                                      0x1161c
#define PHY_BB_SVD_MEM0_135_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_135_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_135_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_135_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_135_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_135_RESET                                        0x00000000

// 0x11620 (BB_SVD_MEM0_136)
#define PHY_BB_SVD_MEM0_136_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_136_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_136_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_136_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_136_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_136_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_136_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_136_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_136_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_136_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_136_ADDRESS                                      0x11620
#define PHY_BB_SVD_MEM0_136_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_136_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_136_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_136_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_136_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_136_RESET                                        0x00000000

// 0x11624 (BB_SVD_MEM0_137)
#define PHY_BB_SVD_MEM0_137_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_137_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_137_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_137_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_137_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_137_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_137_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_137_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_137_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_137_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_137_ADDRESS                                      0x11624
#define PHY_BB_SVD_MEM0_137_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_137_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_137_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_137_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_137_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_137_RESET                                        0x00000000

// 0x11628 (BB_SVD_MEM0_138)
#define PHY_BB_SVD_MEM0_138_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_138_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_138_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_138_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_138_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_138_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_138_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_138_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_138_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_138_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_138_ADDRESS                                      0x11628
#define PHY_BB_SVD_MEM0_138_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_138_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_138_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_138_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_138_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_138_RESET                                        0x00000000

// 0x1162c (BB_SVD_MEM0_139)
#define PHY_BB_SVD_MEM0_139_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_139_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_139_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_139_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_139_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_139_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_139_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_139_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_139_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_139_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_139_ADDRESS                                      0x1162c
#define PHY_BB_SVD_MEM0_139_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_139_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_139_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_139_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_139_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_139_RESET                                        0x00000000

// 0x11630 (BB_SVD_MEM0_140)
#define PHY_BB_SVD_MEM0_140_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_140_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_140_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_140_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_140_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_140_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_140_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_140_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_140_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_140_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_140_ADDRESS                                      0x11630
#define PHY_BB_SVD_MEM0_140_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_140_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_140_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_140_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_140_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_140_RESET                                        0x00000000

// 0x11634 (BB_SVD_MEM0_141)
#define PHY_BB_SVD_MEM0_141_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_141_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_141_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_141_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_141_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_141_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_141_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_141_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_141_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_141_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_141_ADDRESS                                      0x11634
#define PHY_BB_SVD_MEM0_141_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_141_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_141_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_141_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_141_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_141_RESET                                        0x00000000

// 0x11638 (BB_SVD_MEM0_142)
#define PHY_BB_SVD_MEM0_142_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_142_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_142_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_142_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_142_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_142_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_142_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_142_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_142_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_142_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_142_ADDRESS                                      0x11638
#define PHY_BB_SVD_MEM0_142_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_142_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_142_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_142_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_142_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_142_RESET                                        0x00000000

// 0x1163c (BB_SVD_MEM0_143)
#define PHY_BB_SVD_MEM0_143_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_143_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_143_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_143_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_143_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_143_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_143_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_143_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_143_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_143_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_143_ADDRESS                                      0x1163c
#define PHY_BB_SVD_MEM0_143_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_143_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_143_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_143_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_143_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_143_RESET                                        0x00000000

// 0x11640 (BB_SVD_MEM0_144)
#define PHY_BB_SVD_MEM0_144_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_144_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_144_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_144_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_144_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_144_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_144_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_144_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_144_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_144_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_144_ADDRESS                                      0x11640
#define PHY_BB_SVD_MEM0_144_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_144_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_144_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_144_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_144_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_144_RESET                                        0x00000000

// 0x11644 (BB_SVD_MEM0_145)
#define PHY_BB_SVD_MEM0_145_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_145_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_145_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_145_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_145_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_145_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_145_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_145_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_145_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_145_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_145_ADDRESS                                      0x11644
#define PHY_BB_SVD_MEM0_145_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_145_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_145_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_145_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_145_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_145_RESET                                        0x00000000

// 0x11648 (BB_SVD_MEM0_146)
#define PHY_BB_SVD_MEM0_146_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_146_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_146_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_146_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_146_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_146_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_146_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_146_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_146_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_146_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_146_ADDRESS                                      0x11648
#define PHY_BB_SVD_MEM0_146_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_146_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_146_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_146_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_146_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_146_RESET                                        0x00000000

// 0x1164c (BB_SVD_MEM0_147)
#define PHY_BB_SVD_MEM0_147_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_147_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_147_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_147_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_147_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_147_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_147_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_147_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_147_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_147_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_147_ADDRESS                                      0x1164c
#define PHY_BB_SVD_MEM0_147_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_147_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_147_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_147_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_147_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_147_RESET                                        0x00000000

// 0x11650 (BB_SVD_MEM0_148)
#define PHY_BB_SVD_MEM0_148_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_148_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_148_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_148_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_148_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_148_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_148_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_148_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_148_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_148_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_148_ADDRESS                                      0x11650
#define PHY_BB_SVD_MEM0_148_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_148_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_148_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_148_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_148_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_148_RESET                                        0x00000000

// 0x11654 (BB_SVD_MEM0_149)
#define PHY_BB_SVD_MEM0_149_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_149_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_149_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_149_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_149_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_149_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_149_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_149_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_149_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_149_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_149_ADDRESS                                      0x11654
#define PHY_BB_SVD_MEM0_149_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_149_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_149_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_149_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_149_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_149_RESET                                        0x00000000

// 0x11658 (BB_SVD_MEM0_150)
#define PHY_BB_SVD_MEM0_150_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_150_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_150_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_150_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_150_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_150_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_150_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_150_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_150_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_150_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_150_ADDRESS                                      0x11658
#define PHY_BB_SVD_MEM0_150_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_150_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_150_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_150_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_150_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_150_RESET                                        0x00000000

// 0x1165c (BB_SVD_MEM0_151)
#define PHY_BB_SVD_MEM0_151_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_151_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_151_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_151_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_151_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_151_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_151_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_151_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_151_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_151_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_151_ADDRESS                                      0x1165c
#define PHY_BB_SVD_MEM0_151_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_151_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_151_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_151_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_151_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_151_RESET                                        0x00000000

// 0x11660 (BB_SVD_MEM0_152)
#define PHY_BB_SVD_MEM0_152_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_152_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_152_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_152_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_152_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_152_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_152_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_152_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_152_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_152_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_152_ADDRESS                                      0x11660
#define PHY_BB_SVD_MEM0_152_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_152_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_152_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_152_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_152_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_152_RESET                                        0x00000000

// 0x11664 (BB_SVD_MEM0_153)
#define PHY_BB_SVD_MEM0_153_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_153_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_153_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_153_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_153_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_153_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_153_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_153_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_153_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_153_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_153_ADDRESS                                      0x11664
#define PHY_BB_SVD_MEM0_153_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_153_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_153_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_153_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_153_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_153_RESET                                        0x00000000

// 0x11668 (BB_SVD_MEM0_154)
#define PHY_BB_SVD_MEM0_154_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_154_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_154_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_154_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_154_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_154_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_154_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_154_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_154_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_154_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_154_ADDRESS                                      0x11668
#define PHY_BB_SVD_MEM0_154_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_154_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_154_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_154_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_154_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_154_RESET                                        0x00000000

// 0x1166c (BB_SVD_MEM0_155)
#define PHY_BB_SVD_MEM0_155_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_155_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_155_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_155_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_155_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_155_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_155_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_155_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_155_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_155_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_155_ADDRESS                                      0x1166c
#define PHY_BB_SVD_MEM0_155_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_155_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_155_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_155_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_155_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_155_RESET                                        0x00000000

// 0x11670 (BB_SVD_MEM0_156)
#define PHY_BB_SVD_MEM0_156_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_156_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_156_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_156_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_156_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_156_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_156_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_156_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_156_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_156_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_156_ADDRESS                                      0x11670
#define PHY_BB_SVD_MEM0_156_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_156_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_156_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_156_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_156_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_156_RESET                                        0x00000000

// 0x11674 (BB_SVD_MEM0_157)
#define PHY_BB_SVD_MEM0_157_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_157_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_157_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_157_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_157_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_157_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_157_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_157_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_157_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_157_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_157_ADDRESS                                      0x11674
#define PHY_BB_SVD_MEM0_157_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_157_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_157_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_157_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_157_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_157_RESET                                        0x00000000

// 0x11678 (BB_SVD_MEM0_158)
#define PHY_BB_SVD_MEM0_158_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_158_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_158_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_158_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_158_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_158_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_158_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_158_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_158_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_158_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_158_ADDRESS                                      0x11678
#define PHY_BB_SVD_MEM0_158_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_158_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_158_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_158_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_158_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_158_RESET                                        0x00000000

// 0x1167c (BB_SVD_MEM0_159)
#define PHY_BB_SVD_MEM0_159_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_159_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_159_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_159_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_159_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_159_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_159_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_159_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_159_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_159_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_159_ADDRESS                                      0x1167c
#define PHY_BB_SVD_MEM0_159_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_159_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_159_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_159_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_159_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_159_RESET                                        0x00000000

// 0x11680 (BB_SVD_MEM0_160)
#define PHY_BB_SVD_MEM0_160_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_160_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_160_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_160_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_160_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_160_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_160_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_160_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_160_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_160_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_160_ADDRESS                                      0x11680
#define PHY_BB_SVD_MEM0_160_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_160_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_160_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_160_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_160_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_160_RESET                                        0x00000000

// 0x11684 (BB_SVD_MEM0_161)
#define PHY_BB_SVD_MEM0_161_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_161_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_161_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_161_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_161_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_161_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_161_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_161_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_161_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_161_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_161_ADDRESS                                      0x11684
#define PHY_BB_SVD_MEM0_161_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_161_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_161_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_161_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_161_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_161_RESET                                        0x00000000

// 0x11688 (BB_SVD_MEM0_162)
#define PHY_BB_SVD_MEM0_162_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_162_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_162_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_162_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_162_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_162_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_162_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_162_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_162_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_162_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_162_ADDRESS                                      0x11688
#define PHY_BB_SVD_MEM0_162_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_162_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_162_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_162_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_162_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_162_RESET                                        0x00000000

// 0x1168c (BB_SVD_MEM0_163)
#define PHY_BB_SVD_MEM0_163_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_163_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_163_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_163_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_163_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_163_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_163_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_163_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_163_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_163_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_163_ADDRESS                                      0x1168c
#define PHY_BB_SVD_MEM0_163_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_163_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_163_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_163_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_163_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_163_RESET                                        0x00000000

// 0x11690 (BB_SVD_MEM0_164)
#define PHY_BB_SVD_MEM0_164_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_164_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_164_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_164_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_164_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_164_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_164_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_164_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_164_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_164_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_164_ADDRESS                                      0x11690
#define PHY_BB_SVD_MEM0_164_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_164_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_164_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_164_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_164_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_164_RESET                                        0x00000000

// 0x11694 (BB_SVD_MEM0_165)
#define PHY_BB_SVD_MEM0_165_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_165_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_165_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_165_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_165_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_165_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_165_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_165_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_165_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_165_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_165_ADDRESS                                      0x11694
#define PHY_BB_SVD_MEM0_165_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_165_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_165_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_165_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_165_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_165_RESET                                        0x00000000

// 0x11698 (BB_SVD_MEM0_166)
#define PHY_BB_SVD_MEM0_166_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_166_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_166_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_166_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_166_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_166_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_166_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_166_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_166_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_166_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_166_ADDRESS                                      0x11698
#define PHY_BB_SVD_MEM0_166_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_166_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_166_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_166_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_166_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_166_RESET                                        0x00000000

// 0x1169c (BB_SVD_MEM0_167)
#define PHY_BB_SVD_MEM0_167_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_167_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_167_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_167_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_167_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_167_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_167_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_167_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_167_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_167_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_167_ADDRESS                                      0x1169c
#define PHY_BB_SVD_MEM0_167_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_167_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_167_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_167_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_167_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_167_RESET                                        0x00000000

// 0x116a0 (BB_SVD_MEM0_168)
#define PHY_BB_SVD_MEM0_168_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_168_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_168_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_168_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_168_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_168_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_168_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_168_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_168_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_168_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_168_ADDRESS                                      0x116a0
#define PHY_BB_SVD_MEM0_168_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_168_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_168_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_168_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_168_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_168_RESET                                        0x00000000

// 0x116a4 (BB_SVD_MEM0_169)
#define PHY_BB_SVD_MEM0_169_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_169_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_169_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_169_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_169_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_169_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_169_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_169_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_169_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_169_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_169_ADDRESS                                      0x116a4
#define PHY_BB_SVD_MEM0_169_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_169_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_169_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_169_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_169_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_169_RESET                                        0x00000000

// 0x116a8 (BB_SVD_MEM0_170)
#define PHY_BB_SVD_MEM0_170_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_170_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_170_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_170_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_170_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_170_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_170_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_170_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_170_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_170_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_170_ADDRESS                                      0x116a8
#define PHY_BB_SVD_MEM0_170_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_170_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_170_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_170_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_170_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_170_RESET                                        0x00000000

// 0x116ac (BB_SVD_MEM0_171)
#define PHY_BB_SVD_MEM0_171_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_171_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_171_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_171_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_171_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_171_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_171_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_171_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_171_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_171_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_171_ADDRESS                                      0x116ac
#define PHY_BB_SVD_MEM0_171_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_171_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_171_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_171_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_171_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_171_RESET                                        0x00000000

// 0x116b0 (BB_SVD_MEM0_172)
#define PHY_BB_SVD_MEM0_172_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_172_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_172_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_172_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_172_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_172_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_172_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_172_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_172_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_172_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_172_ADDRESS                                      0x116b0
#define PHY_BB_SVD_MEM0_172_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_172_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_172_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_172_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_172_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_172_RESET                                        0x00000000

// 0x116b4 (BB_SVD_MEM0_173)
#define PHY_BB_SVD_MEM0_173_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_173_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_173_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_173_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_173_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_173_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_173_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_173_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_173_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_173_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_173_ADDRESS                                      0x116b4
#define PHY_BB_SVD_MEM0_173_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_173_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_173_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_173_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_173_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_173_RESET                                        0x00000000

// 0x116b8 (BB_SVD_MEM0_174)
#define PHY_BB_SVD_MEM0_174_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_174_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_174_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_174_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_174_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_174_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_174_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_174_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_174_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_174_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_174_ADDRESS                                      0x116b8
#define PHY_BB_SVD_MEM0_174_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_174_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_174_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_174_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_174_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_174_RESET                                        0x00000000

// 0x116bc (BB_SVD_MEM0_175)
#define PHY_BB_SVD_MEM0_175_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_175_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_175_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_175_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_175_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_175_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_175_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_175_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_175_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_175_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_175_ADDRESS                                      0x116bc
#define PHY_BB_SVD_MEM0_175_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_175_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_175_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_175_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_175_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_175_RESET                                        0x00000000

// 0x116c0 (BB_SVD_MEM0_176)
#define PHY_BB_SVD_MEM0_176_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_176_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_176_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_176_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_176_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_176_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_176_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_176_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_176_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_176_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_176_ADDRESS                                      0x116c0
#define PHY_BB_SVD_MEM0_176_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_176_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_176_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_176_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_176_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_176_RESET                                        0x00000000

// 0x116c4 (BB_SVD_MEM0_177)
#define PHY_BB_SVD_MEM0_177_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_177_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_177_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_177_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_177_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_177_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_177_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_177_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_177_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_177_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_177_ADDRESS                                      0x116c4
#define PHY_BB_SVD_MEM0_177_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_177_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_177_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_177_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_177_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_177_RESET                                        0x00000000

// 0x116c8 (BB_SVD_MEM0_178)
#define PHY_BB_SVD_MEM0_178_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_178_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_178_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_178_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_178_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_178_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_178_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_178_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_178_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_178_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_178_ADDRESS                                      0x116c8
#define PHY_BB_SVD_MEM0_178_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_178_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_178_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_178_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_178_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_178_RESET                                        0x00000000

// 0x116cc (BB_SVD_MEM0_179)
#define PHY_BB_SVD_MEM0_179_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_179_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_179_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_179_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_179_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_179_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_179_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_179_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_179_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_179_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_179_ADDRESS                                      0x116cc
#define PHY_BB_SVD_MEM0_179_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_179_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_179_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_179_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_179_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_179_RESET                                        0x00000000

// 0x116d0 (BB_SVD_MEM0_180)
#define PHY_BB_SVD_MEM0_180_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_180_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_180_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_180_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_180_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_180_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_180_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_180_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_180_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_180_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_180_ADDRESS                                      0x116d0
#define PHY_BB_SVD_MEM0_180_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_180_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_180_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_180_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_180_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_180_RESET                                        0x00000000

// 0x116d4 (BB_SVD_MEM0_181)
#define PHY_BB_SVD_MEM0_181_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_181_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_181_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_181_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_181_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_181_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_181_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_181_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_181_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_181_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_181_ADDRESS                                      0x116d4
#define PHY_BB_SVD_MEM0_181_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_181_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_181_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_181_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_181_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_181_RESET                                        0x00000000

// 0x116d8 (BB_SVD_MEM0_182)
#define PHY_BB_SVD_MEM0_182_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_182_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_182_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_182_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_182_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_182_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_182_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_182_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_182_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_182_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_182_ADDRESS                                      0x116d8
#define PHY_BB_SVD_MEM0_182_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_182_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_182_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_182_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_182_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_182_RESET                                        0x00000000

// 0x116dc (BB_SVD_MEM0_183)
#define PHY_BB_SVD_MEM0_183_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_183_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_183_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_183_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_183_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_183_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_183_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_183_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_183_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_183_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_183_ADDRESS                                      0x116dc
#define PHY_BB_SVD_MEM0_183_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_183_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_183_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_183_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_183_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_183_RESET                                        0x00000000

// 0x116e0 (BB_SVD_MEM0_184)
#define PHY_BB_SVD_MEM0_184_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_184_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_184_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_184_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_184_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_184_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_184_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_184_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_184_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_184_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_184_ADDRESS                                      0x116e0
#define PHY_BB_SVD_MEM0_184_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_184_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_184_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_184_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_184_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_184_RESET                                        0x00000000

// 0x116e4 (BB_SVD_MEM0_185)
#define PHY_BB_SVD_MEM0_185_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_185_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_185_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_185_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_185_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_185_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_185_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_185_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_185_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_185_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_185_ADDRESS                                      0x116e4
#define PHY_BB_SVD_MEM0_185_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_185_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_185_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_185_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_185_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_185_RESET                                        0x00000000

// 0x116e8 (BB_SVD_MEM0_186)
#define PHY_BB_SVD_MEM0_186_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_186_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_186_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_186_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_186_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_186_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_186_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_186_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_186_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_186_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_186_ADDRESS                                      0x116e8
#define PHY_BB_SVD_MEM0_186_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_186_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_186_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_186_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_186_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_186_RESET                                        0x00000000

// 0x116ec (BB_SVD_MEM0_187)
#define PHY_BB_SVD_MEM0_187_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_187_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_187_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_187_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_187_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_187_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_187_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_187_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_187_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_187_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_187_ADDRESS                                      0x116ec
#define PHY_BB_SVD_MEM0_187_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_187_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_187_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_187_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_187_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_187_RESET                                        0x00000000

// 0x116f0 (BB_SVD_MEM0_188)
#define PHY_BB_SVD_MEM0_188_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_188_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_188_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_188_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_188_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_188_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_188_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_188_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_188_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_188_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_188_ADDRESS                                      0x116f0
#define PHY_BB_SVD_MEM0_188_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_188_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_188_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_188_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_188_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_188_RESET                                        0x00000000

// 0x116f4 (BB_SVD_MEM0_189)
#define PHY_BB_SVD_MEM0_189_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_189_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_189_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_189_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_189_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_189_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_189_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_189_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_189_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_189_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_189_ADDRESS                                      0x116f4
#define PHY_BB_SVD_MEM0_189_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_189_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_189_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_189_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_189_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_189_RESET                                        0x00000000

// 0x116f8 (BB_SVD_MEM0_190)
#define PHY_BB_SVD_MEM0_190_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_190_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_190_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_190_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_190_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_190_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_190_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_190_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_190_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_190_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_190_ADDRESS                                      0x116f8
#define PHY_BB_SVD_MEM0_190_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_190_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_190_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_190_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_190_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_190_RESET                                        0x00000000

// 0x116fc (BB_SVD_MEM0_191)
#define PHY_BB_SVD_MEM0_191_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_191_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_191_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_191_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_191_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_191_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_191_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_191_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_191_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_191_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_191_ADDRESS                                      0x116fc
#define PHY_BB_SVD_MEM0_191_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_191_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_191_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_191_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_191_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_191_RESET                                        0x00000000

// 0x11700 (BB_SVD_MEM0_192)
#define PHY_BB_SVD_MEM0_192_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_192_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_192_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_192_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_192_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_192_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_192_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_192_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_192_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_192_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_192_ADDRESS                                      0x11700
#define PHY_BB_SVD_MEM0_192_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_192_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_192_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_192_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_192_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_192_RESET                                        0x00000000

// 0x11704 (BB_SVD_MEM0_193)
#define PHY_BB_SVD_MEM0_193_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_193_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_193_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_193_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_193_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_193_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_193_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_193_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_193_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_193_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_193_ADDRESS                                      0x11704
#define PHY_BB_SVD_MEM0_193_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_193_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_193_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_193_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_193_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_193_RESET                                        0x00000000

// 0x11708 (BB_SVD_MEM0_194)
#define PHY_BB_SVD_MEM0_194_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_194_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_194_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_194_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_194_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_194_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_194_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_194_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_194_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_194_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_194_ADDRESS                                      0x11708
#define PHY_BB_SVD_MEM0_194_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_194_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_194_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_194_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_194_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_194_RESET                                        0x00000000

// 0x1170c (BB_SVD_MEM0_195)
#define PHY_BB_SVD_MEM0_195_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_195_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_195_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_195_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_195_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_195_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_195_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_195_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_195_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_195_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_195_ADDRESS                                      0x1170c
#define PHY_BB_SVD_MEM0_195_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_195_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_195_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_195_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_195_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_195_RESET                                        0x00000000

// 0x11710 (BB_SVD_MEM0_196)
#define PHY_BB_SVD_MEM0_196_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_196_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_196_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_196_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_196_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_196_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_196_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_196_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_196_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_196_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_196_ADDRESS                                      0x11710
#define PHY_BB_SVD_MEM0_196_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_196_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_196_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_196_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_196_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_196_RESET                                        0x00000000

// 0x11714 (BB_SVD_MEM0_197)
#define PHY_BB_SVD_MEM0_197_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_197_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_197_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_197_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_197_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_197_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_197_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_197_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_197_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_197_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_197_ADDRESS                                      0x11714
#define PHY_BB_SVD_MEM0_197_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_197_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_197_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_197_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_197_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_197_RESET                                        0x00000000

// 0x11718 (BB_SVD_MEM0_198)
#define PHY_BB_SVD_MEM0_198_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_198_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_198_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_198_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_198_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_198_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_198_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_198_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_198_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_198_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_198_ADDRESS                                      0x11718
#define PHY_BB_SVD_MEM0_198_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_198_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_198_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_198_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_198_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_198_RESET                                        0x00000000

// 0x1171c (BB_SVD_MEM0_199)
#define PHY_BB_SVD_MEM0_199_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_199_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_199_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_199_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_199_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_199_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_199_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_199_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_199_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_199_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_199_ADDRESS                                      0x1171c
#define PHY_BB_SVD_MEM0_199_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_199_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_199_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_199_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_199_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_199_RESET                                        0x00000000

// 0x11720 (BB_SVD_MEM0_200)
#define PHY_BB_SVD_MEM0_200_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_200_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_200_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_200_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_200_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_200_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_200_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_200_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_200_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_200_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_200_ADDRESS                                      0x11720
#define PHY_BB_SVD_MEM0_200_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_200_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_200_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_200_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_200_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_200_RESET                                        0x00000000

// 0x11724 (BB_SVD_MEM0_201)
#define PHY_BB_SVD_MEM0_201_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_201_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_201_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_201_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_201_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_201_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_201_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_201_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_201_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_201_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_201_ADDRESS                                      0x11724
#define PHY_BB_SVD_MEM0_201_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_201_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_201_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_201_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_201_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_201_RESET                                        0x00000000

// 0x11728 (BB_SVD_MEM0_202)
#define PHY_BB_SVD_MEM0_202_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_202_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_202_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_202_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_202_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_202_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_202_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_202_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_202_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_202_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_202_ADDRESS                                      0x11728
#define PHY_BB_SVD_MEM0_202_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_202_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_202_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_202_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_202_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_202_RESET                                        0x00000000

// 0x1172c (BB_SVD_MEM0_203)
#define PHY_BB_SVD_MEM0_203_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_203_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_203_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_203_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_203_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_203_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_203_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_203_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_203_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_203_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_203_ADDRESS                                      0x1172c
#define PHY_BB_SVD_MEM0_203_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_203_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_203_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_203_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_203_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_203_RESET                                        0x00000000

// 0x11730 (BB_SVD_MEM0_204)
#define PHY_BB_SVD_MEM0_204_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_204_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_204_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_204_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_204_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_204_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_204_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_204_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_204_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_204_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_204_ADDRESS                                      0x11730
#define PHY_BB_SVD_MEM0_204_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_204_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_204_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_204_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_204_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_204_RESET                                        0x00000000

// 0x11734 (BB_SVD_MEM0_205)
#define PHY_BB_SVD_MEM0_205_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_205_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_205_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_205_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_205_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_205_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_205_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_205_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_205_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_205_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_205_ADDRESS                                      0x11734
#define PHY_BB_SVD_MEM0_205_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_205_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_205_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_205_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_205_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_205_RESET                                        0x00000000

// 0x11738 (BB_SVD_MEM0_206)
#define PHY_BB_SVD_MEM0_206_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_206_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_206_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_206_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_206_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_206_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_206_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_206_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_206_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_206_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_206_ADDRESS                                      0x11738
#define PHY_BB_SVD_MEM0_206_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_206_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_206_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_206_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_206_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_206_RESET                                        0x00000000

// 0x1173c (BB_SVD_MEM0_207)
#define PHY_BB_SVD_MEM0_207_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_207_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_207_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_207_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_207_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_207_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_207_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_207_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_207_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_207_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_207_ADDRESS                                      0x1173c
#define PHY_BB_SVD_MEM0_207_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_207_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_207_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_207_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_207_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_207_RESET                                        0x00000000

// 0x11740 (BB_SVD_MEM0_208)
#define PHY_BB_SVD_MEM0_208_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_208_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_208_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_208_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_208_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_208_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_208_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_208_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_208_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_208_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_208_ADDRESS                                      0x11740
#define PHY_BB_SVD_MEM0_208_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_208_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_208_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_208_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_208_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_208_RESET                                        0x00000000

// 0x11744 (BB_SVD_MEM0_209)
#define PHY_BB_SVD_MEM0_209_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_209_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_209_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_209_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_209_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_209_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_209_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_209_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_209_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_209_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_209_ADDRESS                                      0x11744
#define PHY_BB_SVD_MEM0_209_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_209_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_209_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_209_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_209_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_209_RESET                                        0x00000000

// 0x11748 (BB_SVD_MEM0_210)
#define PHY_BB_SVD_MEM0_210_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_210_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_210_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_210_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_210_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_210_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_210_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_210_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_210_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_210_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_210_ADDRESS                                      0x11748
#define PHY_BB_SVD_MEM0_210_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_210_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_210_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_210_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_210_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_210_RESET                                        0x00000000

// 0x1174c (BB_SVD_MEM0_211)
#define PHY_BB_SVD_MEM0_211_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_211_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_211_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_211_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_211_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_211_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_211_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_211_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_211_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_211_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_211_ADDRESS                                      0x1174c
#define PHY_BB_SVD_MEM0_211_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_211_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_211_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_211_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_211_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_211_RESET                                        0x00000000

// 0x11750 (BB_SVD_MEM0_212)
#define PHY_BB_SVD_MEM0_212_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_212_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_212_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_212_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_212_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_212_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_212_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_212_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_212_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_212_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_212_ADDRESS                                      0x11750
#define PHY_BB_SVD_MEM0_212_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_212_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_212_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_212_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_212_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_212_RESET                                        0x00000000

// 0x11754 (BB_SVD_MEM0_213)
#define PHY_BB_SVD_MEM0_213_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_213_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_213_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_213_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_213_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_213_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_213_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_213_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_213_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_213_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_213_ADDRESS                                      0x11754
#define PHY_BB_SVD_MEM0_213_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_213_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_213_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_213_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_213_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_213_RESET                                        0x00000000

// 0x11758 (BB_SVD_MEM0_214)
#define PHY_BB_SVD_MEM0_214_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_214_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_214_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_214_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_214_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_214_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_214_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_214_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_214_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_214_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_214_ADDRESS                                      0x11758
#define PHY_BB_SVD_MEM0_214_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_214_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_214_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_214_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_214_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_214_RESET                                        0x00000000

// 0x1175c (BB_SVD_MEM0_215)
#define PHY_BB_SVD_MEM0_215_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_215_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_215_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_215_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_215_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_215_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_215_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_215_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_215_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_215_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_215_ADDRESS                                      0x1175c
#define PHY_BB_SVD_MEM0_215_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_215_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_215_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_215_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_215_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_215_RESET                                        0x00000000

// 0x11760 (BB_SVD_MEM0_216)
#define PHY_BB_SVD_MEM0_216_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_216_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_216_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_216_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_216_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_216_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_216_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_216_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_216_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_216_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_216_ADDRESS                                      0x11760
#define PHY_BB_SVD_MEM0_216_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_216_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_216_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_216_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_216_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_216_RESET                                        0x00000000

// 0x11764 (BB_SVD_MEM0_217)
#define PHY_BB_SVD_MEM0_217_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_217_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_217_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_217_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_217_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_217_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_217_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_217_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_217_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_217_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_217_ADDRESS                                      0x11764
#define PHY_BB_SVD_MEM0_217_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_217_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_217_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_217_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_217_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_217_RESET                                        0x00000000

// 0x11768 (BB_SVD_MEM0_218)
#define PHY_BB_SVD_MEM0_218_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_218_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_218_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_218_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_218_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_218_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_218_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_218_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_218_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_218_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_218_ADDRESS                                      0x11768
#define PHY_BB_SVD_MEM0_218_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_218_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_218_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_218_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_218_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_218_RESET                                        0x00000000

// 0x1176c (BB_SVD_MEM0_219)
#define PHY_BB_SVD_MEM0_219_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_219_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_219_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_219_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_219_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_219_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_219_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_219_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_219_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_219_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_219_ADDRESS                                      0x1176c
#define PHY_BB_SVD_MEM0_219_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_219_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_219_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_219_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_219_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_219_RESET                                        0x00000000

// 0x11770 (BB_SVD_MEM0_220)
#define PHY_BB_SVD_MEM0_220_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_220_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_220_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_220_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_220_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_220_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_220_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_220_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_220_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_220_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_220_ADDRESS                                      0x11770
#define PHY_BB_SVD_MEM0_220_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_220_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_220_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_220_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_220_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_220_RESET                                        0x00000000

// 0x11774 (BB_SVD_MEM0_221)
#define PHY_BB_SVD_MEM0_221_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_221_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_221_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_221_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_221_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_221_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_221_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_221_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_221_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_221_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_221_ADDRESS                                      0x11774
#define PHY_BB_SVD_MEM0_221_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_221_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_221_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_221_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_221_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_221_RESET                                        0x00000000

// 0x11778 (BB_SVD_MEM0_222)
#define PHY_BB_SVD_MEM0_222_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_222_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_222_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_222_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_222_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_222_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_222_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_222_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_222_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_222_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_222_ADDRESS                                      0x11778
#define PHY_BB_SVD_MEM0_222_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_222_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_222_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_222_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_222_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_222_RESET                                        0x00000000

// 0x1177c (BB_SVD_MEM0_223)
#define PHY_BB_SVD_MEM0_223_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_223_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_223_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_223_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_223_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_223_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_223_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_223_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_223_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_223_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_223_ADDRESS                                      0x1177c
#define PHY_BB_SVD_MEM0_223_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_223_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_223_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_223_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_223_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_223_RESET                                        0x00000000

// 0x11780 (BB_SVD_MEM0_224)
#define PHY_BB_SVD_MEM0_224_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_224_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_224_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_224_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_224_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_224_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_224_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_224_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_224_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_224_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_224_ADDRESS                                      0x11780
#define PHY_BB_SVD_MEM0_224_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_224_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_224_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_224_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_224_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_224_RESET                                        0x00000000

// 0x11784 (BB_SVD_MEM0_225)
#define PHY_BB_SVD_MEM0_225_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_225_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_225_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_225_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_225_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_225_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_225_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_225_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_225_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_225_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_225_ADDRESS                                      0x11784
#define PHY_BB_SVD_MEM0_225_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_225_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_225_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_225_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_225_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_225_RESET                                        0x00000000

// 0x11788 (BB_SVD_MEM0_226)
#define PHY_BB_SVD_MEM0_226_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_226_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_226_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_226_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_226_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_226_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_226_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_226_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_226_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_226_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_226_ADDRESS                                      0x11788
#define PHY_BB_SVD_MEM0_226_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_226_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_226_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_226_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_226_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_226_RESET                                        0x00000000

// 0x1178c (BB_SVD_MEM0_227)
#define PHY_BB_SVD_MEM0_227_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_227_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_227_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_227_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_227_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_227_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_227_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_227_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_227_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_227_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_227_ADDRESS                                      0x1178c
#define PHY_BB_SVD_MEM0_227_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_227_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_227_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_227_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_227_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_227_RESET                                        0x00000000

// 0x11790 (BB_SVD_MEM0_228)
#define PHY_BB_SVD_MEM0_228_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_228_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_228_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_228_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_228_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_228_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_228_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_228_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_228_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_228_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_228_ADDRESS                                      0x11790
#define PHY_BB_SVD_MEM0_228_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_228_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_228_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_228_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_228_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_228_RESET                                        0x00000000

// 0x11794 (BB_SVD_MEM0_229)
#define PHY_BB_SVD_MEM0_229_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_229_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_229_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_229_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_229_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_229_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_229_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_229_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_229_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_229_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_229_ADDRESS                                      0x11794
#define PHY_BB_SVD_MEM0_229_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_229_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_229_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_229_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_229_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_229_RESET                                        0x00000000

// 0x11798 (BB_SVD_MEM0_230)
#define PHY_BB_SVD_MEM0_230_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_230_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_230_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_230_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_230_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_230_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_230_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_230_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_230_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_230_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_230_ADDRESS                                      0x11798
#define PHY_BB_SVD_MEM0_230_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_230_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_230_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_230_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_230_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_230_RESET                                        0x00000000

// 0x1179c (BB_SVD_MEM0_231)
#define PHY_BB_SVD_MEM0_231_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_231_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_231_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_231_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_231_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_231_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_231_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_231_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_231_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_231_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_231_ADDRESS                                      0x1179c
#define PHY_BB_SVD_MEM0_231_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_231_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_231_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_231_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_231_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_231_RESET                                        0x00000000

// 0x117a0 (BB_SVD_MEM0_232)
#define PHY_BB_SVD_MEM0_232_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_232_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_232_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_232_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_232_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_232_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_232_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_232_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_232_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_232_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_232_ADDRESS                                      0x117a0
#define PHY_BB_SVD_MEM0_232_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_232_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_232_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_232_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_232_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_232_RESET                                        0x00000000

// 0x117a4 (BB_SVD_MEM0_233)
#define PHY_BB_SVD_MEM0_233_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_233_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_233_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_233_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_233_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_233_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_233_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_233_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_233_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_233_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_233_ADDRESS                                      0x117a4
#define PHY_BB_SVD_MEM0_233_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_233_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_233_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_233_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_233_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_233_RESET                                        0x00000000

// 0x117a8 (BB_SVD_MEM0_234)
#define PHY_BB_SVD_MEM0_234_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_234_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_234_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_234_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_234_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_234_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_234_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_234_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_234_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_234_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_234_ADDRESS                                      0x117a8
#define PHY_BB_SVD_MEM0_234_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_234_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_234_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_234_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_234_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_234_RESET                                        0x00000000

// 0x117ac (BB_SVD_MEM0_235)
#define PHY_BB_SVD_MEM0_235_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_235_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_235_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_235_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_235_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_235_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_235_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_235_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_235_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_235_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_235_ADDRESS                                      0x117ac
#define PHY_BB_SVD_MEM0_235_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_235_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_235_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_235_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_235_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_235_RESET                                        0x00000000

// 0x117b0 (BB_SVD_MEM0_236)
#define PHY_BB_SVD_MEM0_236_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_236_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_236_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_236_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_236_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_236_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_236_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_236_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_236_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_236_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_236_ADDRESS                                      0x117b0
#define PHY_BB_SVD_MEM0_236_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_236_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_236_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_236_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_236_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_236_RESET                                        0x00000000

// 0x117b4 (BB_SVD_MEM0_237)
#define PHY_BB_SVD_MEM0_237_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_237_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_237_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_237_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_237_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_237_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_237_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_237_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_237_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_237_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_237_ADDRESS                                      0x117b4
#define PHY_BB_SVD_MEM0_237_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_237_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_237_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_237_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_237_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_237_RESET                                        0x00000000

// 0x117b8 (BB_SVD_MEM0_238)
#define PHY_BB_SVD_MEM0_238_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_238_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_238_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_238_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_238_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_238_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_238_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_238_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_238_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_238_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_238_ADDRESS                                      0x117b8
#define PHY_BB_SVD_MEM0_238_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_238_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_238_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_238_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_238_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_238_RESET                                        0x00000000

// 0x117bc (BB_SVD_MEM0_239)
#define PHY_BB_SVD_MEM0_239_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_239_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_239_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_239_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_239_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_239_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_239_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_239_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_239_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_239_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_239_ADDRESS                                      0x117bc
#define PHY_BB_SVD_MEM0_239_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_239_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_239_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_239_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_239_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_239_RESET                                        0x00000000

// 0x117c0 (BB_SVD_MEM0_240)
#define PHY_BB_SVD_MEM0_240_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_240_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_240_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_240_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_240_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_240_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_240_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_240_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_240_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_240_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_240_ADDRESS                                      0x117c0
#define PHY_BB_SVD_MEM0_240_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_240_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_240_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_240_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_240_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_240_RESET                                        0x00000000

// 0x117c4 (BB_SVD_MEM0_241)
#define PHY_BB_SVD_MEM0_241_SVD_MEM0_MSB                                 31
#define PHY_BB_SVD_MEM0_241_SVD_MEM0_LSB                                 0
#define PHY_BB_SVD_MEM0_241_SVD_MEM0_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_241_SVD_MEM0_GET(x)                              (((x) & PHY_BB_SVD_MEM0_241_SVD_MEM0_MASK) >> PHY_BB_SVD_MEM0_241_SVD_MEM0_LSB)
#define PHY_BB_SVD_MEM0_241_SVD_MEM0_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM0_241_SVD_MEM0_LSB) & PHY_BB_SVD_MEM0_241_SVD_MEM0_MASK)
#define PHY_BB_SVD_MEM0_241_SVD_MEM0_RESET                               0
#define PHY_BB_SVD_MEM0_241_ADDRESS                                      0x117c4
#define PHY_BB_SVD_MEM0_241_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_241_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_241_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM0_241_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM0_241_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM0_241_RESET                                        0x00000000

// 0x11800 (BB_SVD_MEM1_0)
#define PHY_BB_SVD_MEM1_0_SVD_MEM1_MSB                                   31
#define PHY_BB_SVD_MEM1_0_SVD_MEM1_LSB                                   0
#define PHY_BB_SVD_MEM1_0_SVD_MEM1_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_0_SVD_MEM1_GET(x)                                (((x) & PHY_BB_SVD_MEM1_0_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_0_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_0_SVD_MEM1_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM1_0_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_0_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_0_SVD_MEM1_RESET                                 0
#define PHY_BB_SVD_MEM1_0_ADDRESS                                        0x11800
#define PHY_BB_SVD_MEM1_ADDRESS                                          PHY_BB_SVD_MEM1_0_ADDRESS
#define PHY_BB_SVD_MEM1_0_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_0_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_0_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_0_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM1_0_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_0_RESET                                          0x00000000

// 0x11804 (BB_SVD_MEM1_1)
#define PHY_BB_SVD_MEM1_1_SVD_MEM1_MSB                                   31
#define PHY_BB_SVD_MEM1_1_SVD_MEM1_LSB                                   0
#define PHY_BB_SVD_MEM1_1_SVD_MEM1_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_1_SVD_MEM1_GET(x)                                (((x) & PHY_BB_SVD_MEM1_1_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_1_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_1_SVD_MEM1_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM1_1_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_1_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_1_SVD_MEM1_RESET                                 0
#define PHY_BB_SVD_MEM1_1_ADDRESS                                        0x11804
#define PHY_BB_SVD_MEM1_1_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_1_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_1_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_1_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM1_1_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_1_RESET                                          0x00000000

// 0x11808 (BB_SVD_MEM1_2)
#define PHY_BB_SVD_MEM1_2_SVD_MEM1_MSB                                   31
#define PHY_BB_SVD_MEM1_2_SVD_MEM1_LSB                                   0
#define PHY_BB_SVD_MEM1_2_SVD_MEM1_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_2_SVD_MEM1_GET(x)                                (((x) & PHY_BB_SVD_MEM1_2_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_2_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_2_SVD_MEM1_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM1_2_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_2_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_2_SVD_MEM1_RESET                                 0
#define PHY_BB_SVD_MEM1_2_ADDRESS                                        0x11808
#define PHY_BB_SVD_MEM1_2_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_2_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_2_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_2_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM1_2_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_2_RESET                                          0x00000000

// 0x1180c (BB_SVD_MEM1_3)
#define PHY_BB_SVD_MEM1_3_SVD_MEM1_MSB                                   31
#define PHY_BB_SVD_MEM1_3_SVD_MEM1_LSB                                   0
#define PHY_BB_SVD_MEM1_3_SVD_MEM1_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_3_SVD_MEM1_GET(x)                                (((x) & PHY_BB_SVD_MEM1_3_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_3_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_3_SVD_MEM1_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM1_3_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_3_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_3_SVD_MEM1_RESET                                 0
#define PHY_BB_SVD_MEM1_3_ADDRESS                                        0x1180c
#define PHY_BB_SVD_MEM1_3_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_3_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_3_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_3_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM1_3_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_3_RESET                                          0x00000000

// 0x11810 (BB_SVD_MEM1_4)
#define PHY_BB_SVD_MEM1_4_SVD_MEM1_MSB                                   31
#define PHY_BB_SVD_MEM1_4_SVD_MEM1_LSB                                   0
#define PHY_BB_SVD_MEM1_4_SVD_MEM1_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_4_SVD_MEM1_GET(x)                                (((x) & PHY_BB_SVD_MEM1_4_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_4_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_4_SVD_MEM1_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM1_4_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_4_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_4_SVD_MEM1_RESET                                 0
#define PHY_BB_SVD_MEM1_4_ADDRESS                                        0x11810
#define PHY_BB_SVD_MEM1_4_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_4_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_4_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_4_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM1_4_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_4_RESET                                          0x00000000

// 0x11814 (BB_SVD_MEM1_5)
#define PHY_BB_SVD_MEM1_5_SVD_MEM1_MSB                                   31
#define PHY_BB_SVD_MEM1_5_SVD_MEM1_LSB                                   0
#define PHY_BB_SVD_MEM1_5_SVD_MEM1_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_5_SVD_MEM1_GET(x)                                (((x) & PHY_BB_SVD_MEM1_5_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_5_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_5_SVD_MEM1_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM1_5_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_5_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_5_SVD_MEM1_RESET                                 0
#define PHY_BB_SVD_MEM1_5_ADDRESS                                        0x11814
#define PHY_BB_SVD_MEM1_5_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_5_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_5_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_5_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM1_5_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_5_RESET                                          0x00000000

// 0x11818 (BB_SVD_MEM1_6)
#define PHY_BB_SVD_MEM1_6_SVD_MEM1_MSB                                   31
#define PHY_BB_SVD_MEM1_6_SVD_MEM1_LSB                                   0
#define PHY_BB_SVD_MEM1_6_SVD_MEM1_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_6_SVD_MEM1_GET(x)                                (((x) & PHY_BB_SVD_MEM1_6_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_6_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_6_SVD_MEM1_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM1_6_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_6_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_6_SVD_MEM1_RESET                                 0
#define PHY_BB_SVD_MEM1_6_ADDRESS                                        0x11818
#define PHY_BB_SVD_MEM1_6_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_6_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_6_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_6_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM1_6_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_6_RESET                                          0x00000000

// 0x1181c (BB_SVD_MEM1_7)
#define PHY_BB_SVD_MEM1_7_SVD_MEM1_MSB                                   31
#define PHY_BB_SVD_MEM1_7_SVD_MEM1_LSB                                   0
#define PHY_BB_SVD_MEM1_7_SVD_MEM1_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_7_SVD_MEM1_GET(x)                                (((x) & PHY_BB_SVD_MEM1_7_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_7_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_7_SVD_MEM1_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM1_7_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_7_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_7_SVD_MEM1_RESET                                 0
#define PHY_BB_SVD_MEM1_7_ADDRESS                                        0x1181c
#define PHY_BB_SVD_MEM1_7_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_7_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_7_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_7_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM1_7_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_7_RESET                                          0x00000000

// 0x11820 (BB_SVD_MEM1_8)
#define PHY_BB_SVD_MEM1_8_SVD_MEM1_MSB                                   31
#define PHY_BB_SVD_MEM1_8_SVD_MEM1_LSB                                   0
#define PHY_BB_SVD_MEM1_8_SVD_MEM1_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_8_SVD_MEM1_GET(x)                                (((x) & PHY_BB_SVD_MEM1_8_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_8_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_8_SVD_MEM1_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM1_8_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_8_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_8_SVD_MEM1_RESET                                 0
#define PHY_BB_SVD_MEM1_8_ADDRESS                                        0x11820
#define PHY_BB_SVD_MEM1_8_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_8_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_8_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_8_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM1_8_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_8_RESET                                          0x00000000

// 0x11824 (BB_SVD_MEM1_9)
#define PHY_BB_SVD_MEM1_9_SVD_MEM1_MSB                                   31
#define PHY_BB_SVD_MEM1_9_SVD_MEM1_LSB                                   0
#define PHY_BB_SVD_MEM1_9_SVD_MEM1_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_9_SVD_MEM1_GET(x)                                (((x) & PHY_BB_SVD_MEM1_9_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_9_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_9_SVD_MEM1_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM1_9_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_9_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_9_SVD_MEM1_RESET                                 0
#define PHY_BB_SVD_MEM1_9_ADDRESS                                        0x11824
#define PHY_BB_SVD_MEM1_9_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_9_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_9_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM1_9_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM1_9_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM1_9_RESET                                          0x00000000

// 0x11828 (BB_SVD_MEM1_10)
#define PHY_BB_SVD_MEM1_10_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_10_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_10_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_10_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_10_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_10_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_10_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_10_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_10_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_10_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_10_ADDRESS                                       0x11828
#define PHY_BB_SVD_MEM1_10_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_10_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_10_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_10_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_10_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_10_RESET                                         0x00000000

// 0x1182c (BB_SVD_MEM1_11)
#define PHY_BB_SVD_MEM1_11_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_11_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_11_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_11_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_11_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_11_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_11_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_11_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_11_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_11_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_11_ADDRESS                                       0x1182c
#define PHY_BB_SVD_MEM1_11_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_11_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_11_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_11_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_11_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_11_RESET                                         0x00000000

// 0x11830 (BB_SVD_MEM1_12)
#define PHY_BB_SVD_MEM1_12_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_12_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_12_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_12_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_12_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_12_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_12_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_12_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_12_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_12_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_12_ADDRESS                                       0x11830
#define PHY_BB_SVD_MEM1_12_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_12_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_12_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_12_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_12_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_12_RESET                                         0x00000000

// 0x11834 (BB_SVD_MEM1_13)
#define PHY_BB_SVD_MEM1_13_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_13_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_13_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_13_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_13_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_13_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_13_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_13_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_13_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_13_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_13_ADDRESS                                       0x11834
#define PHY_BB_SVD_MEM1_13_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_13_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_13_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_13_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_13_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_13_RESET                                         0x00000000

// 0x11838 (BB_SVD_MEM1_14)
#define PHY_BB_SVD_MEM1_14_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_14_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_14_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_14_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_14_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_14_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_14_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_14_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_14_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_14_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_14_ADDRESS                                       0x11838
#define PHY_BB_SVD_MEM1_14_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_14_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_14_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_14_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_14_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_14_RESET                                         0x00000000

// 0x1183c (BB_SVD_MEM1_15)
#define PHY_BB_SVD_MEM1_15_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_15_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_15_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_15_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_15_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_15_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_15_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_15_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_15_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_15_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_15_ADDRESS                                       0x1183c
#define PHY_BB_SVD_MEM1_15_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_15_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_15_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_15_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_15_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_15_RESET                                         0x00000000

// 0x11840 (BB_SVD_MEM1_16)
#define PHY_BB_SVD_MEM1_16_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_16_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_16_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_16_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_16_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_16_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_16_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_16_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_16_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_16_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_16_ADDRESS                                       0x11840
#define PHY_BB_SVD_MEM1_16_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_16_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_16_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_16_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_16_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_16_RESET                                         0x00000000

// 0x11844 (BB_SVD_MEM1_17)
#define PHY_BB_SVD_MEM1_17_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_17_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_17_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_17_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_17_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_17_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_17_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_17_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_17_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_17_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_17_ADDRESS                                       0x11844
#define PHY_BB_SVD_MEM1_17_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_17_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_17_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_17_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_17_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_17_RESET                                         0x00000000

// 0x11848 (BB_SVD_MEM1_18)
#define PHY_BB_SVD_MEM1_18_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_18_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_18_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_18_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_18_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_18_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_18_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_18_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_18_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_18_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_18_ADDRESS                                       0x11848
#define PHY_BB_SVD_MEM1_18_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_18_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_18_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_18_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_18_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_18_RESET                                         0x00000000

// 0x1184c (BB_SVD_MEM1_19)
#define PHY_BB_SVD_MEM1_19_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_19_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_19_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_19_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_19_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_19_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_19_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_19_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_19_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_19_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_19_ADDRESS                                       0x1184c
#define PHY_BB_SVD_MEM1_19_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_19_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_19_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_19_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_19_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_19_RESET                                         0x00000000

// 0x11850 (BB_SVD_MEM1_20)
#define PHY_BB_SVD_MEM1_20_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_20_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_20_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_20_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_20_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_20_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_20_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_20_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_20_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_20_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_20_ADDRESS                                       0x11850
#define PHY_BB_SVD_MEM1_20_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_20_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_20_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_20_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_20_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_20_RESET                                         0x00000000

// 0x11854 (BB_SVD_MEM1_21)
#define PHY_BB_SVD_MEM1_21_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_21_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_21_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_21_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_21_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_21_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_21_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_21_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_21_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_21_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_21_ADDRESS                                       0x11854
#define PHY_BB_SVD_MEM1_21_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_21_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_21_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_21_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_21_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_21_RESET                                         0x00000000

// 0x11858 (BB_SVD_MEM1_22)
#define PHY_BB_SVD_MEM1_22_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_22_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_22_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_22_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_22_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_22_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_22_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_22_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_22_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_22_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_22_ADDRESS                                       0x11858
#define PHY_BB_SVD_MEM1_22_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_22_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_22_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_22_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_22_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_22_RESET                                         0x00000000

// 0x1185c (BB_SVD_MEM1_23)
#define PHY_BB_SVD_MEM1_23_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_23_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_23_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_23_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_23_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_23_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_23_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_23_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_23_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_23_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_23_ADDRESS                                       0x1185c
#define PHY_BB_SVD_MEM1_23_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_23_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_23_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_23_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_23_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_23_RESET                                         0x00000000

// 0x11860 (BB_SVD_MEM1_24)
#define PHY_BB_SVD_MEM1_24_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_24_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_24_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_24_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_24_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_24_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_24_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_24_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_24_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_24_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_24_ADDRESS                                       0x11860
#define PHY_BB_SVD_MEM1_24_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_24_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_24_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_24_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_24_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_24_RESET                                         0x00000000

// 0x11864 (BB_SVD_MEM1_25)
#define PHY_BB_SVD_MEM1_25_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_25_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_25_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_25_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_25_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_25_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_25_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_25_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_25_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_25_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_25_ADDRESS                                       0x11864
#define PHY_BB_SVD_MEM1_25_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_25_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_25_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_25_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_25_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_25_RESET                                         0x00000000

// 0x11868 (BB_SVD_MEM1_26)
#define PHY_BB_SVD_MEM1_26_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_26_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_26_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_26_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_26_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_26_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_26_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_26_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_26_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_26_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_26_ADDRESS                                       0x11868
#define PHY_BB_SVD_MEM1_26_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_26_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_26_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_26_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_26_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_26_RESET                                         0x00000000

// 0x1186c (BB_SVD_MEM1_27)
#define PHY_BB_SVD_MEM1_27_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_27_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_27_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_27_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_27_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_27_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_27_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_27_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_27_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_27_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_27_ADDRESS                                       0x1186c
#define PHY_BB_SVD_MEM1_27_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_27_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_27_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_27_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_27_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_27_RESET                                         0x00000000

// 0x11870 (BB_SVD_MEM1_28)
#define PHY_BB_SVD_MEM1_28_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_28_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_28_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_28_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_28_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_28_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_28_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_28_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_28_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_28_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_28_ADDRESS                                       0x11870
#define PHY_BB_SVD_MEM1_28_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_28_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_28_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_28_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_28_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_28_RESET                                         0x00000000

// 0x11874 (BB_SVD_MEM1_29)
#define PHY_BB_SVD_MEM1_29_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_29_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_29_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_29_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_29_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_29_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_29_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_29_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_29_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_29_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_29_ADDRESS                                       0x11874
#define PHY_BB_SVD_MEM1_29_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_29_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_29_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_29_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_29_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_29_RESET                                         0x00000000

// 0x11878 (BB_SVD_MEM1_30)
#define PHY_BB_SVD_MEM1_30_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_30_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_30_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_30_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_30_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_30_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_30_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_30_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_30_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_30_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_30_ADDRESS                                       0x11878
#define PHY_BB_SVD_MEM1_30_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_30_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_30_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_30_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_30_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_30_RESET                                         0x00000000

// 0x1187c (BB_SVD_MEM1_31)
#define PHY_BB_SVD_MEM1_31_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_31_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_31_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_31_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_31_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_31_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_31_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_31_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_31_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_31_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_31_ADDRESS                                       0x1187c
#define PHY_BB_SVD_MEM1_31_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_31_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_31_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_31_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_31_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_31_RESET                                         0x00000000

// 0x11880 (BB_SVD_MEM1_32)
#define PHY_BB_SVD_MEM1_32_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_32_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_32_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_32_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_32_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_32_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_32_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_32_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_32_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_32_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_32_ADDRESS                                       0x11880
#define PHY_BB_SVD_MEM1_32_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_32_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_32_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_32_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_32_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_32_RESET                                         0x00000000

// 0x11884 (BB_SVD_MEM1_33)
#define PHY_BB_SVD_MEM1_33_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_33_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_33_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_33_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_33_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_33_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_33_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_33_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_33_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_33_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_33_ADDRESS                                       0x11884
#define PHY_BB_SVD_MEM1_33_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_33_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_33_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_33_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_33_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_33_RESET                                         0x00000000

// 0x11888 (BB_SVD_MEM1_34)
#define PHY_BB_SVD_MEM1_34_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_34_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_34_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_34_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_34_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_34_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_34_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_34_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_34_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_34_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_34_ADDRESS                                       0x11888
#define PHY_BB_SVD_MEM1_34_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_34_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_34_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_34_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_34_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_34_RESET                                         0x00000000

// 0x1188c (BB_SVD_MEM1_35)
#define PHY_BB_SVD_MEM1_35_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_35_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_35_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_35_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_35_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_35_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_35_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_35_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_35_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_35_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_35_ADDRESS                                       0x1188c
#define PHY_BB_SVD_MEM1_35_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_35_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_35_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_35_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_35_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_35_RESET                                         0x00000000

// 0x11890 (BB_SVD_MEM1_36)
#define PHY_BB_SVD_MEM1_36_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_36_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_36_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_36_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_36_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_36_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_36_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_36_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_36_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_36_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_36_ADDRESS                                       0x11890
#define PHY_BB_SVD_MEM1_36_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_36_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_36_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_36_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_36_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_36_RESET                                         0x00000000

// 0x11894 (BB_SVD_MEM1_37)
#define PHY_BB_SVD_MEM1_37_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_37_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_37_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_37_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_37_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_37_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_37_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_37_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_37_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_37_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_37_ADDRESS                                       0x11894
#define PHY_BB_SVD_MEM1_37_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_37_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_37_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_37_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_37_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_37_RESET                                         0x00000000

// 0x11898 (BB_SVD_MEM1_38)
#define PHY_BB_SVD_MEM1_38_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_38_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_38_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_38_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_38_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_38_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_38_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_38_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_38_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_38_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_38_ADDRESS                                       0x11898
#define PHY_BB_SVD_MEM1_38_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_38_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_38_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_38_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_38_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_38_RESET                                         0x00000000

// 0x1189c (BB_SVD_MEM1_39)
#define PHY_BB_SVD_MEM1_39_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_39_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_39_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_39_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_39_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_39_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_39_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_39_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_39_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_39_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_39_ADDRESS                                       0x1189c
#define PHY_BB_SVD_MEM1_39_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_39_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_39_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_39_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_39_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_39_RESET                                         0x00000000

// 0x118a0 (BB_SVD_MEM1_40)
#define PHY_BB_SVD_MEM1_40_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_40_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_40_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_40_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_40_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_40_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_40_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_40_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_40_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_40_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_40_ADDRESS                                       0x118a0
#define PHY_BB_SVD_MEM1_40_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_40_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_40_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_40_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_40_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_40_RESET                                         0x00000000

// 0x118a4 (BB_SVD_MEM1_41)
#define PHY_BB_SVD_MEM1_41_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_41_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_41_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_41_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_41_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_41_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_41_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_41_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_41_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_41_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_41_ADDRESS                                       0x118a4
#define PHY_BB_SVD_MEM1_41_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_41_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_41_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_41_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_41_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_41_RESET                                         0x00000000

// 0x118a8 (BB_SVD_MEM1_42)
#define PHY_BB_SVD_MEM1_42_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_42_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_42_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_42_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_42_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_42_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_42_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_42_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_42_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_42_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_42_ADDRESS                                       0x118a8
#define PHY_BB_SVD_MEM1_42_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_42_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_42_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_42_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_42_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_42_RESET                                         0x00000000

// 0x118ac (BB_SVD_MEM1_43)
#define PHY_BB_SVD_MEM1_43_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_43_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_43_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_43_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_43_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_43_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_43_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_43_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_43_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_43_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_43_ADDRESS                                       0x118ac
#define PHY_BB_SVD_MEM1_43_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_43_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_43_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_43_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_43_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_43_RESET                                         0x00000000

// 0x118b0 (BB_SVD_MEM1_44)
#define PHY_BB_SVD_MEM1_44_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_44_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_44_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_44_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_44_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_44_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_44_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_44_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_44_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_44_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_44_ADDRESS                                       0x118b0
#define PHY_BB_SVD_MEM1_44_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_44_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_44_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_44_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_44_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_44_RESET                                         0x00000000

// 0x118b4 (BB_SVD_MEM1_45)
#define PHY_BB_SVD_MEM1_45_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_45_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_45_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_45_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_45_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_45_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_45_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_45_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_45_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_45_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_45_ADDRESS                                       0x118b4
#define PHY_BB_SVD_MEM1_45_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_45_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_45_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_45_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_45_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_45_RESET                                         0x00000000

// 0x118b8 (BB_SVD_MEM1_46)
#define PHY_BB_SVD_MEM1_46_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_46_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_46_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_46_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_46_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_46_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_46_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_46_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_46_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_46_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_46_ADDRESS                                       0x118b8
#define PHY_BB_SVD_MEM1_46_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_46_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_46_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_46_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_46_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_46_RESET                                         0x00000000

// 0x118bc (BB_SVD_MEM1_47)
#define PHY_BB_SVD_MEM1_47_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_47_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_47_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_47_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_47_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_47_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_47_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_47_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_47_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_47_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_47_ADDRESS                                       0x118bc
#define PHY_BB_SVD_MEM1_47_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_47_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_47_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_47_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_47_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_47_RESET                                         0x00000000

// 0x118c0 (BB_SVD_MEM1_48)
#define PHY_BB_SVD_MEM1_48_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_48_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_48_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_48_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_48_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_48_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_48_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_48_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_48_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_48_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_48_ADDRESS                                       0x118c0
#define PHY_BB_SVD_MEM1_48_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_48_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_48_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_48_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_48_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_48_RESET                                         0x00000000

// 0x118c4 (BB_SVD_MEM1_49)
#define PHY_BB_SVD_MEM1_49_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_49_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_49_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_49_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_49_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_49_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_49_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_49_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_49_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_49_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_49_ADDRESS                                       0x118c4
#define PHY_BB_SVD_MEM1_49_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_49_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_49_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_49_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_49_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_49_RESET                                         0x00000000

// 0x118c8 (BB_SVD_MEM1_50)
#define PHY_BB_SVD_MEM1_50_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_50_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_50_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_50_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_50_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_50_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_50_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_50_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_50_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_50_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_50_ADDRESS                                       0x118c8
#define PHY_BB_SVD_MEM1_50_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_50_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_50_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_50_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_50_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_50_RESET                                         0x00000000

// 0x118cc (BB_SVD_MEM1_51)
#define PHY_BB_SVD_MEM1_51_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_51_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_51_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_51_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_51_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_51_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_51_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_51_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_51_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_51_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_51_ADDRESS                                       0x118cc
#define PHY_BB_SVD_MEM1_51_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_51_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_51_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_51_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_51_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_51_RESET                                         0x00000000

// 0x118d0 (BB_SVD_MEM1_52)
#define PHY_BB_SVD_MEM1_52_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_52_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_52_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_52_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_52_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_52_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_52_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_52_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_52_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_52_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_52_ADDRESS                                       0x118d0
#define PHY_BB_SVD_MEM1_52_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_52_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_52_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_52_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_52_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_52_RESET                                         0x00000000

// 0x118d4 (BB_SVD_MEM1_53)
#define PHY_BB_SVD_MEM1_53_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_53_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_53_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_53_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_53_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_53_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_53_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_53_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_53_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_53_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_53_ADDRESS                                       0x118d4
#define PHY_BB_SVD_MEM1_53_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_53_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_53_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_53_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_53_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_53_RESET                                         0x00000000

// 0x118d8 (BB_SVD_MEM1_54)
#define PHY_BB_SVD_MEM1_54_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_54_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_54_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_54_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_54_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_54_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_54_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_54_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_54_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_54_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_54_ADDRESS                                       0x118d8
#define PHY_BB_SVD_MEM1_54_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_54_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_54_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_54_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_54_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_54_RESET                                         0x00000000

// 0x118dc (BB_SVD_MEM1_55)
#define PHY_BB_SVD_MEM1_55_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_55_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_55_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_55_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_55_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_55_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_55_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_55_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_55_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_55_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_55_ADDRESS                                       0x118dc
#define PHY_BB_SVD_MEM1_55_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_55_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_55_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_55_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_55_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_55_RESET                                         0x00000000

// 0x118e0 (BB_SVD_MEM1_56)
#define PHY_BB_SVD_MEM1_56_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_56_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_56_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_56_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_56_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_56_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_56_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_56_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_56_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_56_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_56_ADDRESS                                       0x118e0
#define PHY_BB_SVD_MEM1_56_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_56_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_56_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_56_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_56_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_56_RESET                                         0x00000000

// 0x118e4 (BB_SVD_MEM1_57)
#define PHY_BB_SVD_MEM1_57_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_57_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_57_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_57_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_57_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_57_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_57_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_57_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_57_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_57_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_57_ADDRESS                                       0x118e4
#define PHY_BB_SVD_MEM1_57_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_57_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_57_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_57_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_57_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_57_RESET                                         0x00000000

// 0x118e8 (BB_SVD_MEM1_58)
#define PHY_BB_SVD_MEM1_58_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_58_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_58_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_58_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_58_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_58_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_58_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_58_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_58_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_58_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_58_ADDRESS                                       0x118e8
#define PHY_BB_SVD_MEM1_58_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_58_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_58_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_58_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_58_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_58_RESET                                         0x00000000

// 0x118ec (BB_SVD_MEM1_59)
#define PHY_BB_SVD_MEM1_59_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_59_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_59_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_59_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_59_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_59_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_59_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_59_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_59_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_59_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_59_ADDRESS                                       0x118ec
#define PHY_BB_SVD_MEM1_59_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_59_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_59_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_59_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_59_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_59_RESET                                         0x00000000

// 0x118f0 (BB_SVD_MEM1_60)
#define PHY_BB_SVD_MEM1_60_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_60_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_60_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_60_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_60_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_60_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_60_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_60_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_60_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_60_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_60_ADDRESS                                       0x118f0
#define PHY_BB_SVD_MEM1_60_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_60_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_60_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_60_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_60_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_60_RESET                                         0x00000000

// 0x118f4 (BB_SVD_MEM1_61)
#define PHY_BB_SVD_MEM1_61_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_61_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_61_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_61_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_61_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_61_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_61_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_61_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_61_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_61_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_61_ADDRESS                                       0x118f4
#define PHY_BB_SVD_MEM1_61_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_61_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_61_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_61_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_61_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_61_RESET                                         0x00000000

// 0x118f8 (BB_SVD_MEM1_62)
#define PHY_BB_SVD_MEM1_62_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_62_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_62_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_62_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_62_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_62_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_62_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_62_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_62_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_62_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_62_ADDRESS                                       0x118f8
#define PHY_BB_SVD_MEM1_62_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_62_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_62_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_62_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_62_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_62_RESET                                         0x00000000

// 0x118fc (BB_SVD_MEM1_63)
#define PHY_BB_SVD_MEM1_63_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_63_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_63_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_63_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_63_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_63_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_63_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_63_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_63_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_63_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_63_ADDRESS                                       0x118fc
#define PHY_BB_SVD_MEM1_63_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_63_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_63_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_63_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_63_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_63_RESET                                         0x00000000

// 0x11900 (BB_SVD_MEM1_64)
#define PHY_BB_SVD_MEM1_64_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_64_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_64_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_64_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_64_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_64_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_64_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_64_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_64_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_64_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_64_ADDRESS                                       0x11900
#define PHY_BB_SVD_MEM1_64_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_64_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_64_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_64_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_64_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_64_RESET                                         0x00000000

// 0x11904 (BB_SVD_MEM1_65)
#define PHY_BB_SVD_MEM1_65_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_65_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_65_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_65_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_65_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_65_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_65_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_65_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_65_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_65_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_65_ADDRESS                                       0x11904
#define PHY_BB_SVD_MEM1_65_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_65_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_65_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_65_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_65_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_65_RESET                                         0x00000000

// 0x11908 (BB_SVD_MEM1_66)
#define PHY_BB_SVD_MEM1_66_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_66_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_66_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_66_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_66_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_66_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_66_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_66_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_66_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_66_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_66_ADDRESS                                       0x11908
#define PHY_BB_SVD_MEM1_66_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_66_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_66_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_66_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_66_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_66_RESET                                         0x00000000

// 0x1190c (BB_SVD_MEM1_67)
#define PHY_BB_SVD_MEM1_67_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_67_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_67_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_67_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_67_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_67_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_67_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_67_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_67_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_67_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_67_ADDRESS                                       0x1190c
#define PHY_BB_SVD_MEM1_67_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_67_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_67_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_67_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_67_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_67_RESET                                         0x00000000

// 0x11910 (BB_SVD_MEM1_68)
#define PHY_BB_SVD_MEM1_68_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_68_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_68_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_68_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_68_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_68_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_68_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_68_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_68_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_68_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_68_ADDRESS                                       0x11910
#define PHY_BB_SVD_MEM1_68_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_68_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_68_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_68_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_68_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_68_RESET                                         0x00000000

// 0x11914 (BB_SVD_MEM1_69)
#define PHY_BB_SVD_MEM1_69_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_69_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_69_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_69_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_69_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_69_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_69_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_69_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_69_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_69_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_69_ADDRESS                                       0x11914
#define PHY_BB_SVD_MEM1_69_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_69_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_69_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_69_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_69_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_69_RESET                                         0x00000000

// 0x11918 (BB_SVD_MEM1_70)
#define PHY_BB_SVD_MEM1_70_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_70_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_70_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_70_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_70_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_70_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_70_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_70_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_70_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_70_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_70_ADDRESS                                       0x11918
#define PHY_BB_SVD_MEM1_70_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_70_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_70_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_70_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_70_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_70_RESET                                         0x00000000

// 0x1191c (BB_SVD_MEM1_71)
#define PHY_BB_SVD_MEM1_71_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_71_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_71_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_71_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_71_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_71_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_71_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_71_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_71_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_71_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_71_ADDRESS                                       0x1191c
#define PHY_BB_SVD_MEM1_71_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_71_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_71_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_71_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_71_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_71_RESET                                         0x00000000

// 0x11920 (BB_SVD_MEM1_72)
#define PHY_BB_SVD_MEM1_72_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_72_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_72_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_72_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_72_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_72_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_72_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_72_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_72_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_72_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_72_ADDRESS                                       0x11920
#define PHY_BB_SVD_MEM1_72_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_72_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_72_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_72_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_72_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_72_RESET                                         0x00000000

// 0x11924 (BB_SVD_MEM1_73)
#define PHY_BB_SVD_MEM1_73_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_73_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_73_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_73_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_73_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_73_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_73_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_73_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_73_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_73_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_73_ADDRESS                                       0x11924
#define PHY_BB_SVD_MEM1_73_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_73_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_73_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_73_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_73_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_73_RESET                                         0x00000000

// 0x11928 (BB_SVD_MEM1_74)
#define PHY_BB_SVD_MEM1_74_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_74_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_74_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_74_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_74_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_74_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_74_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_74_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_74_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_74_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_74_ADDRESS                                       0x11928
#define PHY_BB_SVD_MEM1_74_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_74_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_74_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_74_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_74_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_74_RESET                                         0x00000000

// 0x1192c (BB_SVD_MEM1_75)
#define PHY_BB_SVD_MEM1_75_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_75_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_75_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_75_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_75_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_75_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_75_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_75_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_75_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_75_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_75_ADDRESS                                       0x1192c
#define PHY_BB_SVD_MEM1_75_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_75_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_75_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_75_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_75_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_75_RESET                                         0x00000000

// 0x11930 (BB_SVD_MEM1_76)
#define PHY_BB_SVD_MEM1_76_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_76_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_76_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_76_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_76_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_76_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_76_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_76_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_76_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_76_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_76_ADDRESS                                       0x11930
#define PHY_BB_SVD_MEM1_76_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_76_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_76_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_76_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_76_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_76_RESET                                         0x00000000

// 0x11934 (BB_SVD_MEM1_77)
#define PHY_BB_SVD_MEM1_77_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_77_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_77_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_77_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_77_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_77_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_77_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_77_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_77_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_77_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_77_ADDRESS                                       0x11934
#define PHY_BB_SVD_MEM1_77_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_77_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_77_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_77_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_77_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_77_RESET                                         0x00000000

// 0x11938 (BB_SVD_MEM1_78)
#define PHY_BB_SVD_MEM1_78_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_78_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_78_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_78_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_78_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_78_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_78_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_78_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_78_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_78_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_78_ADDRESS                                       0x11938
#define PHY_BB_SVD_MEM1_78_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_78_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_78_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_78_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_78_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_78_RESET                                         0x00000000

// 0x1193c (BB_SVD_MEM1_79)
#define PHY_BB_SVD_MEM1_79_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_79_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_79_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_79_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_79_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_79_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_79_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_79_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_79_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_79_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_79_ADDRESS                                       0x1193c
#define PHY_BB_SVD_MEM1_79_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_79_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_79_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_79_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_79_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_79_RESET                                         0x00000000

// 0x11940 (BB_SVD_MEM1_80)
#define PHY_BB_SVD_MEM1_80_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_80_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_80_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_80_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_80_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_80_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_80_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_80_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_80_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_80_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_80_ADDRESS                                       0x11940
#define PHY_BB_SVD_MEM1_80_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_80_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_80_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_80_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_80_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_80_RESET                                         0x00000000

// 0x11944 (BB_SVD_MEM1_81)
#define PHY_BB_SVD_MEM1_81_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_81_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_81_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_81_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_81_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_81_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_81_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_81_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_81_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_81_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_81_ADDRESS                                       0x11944
#define PHY_BB_SVD_MEM1_81_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_81_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_81_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_81_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_81_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_81_RESET                                         0x00000000

// 0x11948 (BB_SVD_MEM1_82)
#define PHY_BB_SVD_MEM1_82_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_82_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_82_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_82_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_82_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_82_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_82_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_82_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_82_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_82_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_82_ADDRESS                                       0x11948
#define PHY_BB_SVD_MEM1_82_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_82_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_82_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_82_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_82_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_82_RESET                                         0x00000000

// 0x1194c (BB_SVD_MEM1_83)
#define PHY_BB_SVD_MEM1_83_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_83_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_83_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_83_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_83_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_83_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_83_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_83_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_83_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_83_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_83_ADDRESS                                       0x1194c
#define PHY_BB_SVD_MEM1_83_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_83_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_83_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_83_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_83_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_83_RESET                                         0x00000000

// 0x11950 (BB_SVD_MEM1_84)
#define PHY_BB_SVD_MEM1_84_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_84_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_84_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_84_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_84_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_84_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_84_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_84_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_84_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_84_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_84_ADDRESS                                       0x11950
#define PHY_BB_SVD_MEM1_84_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_84_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_84_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_84_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_84_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_84_RESET                                         0x00000000

// 0x11954 (BB_SVD_MEM1_85)
#define PHY_BB_SVD_MEM1_85_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_85_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_85_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_85_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_85_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_85_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_85_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_85_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_85_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_85_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_85_ADDRESS                                       0x11954
#define PHY_BB_SVD_MEM1_85_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_85_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_85_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_85_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_85_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_85_RESET                                         0x00000000

// 0x11958 (BB_SVD_MEM1_86)
#define PHY_BB_SVD_MEM1_86_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_86_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_86_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_86_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_86_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_86_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_86_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_86_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_86_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_86_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_86_ADDRESS                                       0x11958
#define PHY_BB_SVD_MEM1_86_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_86_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_86_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_86_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_86_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_86_RESET                                         0x00000000

// 0x1195c (BB_SVD_MEM1_87)
#define PHY_BB_SVD_MEM1_87_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_87_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_87_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_87_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_87_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_87_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_87_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_87_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_87_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_87_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_87_ADDRESS                                       0x1195c
#define PHY_BB_SVD_MEM1_87_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_87_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_87_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_87_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_87_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_87_RESET                                         0x00000000

// 0x11960 (BB_SVD_MEM1_88)
#define PHY_BB_SVD_MEM1_88_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_88_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_88_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_88_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_88_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_88_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_88_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_88_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_88_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_88_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_88_ADDRESS                                       0x11960
#define PHY_BB_SVD_MEM1_88_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_88_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_88_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_88_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_88_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_88_RESET                                         0x00000000

// 0x11964 (BB_SVD_MEM1_89)
#define PHY_BB_SVD_MEM1_89_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_89_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_89_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_89_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_89_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_89_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_89_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_89_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_89_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_89_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_89_ADDRESS                                       0x11964
#define PHY_BB_SVD_MEM1_89_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_89_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_89_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_89_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_89_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_89_RESET                                         0x00000000

// 0x11968 (BB_SVD_MEM1_90)
#define PHY_BB_SVD_MEM1_90_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_90_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_90_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_90_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_90_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_90_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_90_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_90_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_90_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_90_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_90_ADDRESS                                       0x11968
#define PHY_BB_SVD_MEM1_90_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_90_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_90_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_90_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_90_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_90_RESET                                         0x00000000

// 0x1196c (BB_SVD_MEM1_91)
#define PHY_BB_SVD_MEM1_91_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_91_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_91_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_91_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_91_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_91_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_91_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_91_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_91_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_91_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_91_ADDRESS                                       0x1196c
#define PHY_BB_SVD_MEM1_91_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_91_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_91_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_91_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_91_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_91_RESET                                         0x00000000

// 0x11970 (BB_SVD_MEM1_92)
#define PHY_BB_SVD_MEM1_92_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_92_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_92_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_92_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_92_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_92_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_92_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_92_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_92_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_92_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_92_ADDRESS                                       0x11970
#define PHY_BB_SVD_MEM1_92_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_92_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_92_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_92_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_92_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_92_RESET                                         0x00000000

// 0x11974 (BB_SVD_MEM1_93)
#define PHY_BB_SVD_MEM1_93_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_93_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_93_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_93_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_93_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_93_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_93_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_93_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_93_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_93_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_93_ADDRESS                                       0x11974
#define PHY_BB_SVD_MEM1_93_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_93_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_93_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_93_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_93_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_93_RESET                                         0x00000000

// 0x11978 (BB_SVD_MEM1_94)
#define PHY_BB_SVD_MEM1_94_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_94_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_94_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_94_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_94_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_94_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_94_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_94_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_94_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_94_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_94_ADDRESS                                       0x11978
#define PHY_BB_SVD_MEM1_94_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_94_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_94_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_94_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_94_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_94_RESET                                         0x00000000

// 0x1197c (BB_SVD_MEM1_95)
#define PHY_BB_SVD_MEM1_95_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_95_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_95_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_95_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_95_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_95_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_95_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_95_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_95_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_95_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_95_ADDRESS                                       0x1197c
#define PHY_BB_SVD_MEM1_95_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_95_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_95_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_95_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_95_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_95_RESET                                         0x00000000

// 0x11980 (BB_SVD_MEM1_96)
#define PHY_BB_SVD_MEM1_96_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_96_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_96_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_96_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_96_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_96_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_96_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_96_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_96_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_96_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_96_ADDRESS                                       0x11980
#define PHY_BB_SVD_MEM1_96_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_96_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_96_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_96_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_96_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_96_RESET                                         0x00000000

// 0x11984 (BB_SVD_MEM1_97)
#define PHY_BB_SVD_MEM1_97_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_97_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_97_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_97_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_97_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_97_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_97_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_97_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_97_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_97_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_97_ADDRESS                                       0x11984
#define PHY_BB_SVD_MEM1_97_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_97_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_97_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_97_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_97_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_97_RESET                                         0x00000000

// 0x11988 (BB_SVD_MEM1_98)
#define PHY_BB_SVD_MEM1_98_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_98_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_98_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_98_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_98_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_98_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_98_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_98_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_98_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_98_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_98_ADDRESS                                       0x11988
#define PHY_BB_SVD_MEM1_98_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_98_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_98_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_98_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_98_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_98_RESET                                         0x00000000

// 0x1198c (BB_SVD_MEM1_99)
#define PHY_BB_SVD_MEM1_99_SVD_MEM1_MSB                                  31
#define PHY_BB_SVD_MEM1_99_SVD_MEM1_LSB                                  0
#define PHY_BB_SVD_MEM1_99_SVD_MEM1_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_99_SVD_MEM1_GET(x)                               (((x) & PHY_BB_SVD_MEM1_99_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_99_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_99_SVD_MEM1_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM1_99_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_99_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_99_SVD_MEM1_RESET                                0
#define PHY_BB_SVD_MEM1_99_ADDRESS                                       0x1198c
#define PHY_BB_SVD_MEM1_99_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_99_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_99_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM1_99_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM1_99_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM1_99_RESET                                         0x00000000

// 0x11990 (BB_SVD_MEM1_100)
#define PHY_BB_SVD_MEM1_100_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_100_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_100_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_100_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_100_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_100_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_100_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_100_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_100_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_100_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_100_ADDRESS                                      0x11990
#define PHY_BB_SVD_MEM1_100_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_100_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_100_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_100_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_100_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_100_RESET                                        0x00000000

// 0x11994 (BB_SVD_MEM1_101)
#define PHY_BB_SVD_MEM1_101_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_101_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_101_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_101_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_101_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_101_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_101_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_101_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_101_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_101_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_101_ADDRESS                                      0x11994
#define PHY_BB_SVD_MEM1_101_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_101_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_101_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_101_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_101_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_101_RESET                                        0x00000000

// 0x11998 (BB_SVD_MEM1_102)
#define PHY_BB_SVD_MEM1_102_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_102_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_102_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_102_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_102_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_102_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_102_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_102_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_102_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_102_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_102_ADDRESS                                      0x11998
#define PHY_BB_SVD_MEM1_102_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_102_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_102_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_102_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_102_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_102_RESET                                        0x00000000

// 0x1199c (BB_SVD_MEM1_103)
#define PHY_BB_SVD_MEM1_103_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_103_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_103_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_103_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_103_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_103_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_103_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_103_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_103_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_103_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_103_ADDRESS                                      0x1199c
#define PHY_BB_SVD_MEM1_103_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_103_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_103_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_103_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_103_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_103_RESET                                        0x00000000

// 0x119a0 (BB_SVD_MEM1_104)
#define PHY_BB_SVD_MEM1_104_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_104_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_104_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_104_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_104_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_104_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_104_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_104_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_104_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_104_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_104_ADDRESS                                      0x119a0
#define PHY_BB_SVD_MEM1_104_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_104_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_104_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_104_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_104_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_104_RESET                                        0x00000000

// 0x119a4 (BB_SVD_MEM1_105)
#define PHY_BB_SVD_MEM1_105_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_105_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_105_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_105_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_105_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_105_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_105_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_105_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_105_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_105_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_105_ADDRESS                                      0x119a4
#define PHY_BB_SVD_MEM1_105_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_105_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_105_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_105_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_105_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_105_RESET                                        0x00000000

// 0x119a8 (BB_SVD_MEM1_106)
#define PHY_BB_SVD_MEM1_106_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_106_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_106_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_106_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_106_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_106_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_106_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_106_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_106_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_106_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_106_ADDRESS                                      0x119a8
#define PHY_BB_SVD_MEM1_106_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_106_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_106_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_106_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_106_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_106_RESET                                        0x00000000

// 0x119ac (BB_SVD_MEM1_107)
#define PHY_BB_SVD_MEM1_107_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_107_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_107_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_107_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_107_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_107_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_107_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_107_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_107_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_107_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_107_ADDRESS                                      0x119ac
#define PHY_BB_SVD_MEM1_107_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_107_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_107_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_107_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_107_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_107_RESET                                        0x00000000

// 0x119b0 (BB_SVD_MEM1_108)
#define PHY_BB_SVD_MEM1_108_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_108_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_108_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_108_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_108_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_108_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_108_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_108_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_108_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_108_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_108_ADDRESS                                      0x119b0
#define PHY_BB_SVD_MEM1_108_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_108_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_108_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_108_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_108_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_108_RESET                                        0x00000000

// 0x119b4 (BB_SVD_MEM1_109)
#define PHY_BB_SVD_MEM1_109_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_109_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_109_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_109_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_109_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_109_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_109_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_109_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_109_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_109_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_109_ADDRESS                                      0x119b4
#define PHY_BB_SVD_MEM1_109_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_109_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_109_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_109_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_109_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_109_RESET                                        0x00000000

// 0x119b8 (BB_SVD_MEM1_110)
#define PHY_BB_SVD_MEM1_110_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_110_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_110_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_110_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_110_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_110_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_110_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_110_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_110_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_110_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_110_ADDRESS                                      0x119b8
#define PHY_BB_SVD_MEM1_110_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_110_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_110_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_110_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_110_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_110_RESET                                        0x00000000

// 0x119bc (BB_SVD_MEM1_111)
#define PHY_BB_SVD_MEM1_111_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_111_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_111_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_111_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_111_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_111_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_111_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_111_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_111_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_111_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_111_ADDRESS                                      0x119bc
#define PHY_BB_SVD_MEM1_111_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_111_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_111_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_111_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_111_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_111_RESET                                        0x00000000

// 0x119c0 (BB_SVD_MEM1_112)
#define PHY_BB_SVD_MEM1_112_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_112_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_112_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_112_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_112_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_112_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_112_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_112_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_112_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_112_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_112_ADDRESS                                      0x119c0
#define PHY_BB_SVD_MEM1_112_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_112_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_112_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_112_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_112_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_112_RESET                                        0x00000000

// 0x119c4 (BB_SVD_MEM1_113)
#define PHY_BB_SVD_MEM1_113_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_113_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_113_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_113_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_113_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_113_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_113_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_113_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_113_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_113_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_113_ADDRESS                                      0x119c4
#define PHY_BB_SVD_MEM1_113_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_113_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_113_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_113_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_113_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_113_RESET                                        0x00000000

// 0x119c8 (BB_SVD_MEM1_114)
#define PHY_BB_SVD_MEM1_114_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_114_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_114_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_114_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_114_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_114_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_114_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_114_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_114_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_114_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_114_ADDRESS                                      0x119c8
#define PHY_BB_SVD_MEM1_114_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_114_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_114_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_114_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_114_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_114_RESET                                        0x00000000

// 0x119cc (BB_SVD_MEM1_115)
#define PHY_BB_SVD_MEM1_115_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_115_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_115_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_115_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_115_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_115_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_115_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_115_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_115_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_115_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_115_ADDRESS                                      0x119cc
#define PHY_BB_SVD_MEM1_115_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_115_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_115_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_115_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_115_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_115_RESET                                        0x00000000

// 0x119d0 (BB_SVD_MEM1_116)
#define PHY_BB_SVD_MEM1_116_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_116_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_116_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_116_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_116_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_116_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_116_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_116_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_116_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_116_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_116_ADDRESS                                      0x119d0
#define PHY_BB_SVD_MEM1_116_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_116_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_116_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_116_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_116_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_116_RESET                                        0x00000000

// 0x119d4 (BB_SVD_MEM1_117)
#define PHY_BB_SVD_MEM1_117_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_117_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_117_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_117_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_117_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_117_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_117_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_117_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_117_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_117_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_117_ADDRESS                                      0x119d4
#define PHY_BB_SVD_MEM1_117_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_117_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_117_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_117_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_117_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_117_RESET                                        0x00000000

// 0x119d8 (BB_SVD_MEM1_118)
#define PHY_BB_SVD_MEM1_118_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_118_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_118_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_118_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_118_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_118_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_118_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_118_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_118_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_118_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_118_ADDRESS                                      0x119d8
#define PHY_BB_SVD_MEM1_118_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_118_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_118_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_118_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_118_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_118_RESET                                        0x00000000

// 0x119dc (BB_SVD_MEM1_119)
#define PHY_BB_SVD_MEM1_119_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_119_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_119_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_119_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_119_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_119_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_119_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_119_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_119_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_119_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_119_ADDRESS                                      0x119dc
#define PHY_BB_SVD_MEM1_119_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_119_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_119_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_119_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_119_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_119_RESET                                        0x00000000

// 0x119e0 (BB_SVD_MEM1_120)
#define PHY_BB_SVD_MEM1_120_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_120_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_120_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_120_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_120_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_120_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_120_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_120_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_120_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_120_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_120_ADDRESS                                      0x119e0
#define PHY_BB_SVD_MEM1_120_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_120_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_120_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_120_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_120_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_120_RESET                                        0x00000000

// 0x119e4 (BB_SVD_MEM1_121)
#define PHY_BB_SVD_MEM1_121_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_121_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_121_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_121_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_121_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_121_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_121_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_121_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_121_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_121_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_121_ADDRESS                                      0x119e4
#define PHY_BB_SVD_MEM1_121_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_121_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_121_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_121_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_121_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_121_RESET                                        0x00000000

// 0x119e8 (BB_SVD_MEM1_122)
#define PHY_BB_SVD_MEM1_122_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_122_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_122_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_122_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_122_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_122_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_122_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_122_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_122_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_122_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_122_ADDRESS                                      0x119e8
#define PHY_BB_SVD_MEM1_122_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_122_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_122_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_122_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_122_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_122_RESET                                        0x00000000

// 0x119ec (BB_SVD_MEM1_123)
#define PHY_BB_SVD_MEM1_123_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_123_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_123_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_123_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_123_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_123_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_123_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_123_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_123_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_123_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_123_ADDRESS                                      0x119ec
#define PHY_BB_SVD_MEM1_123_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_123_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_123_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_123_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_123_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_123_RESET                                        0x00000000

// 0x119f0 (BB_SVD_MEM1_124)
#define PHY_BB_SVD_MEM1_124_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_124_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_124_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_124_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_124_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_124_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_124_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_124_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_124_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_124_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_124_ADDRESS                                      0x119f0
#define PHY_BB_SVD_MEM1_124_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_124_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_124_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_124_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_124_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_124_RESET                                        0x00000000

// 0x119f4 (BB_SVD_MEM1_125)
#define PHY_BB_SVD_MEM1_125_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_125_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_125_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_125_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_125_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_125_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_125_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_125_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_125_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_125_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_125_ADDRESS                                      0x119f4
#define PHY_BB_SVD_MEM1_125_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_125_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_125_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_125_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_125_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_125_RESET                                        0x00000000

// 0x119f8 (BB_SVD_MEM1_126)
#define PHY_BB_SVD_MEM1_126_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_126_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_126_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_126_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_126_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_126_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_126_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_126_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_126_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_126_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_126_ADDRESS                                      0x119f8
#define PHY_BB_SVD_MEM1_126_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_126_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_126_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_126_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_126_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_126_RESET                                        0x00000000

// 0x119fc (BB_SVD_MEM1_127)
#define PHY_BB_SVD_MEM1_127_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_127_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_127_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_127_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_127_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_127_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_127_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_127_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_127_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_127_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_127_ADDRESS                                      0x119fc
#define PHY_BB_SVD_MEM1_127_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_127_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_127_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_127_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_127_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_127_RESET                                        0x00000000

// 0x11a00 (BB_SVD_MEM1_128)
#define PHY_BB_SVD_MEM1_128_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_128_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_128_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_128_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_128_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_128_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_128_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_128_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_128_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_128_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_128_ADDRESS                                      0x11a00
#define PHY_BB_SVD_MEM1_128_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_128_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_128_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_128_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_128_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_128_RESET                                        0x00000000

// 0x11a04 (BB_SVD_MEM1_129)
#define PHY_BB_SVD_MEM1_129_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_129_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_129_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_129_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_129_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_129_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_129_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_129_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_129_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_129_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_129_ADDRESS                                      0x11a04
#define PHY_BB_SVD_MEM1_129_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_129_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_129_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_129_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_129_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_129_RESET                                        0x00000000

// 0x11a08 (BB_SVD_MEM1_130)
#define PHY_BB_SVD_MEM1_130_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_130_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_130_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_130_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_130_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_130_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_130_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_130_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_130_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_130_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_130_ADDRESS                                      0x11a08
#define PHY_BB_SVD_MEM1_130_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_130_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_130_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_130_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_130_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_130_RESET                                        0x00000000

// 0x11a0c (BB_SVD_MEM1_131)
#define PHY_BB_SVD_MEM1_131_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_131_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_131_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_131_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_131_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_131_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_131_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_131_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_131_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_131_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_131_ADDRESS                                      0x11a0c
#define PHY_BB_SVD_MEM1_131_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_131_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_131_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_131_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_131_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_131_RESET                                        0x00000000

// 0x11a10 (BB_SVD_MEM1_132)
#define PHY_BB_SVD_MEM1_132_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_132_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_132_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_132_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_132_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_132_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_132_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_132_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_132_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_132_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_132_ADDRESS                                      0x11a10
#define PHY_BB_SVD_MEM1_132_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_132_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_132_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_132_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_132_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_132_RESET                                        0x00000000

// 0x11a14 (BB_SVD_MEM1_133)
#define PHY_BB_SVD_MEM1_133_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_133_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_133_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_133_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_133_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_133_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_133_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_133_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_133_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_133_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_133_ADDRESS                                      0x11a14
#define PHY_BB_SVD_MEM1_133_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_133_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_133_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_133_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_133_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_133_RESET                                        0x00000000

// 0x11a18 (BB_SVD_MEM1_134)
#define PHY_BB_SVD_MEM1_134_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_134_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_134_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_134_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_134_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_134_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_134_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_134_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_134_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_134_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_134_ADDRESS                                      0x11a18
#define PHY_BB_SVD_MEM1_134_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_134_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_134_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_134_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_134_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_134_RESET                                        0x00000000

// 0x11a1c (BB_SVD_MEM1_135)
#define PHY_BB_SVD_MEM1_135_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_135_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_135_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_135_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_135_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_135_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_135_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_135_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_135_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_135_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_135_ADDRESS                                      0x11a1c
#define PHY_BB_SVD_MEM1_135_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_135_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_135_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_135_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_135_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_135_RESET                                        0x00000000

// 0x11a20 (BB_SVD_MEM1_136)
#define PHY_BB_SVD_MEM1_136_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_136_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_136_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_136_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_136_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_136_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_136_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_136_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_136_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_136_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_136_ADDRESS                                      0x11a20
#define PHY_BB_SVD_MEM1_136_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_136_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_136_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_136_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_136_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_136_RESET                                        0x00000000

// 0x11a24 (BB_SVD_MEM1_137)
#define PHY_BB_SVD_MEM1_137_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_137_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_137_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_137_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_137_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_137_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_137_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_137_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_137_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_137_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_137_ADDRESS                                      0x11a24
#define PHY_BB_SVD_MEM1_137_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_137_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_137_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_137_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_137_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_137_RESET                                        0x00000000

// 0x11a28 (BB_SVD_MEM1_138)
#define PHY_BB_SVD_MEM1_138_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_138_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_138_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_138_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_138_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_138_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_138_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_138_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_138_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_138_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_138_ADDRESS                                      0x11a28
#define PHY_BB_SVD_MEM1_138_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_138_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_138_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_138_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_138_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_138_RESET                                        0x00000000

// 0x11a2c (BB_SVD_MEM1_139)
#define PHY_BB_SVD_MEM1_139_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_139_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_139_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_139_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_139_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_139_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_139_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_139_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_139_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_139_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_139_ADDRESS                                      0x11a2c
#define PHY_BB_SVD_MEM1_139_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_139_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_139_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_139_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_139_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_139_RESET                                        0x00000000

// 0x11a30 (BB_SVD_MEM1_140)
#define PHY_BB_SVD_MEM1_140_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_140_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_140_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_140_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_140_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_140_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_140_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_140_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_140_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_140_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_140_ADDRESS                                      0x11a30
#define PHY_BB_SVD_MEM1_140_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_140_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_140_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_140_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_140_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_140_RESET                                        0x00000000

// 0x11a34 (BB_SVD_MEM1_141)
#define PHY_BB_SVD_MEM1_141_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_141_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_141_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_141_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_141_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_141_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_141_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_141_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_141_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_141_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_141_ADDRESS                                      0x11a34
#define PHY_BB_SVD_MEM1_141_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_141_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_141_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_141_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_141_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_141_RESET                                        0x00000000

// 0x11a38 (BB_SVD_MEM1_142)
#define PHY_BB_SVD_MEM1_142_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_142_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_142_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_142_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_142_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_142_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_142_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_142_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_142_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_142_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_142_ADDRESS                                      0x11a38
#define PHY_BB_SVD_MEM1_142_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_142_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_142_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_142_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_142_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_142_RESET                                        0x00000000

// 0x11a3c (BB_SVD_MEM1_143)
#define PHY_BB_SVD_MEM1_143_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_143_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_143_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_143_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_143_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_143_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_143_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_143_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_143_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_143_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_143_ADDRESS                                      0x11a3c
#define PHY_BB_SVD_MEM1_143_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_143_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_143_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_143_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_143_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_143_RESET                                        0x00000000

// 0x11a40 (BB_SVD_MEM1_144)
#define PHY_BB_SVD_MEM1_144_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_144_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_144_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_144_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_144_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_144_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_144_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_144_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_144_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_144_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_144_ADDRESS                                      0x11a40
#define PHY_BB_SVD_MEM1_144_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_144_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_144_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_144_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_144_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_144_RESET                                        0x00000000

// 0x11a44 (BB_SVD_MEM1_145)
#define PHY_BB_SVD_MEM1_145_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_145_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_145_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_145_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_145_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_145_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_145_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_145_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_145_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_145_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_145_ADDRESS                                      0x11a44
#define PHY_BB_SVD_MEM1_145_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_145_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_145_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_145_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_145_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_145_RESET                                        0x00000000

// 0x11a48 (BB_SVD_MEM1_146)
#define PHY_BB_SVD_MEM1_146_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_146_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_146_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_146_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_146_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_146_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_146_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_146_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_146_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_146_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_146_ADDRESS                                      0x11a48
#define PHY_BB_SVD_MEM1_146_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_146_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_146_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_146_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_146_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_146_RESET                                        0x00000000

// 0x11a4c (BB_SVD_MEM1_147)
#define PHY_BB_SVD_MEM1_147_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_147_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_147_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_147_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_147_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_147_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_147_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_147_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_147_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_147_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_147_ADDRESS                                      0x11a4c
#define PHY_BB_SVD_MEM1_147_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_147_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_147_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_147_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_147_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_147_RESET                                        0x00000000

// 0x11a50 (BB_SVD_MEM1_148)
#define PHY_BB_SVD_MEM1_148_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_148_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_148_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_148_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_148_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_148_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_148_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_148_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_148_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_148_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_148_ADDRESS                                      0x11a50
#define PHY_BB_SVD_MEM1_148_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_148_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_148_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_148_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_148_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_148_RESET                                        0x00000000

// 0x11a54 (BB_SVD_MEM1_149)
#define PHY_BB_SVD_MEM1_149_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_149_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_149_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_149_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_149_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_149_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_149_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_149_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_149_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_149_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_149_ADDRESS                                      0x11a54
#define PHY_BB_SVD_MEM1_149_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_149_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_149_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_149_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_149_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_149_RESET                                        0x00000000

// 0x11a58 (BB_SVD_MEM1_150)
#define PHY_BB_SVD_MEM1_150_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_150_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_150_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_150_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_150_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_150_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_150_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_150_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_150_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_150_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_150_ADDRESS                                      0x11a58
#define PHY_BB_SVD_MEM1_150_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_150_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_150_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_150_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_150_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_150_RESET                                        0x00000000

// 0x11a5c (BB_SVD_MEM1_151)
#define PHY_BB_SVD_MEM1_151_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_151_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_151_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_151_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_151_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_151_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_151_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_151_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_151_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_151_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_151_ADDRESS                                      0x11a5c
#define PHY_BB_SVD_MEM1_151_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_151_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_151_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_151_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_151_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_151_RESET                                        0x00000000

// 0x11a60 (BB_SVD_MEM1_152)
#define PHY_BB_SVD_MEM1_152_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_152_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_152_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_152_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_152_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_152_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_152_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_152_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_152_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_152_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_152_ADDRESS                                      0x11a60
#define PHY_BB_SVD_MEM1_152_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_152_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_152_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_152_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_152_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_152_RESET                                        0x00000000

// 0x11a64 (BB_SVD_MEM1_153)
#define PHY_BB_SVD_MEM1_153_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_153_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_153_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_153_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_153_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_153_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_153_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_153_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_153_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_153_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_153_ADDRESS                                      0x11a64
#define PHY_BB_SVD_MEM1_153_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_153_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_153_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_153_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_153_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_153_RESET                                        0x00000000

// 0x11a68 (BB_SVD_MEM1_154)
#define PHY_BB_SVD_MEM1_154_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_154_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_154_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_154_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_154_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_154_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_154_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_154_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_154_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_154_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_154_ADDRESS                                      0x11a68
#define PHY_BB_SVD_MEM1_154_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_154_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_154_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_154_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_154_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_154_RESET                                        0x00000000

// 0x11a6c (BB_SVD_MEM1_155)
#define PHY_BB_SVD_MEM1_155_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_155_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_155_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_155_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_155_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_155_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_155_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_155_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_155_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_155_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_155_ADDRESS                                      0x11a6c
#define PHY_BB_SVD_MEM1_155_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_155_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_155_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_155_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_155_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_155_RESET                                        0x00000000

// 0x11a70 (BB_SVD_MEM1_156)
#define PHY_BB_SVD_MEM1_156_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_156_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_156_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_156_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_156_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_156_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_156_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_156_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_156_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_156_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_156_ADDRESS                                      0x11a70
#define PHY_BB_SVD_MEM1_156_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_156_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_156_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_156_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_156_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_156_RESET                                        0x00000000

// 0x11a74 (BB_SVD_MEM1_157)
#define PHY_BB_SVD_MEM1_157_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_157_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_157_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_157_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_157_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_157_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_157_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_157_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_157_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_157_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_157_ADDRESS                                      0x11a74
#define PHY_BB_SVD_MEM1_157_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_157_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_157_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_157_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_157_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_157_RESET                                        0x00000000

// 0x11a78 (BB_SVD_MEM1_158)
#define PHY_BB_SVD_MEM1_158_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_158_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_158_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_158_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_158_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_158_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_158_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_158_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_158_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_158_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_158_ADDRESS                                      0x11a78
#define PHY_BB_SVD_MEM1_158_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_158_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_158_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_158_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_158_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_158_RESET                                        0x00000000

// 0x11a7c (BB_SVD_MEM1_159)
#define PHY_BB_SVD_MEM1_159_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_159_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_159_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_159_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_159_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_159_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_159_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_159_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_159_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_159_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_159_ADDRESS                                      0x11a7c
#define PHY_BB_SVD_MEM1_159_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_159_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_159_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_159_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_159_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_159_RESET                                        0x00000000

// 0x11a80 (BB_SVD_MEM1_160)
#define PHY_BB_SVD_MEM1_160_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_160_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_160_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_160_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_160_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_160_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_160_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_160_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_160_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_160_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_160_ADDRESS                                      0x11a80
#define PHY_BB_SVD_MEM1_160_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_160_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_160_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_160_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_160_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_160_RESET                                        0x00000000

// 0x11a84 (BB_SVD_MEM1_161)
#define PHY_BB_SVD_MEM1_161_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_161_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_161_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_161_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_161_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_161_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_161_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_161_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_161_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_161_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_161_ADDRESS                                      0x11a84
#define PHY_BB_SVD_MEM1_161_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_161_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_161_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_161_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_161_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_161_RESET                                        0x00000000

// 0x11a88 (BB_SVD_MEM1_162)
#define PHY_BB_SVD_MEM1_162_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_162_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_162_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_162_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_162_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_162_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_162_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_162_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_162_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_162_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_162_ADDRESS                                      0x11a88
#define PHY_BB_SVD_MEM1_162_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_162_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_162_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_162_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_162_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_162_RESET                                        0x00000000

// 0x11a8c (BB_SVD_MEM1_163)
#define PHY_BB_SVD_MEM1_163_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_163_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_163_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_163_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_163_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_163_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_163_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_163_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_163_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_163_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_163_ADDRESS                                      0x11a8c
#define PHY_BB_SVD_MEM1_163_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_163_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_163_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_163_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_163_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_163_RESET                                        0x00000000

// 0x11a90 (BB_SVD_MEM1_164)
#define PHY_BB_SVD_MEM1_164_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_164_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_164_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_164_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_164_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_164_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_164_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_164_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_164_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_164_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_164_ADDRESS                                      0x11a90
#define PHY_BB_SVD_MEM1_164_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_164_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_164_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_164_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_164_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_164_RESET                                        0x00000000

// 0x11a94 (BB_SVD_MEM1_165)
#define PHY_BB_SVD_MEM1_165_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_165_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_165_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_165_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_165_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_165_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_165_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_165_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_165_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_165_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_165_ADDRESS                                      0x11a94
#define PHY_BB_SVD_MEM1_165_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_165_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_165_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_165_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_165_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_165_RESET                                        0x00000000

// 0x11a98 (BB_SVD_MEM1_166)
#define PHY_BB_SVD_MEM1_166_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_166_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_166_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_166_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_166_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_166_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_166_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_166_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_166_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_166_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_166_ADDRESS                                      0x11a98
#define PHY_BB_SVD_MEM1_166_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_166_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_166_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_166_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_166_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_166_RESET                                        0x00000000

// 0x11a9c (BB_SVD_MEM1_167)
#define PHY_BB_SVD_MEM1_167_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_167_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_167_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_167_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_167_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_167_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_167_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_167_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_167_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_167_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_167_ADDRESS                                      0x11a9c
#define PHY_BB_SVD_MEM1_167_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_167_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_167_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_167_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_167_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_167_RESET                                        0x00000000

// 0x11aa0 (BB_SVD_MEM1_168)
#define PHY_BB_SVD_MEM1_168_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_168_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_168_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_168_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_168_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_168_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_168_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_168_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_168_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_168_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_168_ADDRESS                                      0x11aa0
#define PHY_BB_SVD_MEM1_168_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_168_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_168_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_168_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_168_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_168_RESET                                        0x00000000

// 0x11aa4 (BB_SVD_MEM1_169)
#define PHY_BB_SVD_MEM1_169_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_169_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_169_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_169_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_169_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_169_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_169_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_169_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_169_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_169_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_169_ADDRESS                                      0x11aa4
#define PHY_BB_SVD_MEM1_169_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_169_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_169_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_169_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_169_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_169_RESET                                        0x00000000

// 0x11aa8 (BB_SVD_MEM1_170)
#define PHY_BB_SVD_MEM1_170_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_170_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_170_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_170_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_170_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_170_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_170_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_170_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_170_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_170_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_170_ADDRESS                                      0x11aa8
#define PHY_BB_SVD_MEM1_170_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_170_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_170_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_170_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_170_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_170_RESET                                        0x00000000

// 0x11aac (BB_SVD_MEM1_171)
#define PHY_BB_SVD_MEM1_171_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_171_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_171_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_171_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_171_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_171_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_171_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_171_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_171_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_171_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_171_ADDRESS                                      0x11aac
#define PHY_BB_SVD_MEM1_171_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_171_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_171_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_171_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_171_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_171_RESET                                        0x00000000

// 0x11ab0 (BB_SVD_MEM1_172)
#define PHY_BB_SVD_MEM1_172_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_172_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_172_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_172_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_172_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_172_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_172_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_172_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_172_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_172_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_172_ADDRESS                                      0x11ab0
#define PHY_BB_SVD_MEM1_172_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_172_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_172_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_172_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_172_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_172_RESET                                        0x00000000

// 0x11ab4 (BB_SVD_MEM1_173)
#define PHY_BB_SVD_MEM1_173_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_173_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_173_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_173_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_173_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_173_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_173_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_173_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_173_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_173_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_173_ADDRESS                                      0x11ab4
#define PHY_BB_SVD_MEM1_173_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_173_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_173_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_173_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_173_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_173_RESET                                        0x00000000

// 0x11ab8 (BB_SVD_MEM1_174)
#define PHY_BB_SVD_MEM1_174_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_174_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_174_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_174_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_174_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_174_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_174_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_174_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_174_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_174_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_174_ADDRESS                                      0x11ab8
#define PHY_BB_SVD_MEM1_174_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_174_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_174_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_174_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_174_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_174_RESET                                        0x00000000

// 0x11abc (BB_SVD_MEM1_175)
#define PHY_BB_SVD_MEM1_175_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_175_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_175_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_175_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_175_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_175_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_175_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_175_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_175_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_175_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_175_ADDRESS                                      0x11abc
#define PHY_BB_SVD_MEM1_175_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_175_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_175_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_175_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_175_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_175_RESET                                        0x00000000

// 0x11ac0 (BB_SVD_MEM1_176)
#define PHY_BB_SVD_MEM1_176_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_176_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_176_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_176_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_176_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_176_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_176_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_176_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_176_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_176_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_176_ADDRESS                                      0x11ac0
#define PHY_BB_SVD_MEM1_176_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_176_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_176_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_176_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_176_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_176_RESET                                        0x00000000

// 0x11ac4 (BB_SVD_MEM1_177)
#define PHY_BB_SVD_MEM1_177_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_177_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_177_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_177_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_177_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_177_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_177_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_177_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_177_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_177_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_177_ADDRESS                                      0x11ac4
#define PHY_BB_SVD_MEM1_177_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_177_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_177_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_177_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_177_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_177_RESET                                        0x00000000

// 0x11ac8 (BB_SVD_MEM1_178)
#define PHY_BB_SVD_MEM1_178_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_178_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_178_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_178_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_178_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_178_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_178_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_178_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_178_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_178_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_178_ADDRESS                                      0x11ac8
#define PHY_BB_SVD_MEM1_178_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_178_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_178_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_178_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_178_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_178_RESET                                        0x00000000

// 0x11acc (BB_SVD_MEM1_179)
#define PHY_BB_SVD_MEM1_179_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_179_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_179_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_179_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_179_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_179_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_179_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_179_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_179_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_179_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_179_ADDRESS                                      0x11acc
#define PHY_BB_SVD_MEM1_179_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_179_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_179_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_179_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_179_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_179_RESET                                        0x00000000

// 0x11ad0 (BB_SVD_MEM1_180)
#define PHY_BB_SVD_MEM1_180_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_180_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_180_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_180_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_180_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_180_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_180_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_180_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_180_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_180_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_180_ADDRESS                                      0x11ad0
#define PHY_BB_SVD_MEM1_180_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_180_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_180_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_180_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_180_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_180_RESET                                        0x00000000

// 0x11ad4 (BB_SVD_MEM1_181)
#define PHY_BB_SVD_MEM1_181_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_181_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_181_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_181_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_181_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_181_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_181_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_181_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_181_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_181_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_181_ADDRESS                                      0x11ad4
#define PHY_BB_SVD_MEM1_181_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_181_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_181_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_181_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_181_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_181_RESET                                        0x00000000

// 0x11ad8 (BB_SVD_MEM1_182)
#define PHY_BB_SVD_MEM1_182_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_182_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_182_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_182_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_182_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_182_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_182_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_182_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_182_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_182_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_182_ADDRESS                                      0x11ad8
#define PHY_BB_SVD_MEM1_182_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_182_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_182_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_182_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_182_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_182_RESET                                        0x00000000

// 0x11adc (BB_SVD_MEM1_183)
#define PHY_BB_SVD_MEM1_183_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_183_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_183_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_183_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_183_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_183_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_183_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_183_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_183_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_183_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_183_ADDRESS                                      0x11adc
#define PHY_BB_SVD_MEM1_183_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_183_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_183_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_183_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_183_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_183_RESET                                        0x00000000

// 0x11ae0 (BB_SVD_MEM1_184)
#define PHY_BB_SVD_MEM1_184_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_184_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_184_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_184_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_184_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_184_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_184_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_184_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_184_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_184_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_184_ADDRESS                                      0x11ae0
#define PHY_BB_SVD_MEM1_184_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_184_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_184_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_184_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_184_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_184_RESET                                        0x00000000

// 0x11ae4 (BB_SVD_MEM1_185)
#define PHY_BB_SVD_MEM1_185_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_185_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_185_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_185_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_185_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_185_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_185_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_185_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_185_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_185_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_185_ADDRESS                                      0x11ae4
#define PHY_BB_SVD_MEM1_185_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_185_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_185_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_185_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_185_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_185_RESET                                        0x00000000

// 0x11ae8 (BB_SVD_MEM1_186)
#define PHY_BB_SVD_MEM1_186_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_186_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_186_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_186_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_186_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_186_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_186_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_186_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_186_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_186_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_186_ADDRESS                                      0x11ae8
#define PHY_BB_SVD_MEM1_186_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_186_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_186_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_186_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_186_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_186_RESET                                        0x00000000

// 0x11aec (BB_SVD_MEM1_187)
#define PHY_BB_SVD_MEM1_187_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_187_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_187_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_187_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_187_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_187_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_187_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_187_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_187_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_187_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_187_ADDRESS                                      0x11aec
#define PHY_BB_SVD_MEM1_187_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_187_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_187_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_187_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_187_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_187_RESET                                        0x00000000

// 0x11af0 (BB_SVD_MEM1_188)
#define PHY_BB_SVD_MEM1_188_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_188_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_188_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_188_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_188_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_188_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_188_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_188_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_188_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_188_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_188_ADDRESS                                      0x11af0
#define PHY_BB_SVD_MEM1_188_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_188_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_188_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_188_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_188_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_188_RESET                                        0x00000000

// 0x11af4 (BB_SVD_MEM1_189)
#define PHY_BB_SVD_MEM1_189_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_189_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_189_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_189_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_189_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_189_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_189_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_189_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_189_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_189_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_189_ADDRESS                                      0x11af4
#define PHY_BB_SVD_MEM1_189_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_189_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_189_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_189_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_189_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_189_RESET                                        0x00000000

// 0x11af8 (BB_SVD_MEM1_190)
#define PHY_BB_SVD_MEM1_190_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_190_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_190_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_190_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_190_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_190_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_190_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_190_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_190_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_190_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_190_ADDRESS                                      0x11af8
#define PHY_BB_SVD_MEM1_190_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_190_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_190_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_190_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_190_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_190_RESET                                        0x00000000

// 0x11afc (BB_SVD_MEM1_191)
#define PHY_BB_SVD_MEM1_191_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_191_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_191_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_191_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_191_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_191_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_191_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_191_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_191_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_191_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_191_ADDRESS                                      0x11afc
#define PHY_BB_SVD_MEM1_191_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_191_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_191_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_191_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_191_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_191_RESET                                        0x00000000

// 0x11b00 (BB_SVD_MEM1_192)
#define PHY_BB_SVD_MEM1_192_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_192_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_192_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_192_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_192_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_192_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_192_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_192_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_192_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_192_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_192_ADDRESS                                      0x11b00
#define PHY_BB_SVD_MEM1_192_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_192_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_192_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_192_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_192_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_192_RESET                                        0x00000000

// 0x11b04 (BB_SVD_MEM1_193)
#define PHY_BB_SVD_MEM1_193_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_193_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_193_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_193_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_193_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_193_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_193_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_193_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_193_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_193_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_193_ADDRESS                                      0x11b04
#define PHY_BB_SVD_MEM1_193_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_193_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_193_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_193_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_193_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_193_RESET                                        0x00000000

// 0x11b08 (BB_SVD_MEM1_194)
#define PHY_BB_SVD_MEM1_194_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_194_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_194_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_194_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_194_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_194_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_194_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_194_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_194_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_194_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_194_ADDRESS                                      0x11b08
#define PHY_BB_SVD_MEM1_194_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_194_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_194_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_194_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_194_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_194_RESET                                        0x00000000

// 0x11b0c (BB_SVD_MEM1_195)
#define PHY_BB_SVD_MEM1_195_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_195_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_195_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_195_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_195_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_195_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_195_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_195_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_195_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_195_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_195_ADDRESS                                      0x11b0c
#define PHY_BB_SVD_MEM1_195_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_195_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_195_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_195_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_195_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_195_RESET                                        0x00000000

// 0x11b10 (BB_SVD_MEM1_196)
#define PHY_BB_SVD_MEM1_196_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_196_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_196_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_196_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_196_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_196_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_196_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_196_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_196_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_196_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_196_ADDRESS                                      0x11b10
#define PHY_BB_SVD_MEM1_196_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_196_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_196_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_196_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_196_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_196_RESET                                        0x00000000

// 0x11b14 (BB_SVD_MEM1_197)
#define PHY_BB_SVD_MEM1_197_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_197_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_197_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_197_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_197_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_197_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_197_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_197_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_197_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_197_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_197_ADDRESS                                      0x11b14
#define PHY_BB_SVD_MEM1_197_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_197_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_197_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_197_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_197_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_197_RESET                                        0x00000000

// 0x11b18 (BB_SVD_MEM1_198)
#define PHY_BB_SVD_MEM1_198_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_198_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_198_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_198_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_198_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_198_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_198_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_198_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_198_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_198_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_198_ADDRESS                                      0x11b18
#define PHY_BB_SVD_MEM1_198_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_198_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_198_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_198_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_198_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_198_RESET                                        0x00000000

// 0x11b1c (BB_SVD_MEM1_199)
#define PHY_BB_SVD_MEM1_199_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_199_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_199_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_199_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_199_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_199_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_199_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_199_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_199_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_199_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_199_ADDRESS                                      0x11b1c
#define PHY_BB_SVD_MEM1_199_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_199_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_199_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_199_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_199_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_199_RESET                                        0x00000000

// 0x11b20 (BB_SVD_MEM1_200)
#define PHY_BB_SVD_MEM1_200_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_200_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_200_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_200_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_200_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_200_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_200_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_200_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_200_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_200_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_200_ADDRESS                                      0x11b20
#define PHY_BB_SVD_MEM1_200_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_200_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_200_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_200_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_200_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_200_RESET                                        0x00000000

// 0x11b24 (BB_SVD_MEM1_201)
#define PHY_BB_SVD_MEM1_201_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_201_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_201_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_201_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_201_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_201_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_201_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_201_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_201_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_201_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_201_ADDRESS                                      0x11b24
#define PHY_BB_SVD_MEM1_201_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_201_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_201_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_201_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_201_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_201_RESET                                        0x00000000

// 0x11b28 (BB_SVD_MEM1_202)
#define PHY_BB_SVD_MEM1_202_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_202_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_202_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_202_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_202_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_202_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_202_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_202_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_202_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_202_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_202_ADDRESS                                      0x11b28
#define PHY_BB_SVD_MEM1_202_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_202_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_202_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_202_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_202_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_202_RESET                                        0x00000000

// 0x11b2c (BB_SVD_MEM1_203)
#define PHY_BB_SVD_MEM1_203_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_203_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_203_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_203_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_203_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_203_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_203_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_203_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_203_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_203_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_203_ADDRESS                                      0x11b2c
#define PHY_BB_SVD_MEM1_203_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_203_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_203_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_203_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_203_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_203_RESET                                        0x00000000

// 0x11b30 (BB_SVD_MEM1_204)
#define PHY_BB_SVD_MEM1_204_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_204_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_204_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_204_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_204_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_204_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_204_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_204_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_204_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_204_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_204_ADDRESS                                      0x11b30
#define PHY_BB_SVD_MEM1_204_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_204_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_204_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_204_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_204_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_204_RESET                                        0x00000000

// 0x11b34 (BB_SVD_MEM1_205)
#define PHY_BB_SVD_MEM1_205_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_205_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_205_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_205_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_205_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_205_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_205_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_205_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_205_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_205_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_205_ADDRESS                                      0x11b34
#define PHY_BB_SVD_MEM1_205_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_205_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_205_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_205_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_205_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_205_RESET                                        0x00000000

// 0x11b38 (BB_SVD_MEM1_206)
#define PHY_BB_SVD_MEM1_206_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_206_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_206_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_206_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_206_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_206_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_206_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_206_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_206_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_206_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_206_ADDRESS                                      0x11b38
#define PHY_BB_SVD_MEM1_206_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_206_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_206_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_206_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_206_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_206_RESET                                        0x00000000

// 0x11b3c (BB_SVD_MEM1_207)
#define PHY_BB_SVD_MEM1_207_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_207_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_207_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_207_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_207_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_207_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_207_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_207_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_207_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_207_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_207_ADDRESS                                      0x11b3c
#define PHY_BB_SVD_MEM1_207_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_207_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_207_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_207_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_207_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_207_RESET                                        0x00000000

// 0x11b40 (BB_SVD_MEM1_208)
#define PHY_BB_SVD_MEM1_208_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_208_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_208_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_208_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_208_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_208_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_208_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_208_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_208_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_208_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_208_ADDRESS                                      0x11b40
#define PHY_BB_SVD_MEM1_208_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_208_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_208_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_208_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_208_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_208_RESET                                        0x00000000

// 0x11b44 (BB_SVD_MEM1_209)
#define PHY_BB_SVD_MEM1_209_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_209_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_209_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_209_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_209_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_209_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_209_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_209_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_209_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_209_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_209_ADDRESS                                      0x11b44
#define PHY_BB_SVD_MEM1_209_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_209_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_209_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_209_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_209_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_209_RESET                                        0x00000000

// 0x11b48 (BB_SVD_MEM1_210)
#define PHY_BB_SVD_MEM1_210_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_210_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_210_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_210_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_210_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_210_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_210_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_210_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_210_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_210_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_210_ADDRESS                                      0x11b48
#define PHY_BB_SVD_MEM1_210_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_210_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_210_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_210_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_210_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_210_RESET                                        0x00000000

// 0x11b4c (BB_SVD_MEM1_211)
#define PHY_BB_SVD_MEM1_211_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_211_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_211_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_211_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_211_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_211_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_211_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_211_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_211_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_211_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_211_ADDRESS                                      0x11b4c
#define PHY_BB_SVD_MEM1_211_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_211_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_211_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_211_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_211_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_211_RESET                                        0x00000000

// 0x11b50 (BB_SVD_MEM1_212)
#define PHY_BB_SVD_MEM1_212_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_212_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_212_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_212_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_212_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_212_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_212_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_212_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_212_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_212_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_212_ADDRESS                                      0x11b50
#define PHY_BB_SVD_MEM1_212_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_212_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_212_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_212_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_212_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_212_RESET                                        0x00000000

// 0x11b54 (BB_SVD_MEM1_213)
#define PHY_BB_SVD_MEM1_213_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_213_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_213_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_213_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_213_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_213_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_213_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_213_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_213_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_213_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_213_ADDRESS                                      0x11b54
#define PHY_BB_SVD_MEM1_213_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_213_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_213_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_213_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_213_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_213_RESET                                        0x00000000

// 0x11b58 (BB_SVD_MEM1_214)
#define PHY_BB_SVD_MEM1_214_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_214_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_214_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_214_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_214_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_214_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_214_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_214_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_214_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_214_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_214_ADDRESS                                      0x11b58
#define PHY_BB_SVD_MEM1_214_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_214_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_214_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_214_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_214_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_214_RESET                                        0x00000000

// 0x11b5c (BB_SVD_MEM1_215)
#define PHY_BB_SVD_MEM1_215_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_215_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_215_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_215_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_215_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_215_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_215_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_215_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_215_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_215_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_215_ADDRESS                                      0x11b5c
#define PHY_BB_SVD_MEM1_215_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_215_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_215_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_215_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_215_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_215_RESET                                        0x00000000

// 0x11b60 (BB_SVD_MEM1_216)
#define PHY_BB_SVD_MEM1_216_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_216_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_216_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_216_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_216_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_216_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_216_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_216_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_216_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_216_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_216_ADDRESS                                      0x11b60
#define PHY_BB_SVD_MEM1_216_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_216_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_216_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_216_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_216_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_216_RESET                                        0x00000000

// 0x11b64 (BB_SVD_MEM1_217)
#define PHY_BB_SVD_MEM1_217_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_217_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_217_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_217_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_217_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_217_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_217_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_217_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_217_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_217_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_217_ADDRESS                                      0x11b64
#define PHY_BB_SVD_MEM1_217_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_217_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_217_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_217_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_217_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_217_RESET                                        0x00000000

// 0x11b68 (BB_SVD_MEM1_218)
#define PHY_BB_SVD_MEM1_218_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_218_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_218_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_218_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_218_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_218_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_218_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_218_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_218_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_218_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_218_ADDRESS                                      0x11b68
#define PHY_BB_SVD_MEM1_218_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_218_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_218_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_218_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_218_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_218_RESET                                        0x00000000

// 0x11b6c (BB_SVD_MEM1_219)
#define PHY_BB_SVD_MEM1_219_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_219_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_219_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_219_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_219_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_219_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_219_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_219_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_219_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_219_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_219_ADDRESS                                      0x11b6c
#define PHY_BB_SVD_MEM1_219_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_219_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_219_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_219_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_219_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_219_RESET                                        0x00000000

// 0x11b70 (BB_SVD_MEM1_220)
#define PHY_BB_SVD_MEM1_220_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_220_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_220_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_220_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_220_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_220_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_220_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_220_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_220_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_220_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_220_ADDRESS                                      0x11b70
#define PHY_BB_SVD_MEM1_220_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_220_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_220_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_220_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_220_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_220_RESET                                        0x00000000

// 0x11b74 (BB_SVD_MEM1_221)
#define PHY_BB_SVD_MEM1_221_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_221_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_221_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_221_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_221_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_221_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_221_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_221_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_221_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_221_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_221_ADDRESS                                      0x11b74
#define PHY_BB_SVD_MEM1_221_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_221_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_221_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_221_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_221_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_221_RESET                                        0x00000000

// 0x11b78 (BB_SVD_MEM1_222)
#define PHY_BB_SVD_MEM1_222_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_222_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_222_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_222_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_222_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_222_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_222_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_222_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_222_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_222_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_222_ADDRESS                                      0x11b78
#define PHY_BB_SVD_MEM1_222_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_222_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_222_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_222_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_222_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_222_RESET                                        0x00000000

// 0x11b7c (BB_SVD_MEM1_223)
#define PHY_BB_SVD_MEM1_223_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_223_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_223_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_223_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_223_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_223_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_223_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_223_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_223_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_223_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_223_ADDRESS                                      0x11b7c
#define PHY_BB_SVD_MEM1_223_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_223_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_223_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_223_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_223_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_223_RESET                                        0x00000000

// 0x11b80 (BB_SVD_MEM1_224)
#define PHY_BB_SVD_MEM1_224_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_224_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_224_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_224_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_224_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_224_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_224_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_224_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_224_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_224_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_224_ADDRESS                                      0x11b80
#define PHY_BB_SVD_MEM1_224_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_224_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_224_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_224_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_224_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_224_RESET                                        0x00000000

// 0x11b84 (BB_SVD_MEM1_225)
#define PHY_BB_SVD_MEM1_225_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_225_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_225_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_225_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_225_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_225_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_225_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_225_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_225_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_225_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_225_ADDRESS                                      0x11b84
#define PHY_BB_SVD_MEM1_225_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_225_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_225_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_225_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_225_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_225_RESET                                        0x00000000

// 0x11b88 (BB_SVD_MEM1_226)
#define PHY_BB_SVD_MEM1_226_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_226_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_226_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_226_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_226_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_226_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_226_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_226_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_226_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_226_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_226_ADDRESS                                      0x11b88
#define PHY_BB_SVD_MEM1_226_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_226_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_226_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_226_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_226_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_226_RESET                                        0x00000000

// 0x11b8c (BB_SVD_MEM1_227)
#define PHY_BB_SVD_MEM1_227_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_227_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_227_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_227_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_227_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_227_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_227_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_227_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_227_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_227_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_227_ADDRESS                                      0x11b8c
#define PHY_BB_SVD_MEM1_227_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_227_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_227_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_227_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_227_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_227_RESET                                        0x00000000

// 0x11b90 (BB_SVD_MEM1_228)
#define PHY_BB_SVD_MEM1_228_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_228_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_228_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_228_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_228_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_228_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_228_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_228_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_228_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_228_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_228_ADDRESS                                      0x11b90
#define PHY_BB_SVD_MEM1_228_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_228_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_228_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_228_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_228_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_228_RESET                                        0x00000000

// 0x11b94 (BB_SVD_MEM1_229)
#define PHY_BB_SVD_MEM1_229_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_229_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_229_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_229_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_229_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_229_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_229_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_229_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_229_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_229_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_229_ADDRESS                                      0x11b94
#define PHY_BB_SVD_MEM1_229_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_229_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_229_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_229_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_229_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_229_RESET                                        0x00000000

// 0x11b98 (BB_SVD_MEM1_230)
#define PHY_BB_SVD_MEM1_230_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_230_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_230_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_230_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_230_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_230_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_230_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_230_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_230_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_230_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_230_ADDRESS                                      0x11b98
#define PHY_BB_SVD_MEM1_230_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_230_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_230_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_230_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_230_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_230_RESET                                        0x00000000

// 0x11b9c (BB_SVD_MEM1_231)
#define PHY_BB_SVD_MEM1_231_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_231_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_231_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_231_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_231_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_231_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_231_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_231_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_231_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_231_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_231_ADDRESS                                      0x11b9c
#define PHY_BB_SVD_MEM1_231_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_231_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_231_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_231_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_231_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_231_RESET                                        0x00000000

// 0x11ba0 (BB_SVD_MEM1_232)
#define PHY_BB_SVD_MEM1_232_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_232_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_232_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_232_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_232_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_232_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_232_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_232_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_232_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_232_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_232_ADDRESS                                      0x11ba0
#define PHY_BB_SVD_MEM1_232_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_232_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_232_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_232_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_232_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_232_RESET                                        0x00000000

// 0x11ba4 (BB_SVD_MEM1_233)
#define PHY_BB_SVD_MEM1_233_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_233_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_233_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_233_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_233_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_233_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_233_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_233_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_233_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_233_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_233_ADDRESS                                      0x11ba4
#define PHY_BB_SVD_MEM1_233_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_233_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_233_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_233_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_233_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_233_RESET                                        0x00000000

// 0x11ba8 (BB_SVD_MEM1_234)
#define PHY_BB_SVD_MEM1_234_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_234_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_234_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_234_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_234_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_234_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_234_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_234_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_234_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_234_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_234_ADDRESS                                      0x11ba8
#define PHY_BB_SVD_MEM1_234_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_234_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_234_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_234_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_234_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_234_RESET                                        0x00000000

// 0x11bac (BB_SVD_MEM1_235)
#define PHY_BB_SVD_MEM1_235_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_235_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_235_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_235_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_235_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_235_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_235_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_235_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_235_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_235_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_235_ADDRESS                                      0x11bac
#define PHY_BB_SVD_MEM1_235_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_235_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_235_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_235_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_235_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_235_RESET                                        0x00000000

// 0x11bb0 (BB_SVD_MEM1_236)
#define PHY_BB_SVD_MEM1_236_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_236_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_236_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_236_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_236_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_236_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_236_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_236_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_236_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_236_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_236_ADDRESS                                      0x11bb0
#define PHY_BB_SVD_MEM1_236_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_236_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_236_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_236_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_236_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_236_RESET                                        0x00000000

// 0x11bb4 (BB_SVD_MEM1_237)
#define PHY_BB_SVD_MEM1_237_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_237_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_237_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_237_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_237_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_237_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_237_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_237_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_237_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_237_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_237_ADDRESS                                      0x11bb4
#define PHY_BB_SVD_MEM1_237_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_237_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_237_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_237_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_237_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_237_RESET                                        0x00000000

// 0x11bb8 (BB_SVD_MEM1_238)
#define PHY_BB_SVD_MEM1_238_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_238_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_238_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_238_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_238_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_238_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_238_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_238_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_238_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_238_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_238_ADDRESS                                      0x11bb8
#define PHY_BB_SVD_MEM1_238_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_238_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_238_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_238_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_238_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_238_RESET                                        0x00000000

// 0x11bbc (BB_SVD_MEM1_239)
#define PHY_BB_SVD_MEM1_239_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_239_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_239_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_239_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_239_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_239_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_239_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_239_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_239_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_239_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_239_ADDRESS                                      0x11bbc
#define PHY_BB_SVD_MEM1_239_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_239_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_239_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_239_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_239_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_239_RESET                                        0x00000000

// 0x11bc0 (BB_SVD_MEM1_240)
#define PHY_BB_SVD_MEM1_240_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_240_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_240_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_240_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_240_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_240_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_240_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_240_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_240_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_240_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_240_ADDRESS                                      0x11bc0
#define PHY_BB_SVD_MEM1_240_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_240_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_240_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_240_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_240_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_240_RESET                                        0x00000000

// 0x11bc4 (BB_SVD_MEM1_241)
#define PHY_BB_SVD_MEM1_241_SVD_MEM1_MSB                                 31
#define PHY_BB_SVD_MEM1_241_SVD_MEM1_LSB                                 0
#define PHY_BB_SVD_MEM1_241_SVD_MEM1_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_241_SVD_MEM1_GET(x)                              (((x) & PHY_BB_SVD_MEM1_241_SVD_MEM1_MASK) >> PHY_BB_SVD_MEM1_241_SVD_MEM1_LSB)
#define PHY_BB_SVD_MEM1_241_SVD_MEM1_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM1_241_SVD_MEM1_LSB) & PHY_BB_SVD_MEM1_241_SVD_MEM1_MASK)
#define PHY_BB_SVD_MEM1_241_SVD_MEM1_RESET                               0
#define PHY_BB_SVD_MEM1_241_ADDRESS                                      0x11bc4
#define PHY_BB_SVD_MEM1_241_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_241_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_241_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM1_241_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM1_241_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM1_241_RESET                                        0x00000000

// 0x11c00 (BB_SVD_MEM2_0)
#define PHY_BB_SVD_MEM2_0_SVD_MEM2_MSB                                   31
#define PHY_BB_SVD_MEM2_0_SVD_MEM2_LSB                                   0
#define PHY_BB_SVD_MEM2_0_SVD_MEM2_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_0_SVD_MEM2_GET(x)                                (((x) & PHY_BB_SVD_MEM2_0_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_0_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_0_SVD_MEM2_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM2_0_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_0_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_0_SVD_MEM2_RESET                                 0
#define PHY_BB_SVD_MEM2_0_ADDRESS                                        0x11c00
#define PHY_BB_SVD_MEM2_ADDRESS                                          PHY_BB_SVD_MEM2_0_ADDRESS
#define PHY_BB_SVD_MEM2_0_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_0_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_0_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_0_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM2_0_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_0_RESET                                          0x00000000

// 0x11c04 (BB_SVD_MEM2_1)
#define PHY_BB_SVD_MEM2_1_SVD_MEM2_MSB                                   31
#define PHY_BB_SVD_MEM2_1_SVD_MEM2_LSB                                   0
#define PHY_BB_SVD_MEM2_1_SVD_MEM2_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_1_SVD_MEM2_GET(x)                                (((x) & PHY_BB_SVD_MEM2_1_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_1_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_1_SVD_MEM2_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM2_1_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_1_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_1_SVD_MEM2_RESET                                 0
#define PHY_BB_SVD_MEM2_1_ADDRESS                                        0x11c04
#define PHY_BB_SVD_MEM2_1_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_1_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_1_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_1_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM2_1_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_1_RESET                                          0x00000000

// 0x11c08 (BB_SVD_MEM2_2)
#define PHY_BB_SVD_MEM2_2_SVD_MEM2_MSB                                   31
#define PHY_BB_SVD_MEM2_2_SVD_MEM2_LSB                                   0
#define PHY_BB_SVD_MEM2_2_SVD_MEM2_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_2_SVD_MEM2_GET(x)                                (((x) & PHY_BB_SVD_MEM2_2_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_2_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_2_SVD_MEM2_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM2_2_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_2_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_2_SVD_MEM2_RESET                                 0
#define PHY_BB_SVD_MEM2_2_ADDRESS                                        0x11c08
#define PHY_BB_SVD_MEM2_2_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_2_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_2_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_2_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM2_2_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_2_RESET                                          0x00000000

// 0x11c0c (BB_SVD_MEM2_3)
#define PHY_BB_SVD_MEM2_3_SVD_MEM2_MSB                                   31
#define PHY_BB_SVD_MEM2_3_SVD_MEM2_LSB                                   0
#define PHY_BB_SVD_MEM2_3_SVD_MEM2_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_3_SVD_MEM2_GET(x)                                (((x) & PHY_BB_SVD_MEM2_3_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_3_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_3_SVD_MEM2_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM2_3_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_3_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_3_SVD_MEM2_RESET                                 0
#define PHY_BB_SVD_MEM2_3_ADDRESS                                        0x11c0c
#define PHY_BB_SVD_MEM2_3_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_3_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_3_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_3_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM2_3_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_3_RESET                                          0x00000000

// 0x11c10 (BB_SVD_MEM2_4)
#define PHY_BB_SVD_MEM2_4_SVD_MEM2_MSB                                   31
#define PHY_BB_SVD_MEM2_4_SVD_MEM2_LSB                                   0
#define PHY_BB_SVD_MEM2_4_SVD_MEM2_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_4_SVD_MEM2_GET(x)                                (((x) & PHY_BB_SVD_MEM2_4_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_4_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_4_SVD_MEM2_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM2_4_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_4_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_4_SVD_MEM2_RESET                                 0
#define PHY_BB_SVD_MEM2_4_ADDRESS                                        0x11c10
#define PHY_BB_SVD_MEM2_4_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_4_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_4_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_4_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM2_4_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_4_RESET                                          0x00000000

// 0x11c14 (BB_SVD_MEM2_5)
#define PHY_BB_SVD_MEM2_5_SVD_MEM2_MSB                                   31
#define PHY_BB_SVD_MEM2_5_SVD_MEM2_LSB                                   0
#define PHY_BB_SVD_MEM2_5_SVD_MEM2_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_5_SVD_MEM2_GET(x)                                (((x) & PHY_BB_SVD_MEM2_5_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_5_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_5_SVD_MEM2_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM2_5_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_5_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_5_SVD_MEM2_RESET                                 0
#define PHY_BB_SVD_MEM2_5_ADDRESS                                        0x11c14
#define PHY_BB_SVD_MEM2_5_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_5_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_5_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_5_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM2_5_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_5_RESET                                          0x00000000

// 0x11c18 (BB_SVD_MEM2_6)
#define PHY_BB_SVD_MEM2_6_SVD_MEM2_MSB                                   31
#define PHY_BB_SVD_MEM2_6_SVD_MEM2_LSB                                   0
#define PHY_BB_SVD_MEM2_6_SVD_MEM2_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_6_SVD_MEM2_GET(x)                                (((x) & PHY_BB_SVD_MEM2_6_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_6_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_6_SVD_MEM2_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM2_6_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_6_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_6_SVD_MEM2_RESET                                 0
#define PHY_BB_SVD_MEM2_6_ADDRESS                                        0x11c18
#define PHY_BB_SVD_MEM2_6_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_6_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_6_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_6_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM2_6_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_6_RESET                                          0x00000000

// 0x11c1c (BB_SVD_MEM2_7)
#define PHY_BB_SVD_MEM2_7_SVD_MEM2_MSB                                   31
#define PHY_BB_SVD_MEM2_7_SVD_MEM2_LSB                                   0
#define PHY_BB_SVD_MEM2_7_SVD_MEM2_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_7_SVD_MEM2_GET(x)                                (((x) & PHY_BB_SVD_MEM2_7_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_7_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_7_SVD_MEM2_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM2_7_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_7_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_7_SVD_MEM2_RESET                                 0
#define PHY_BB_SVD_MEM2_7_ADDRESS                                        0x11c1c
#define PHY_BB_SVD_MEM2_7_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_7_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_7_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_7_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM2_7_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_7_RESET                                          0x00000000

// 0x11c20 (BB_SVD_MEM2_8)
#define PHY_BB_SVD_MEM2_8_SVD_MEM2_MSB                                   31
#define PHY_BB_SVD_MEM2_8_SVD_MEM2_LSB                                   0
#define PHY_BB_SVD_MEM2_8_SVD_MEM2_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_8_SVD_MEM2_GET(x)                                (((x) & PHY_BB_SVD_MEM2_8_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_8_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_8_SVD_MEM2_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM2_8_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_8_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_8_SVD_MEM2_RESET                                 0
#define PHY_BB_SVD_MEM2_8_ADDRESS                                        0x11c20
#define PHY_BB_SVD_MEM2_8_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_8_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_8_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_8_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM2_8_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_8_RESET                                          0x00000000

// 0x11c24 (BB_SVD_MEM2_9)
#define PHY_BB_SVD_MEM2_9_SVD_MEM2_MSB                                   31
#define PHY_BB_SVD_MEM2_9_SVD_MEM2_LSB                                   0
#define PHY_BB_SVD_MEM2_9_SVD_MEM2_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_9_SVD_MEM2_GET(x)                                (((x) & PHY_BB_SVD_MEM2_9_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_9_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_9_SVD_MEM2_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM2_9_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_9_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_9_SVD_MEM2_RESET                                 0
#define PHY_BB_SVD_MEM2_9_ADDRESS                                        0x11c24
#define PHY_BB_SVD_MEM2_9_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_9_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_9_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM2_9_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM2_9_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM2_9_RESET                                          0x00000000

// 0x11c28 (BB_SVD_MEM2_10)
#define PHY_BB_SVD_MEM2_10_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_10_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_10_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_10_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_10_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_10_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_10_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_10_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_10_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_10_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_10_ADDRESS                                       0x11c28
#define PHY_BB_SVD_MEM2_10_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_10_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_10_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_10_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_10_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_10_RESET                                         0x00000000

// 0x11c2c (BB_SVD_MEM2_11)
#define PHY_BB_SVD_MEM2_11_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_11_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_11_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_11_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_11_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_11_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_11_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_11_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_11_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_11_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_11_ADDRESS                                       0x11c2c
#define PHY_BB_SVD_MEM2_11_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_11_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_11_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_11_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_11_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_11_RESET                                         0x00000000

// 0x11c30 (BB_SVD_MEM2_12)
#define PHY_BB_SVD_MEM2_12_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_12_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_12_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_12_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_12_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_12_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_12_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_12_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_12_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_12_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_12_ADDRESS                                       0x11c30
#define PHY_BB_SVD_MEM2_12_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_12_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_12_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_12_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_12_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_12_RESET                                         0x00000000

// 0x11c34 (BB_SVD_MEM2_13)
#define PHY_BB_SVD_MEM2_13_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_13_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_13_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_13_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_13_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_13_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_13_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_13_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_13_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_13_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_13_ADDRESS                                       0x11c34
#define PHY_BB_SVD_MEM2_13_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_13_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_13_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_13_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_13_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_13_RESET                                         0x00000000

// 0x11c38 (BB_SVD_MEM2_14)
#define PHY_BB_SVD_MEM2_14_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_14_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_14_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_14_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_14_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_14_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_14_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_14_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_14_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_14_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_14_ADDRESS                                       0x11c38
#define PHY_BB_SVD_MEM2_14_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_14_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_14_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_14_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_14_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_14_RESET                                         0x00000000

// 0x11c3c (BB_SVD_MEM2_15)
#define PHY_BB_SVD_MEM2_15_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_15_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_15_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_15_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_15_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_15_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_15_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_15_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_15_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_15_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_15_ADDRESS                                       0x11c3c
#define PHY_BB_SVD_MEM2_15_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_15_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_15_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_15_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_15_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_15_RESET                                         0x00000000

// 0x11c40 (BB_SVD_MEM2_16)
#define PHY_BB_SVD_MEM2_16_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_16_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_16_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_16_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_16_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_16_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_16_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_16_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_16_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_16_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_16_ADDRESS                                       0x11c40
#define PHY_BB_SVD_MEM2_16_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_16_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_16_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_16_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_16_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_16_RESET                                         0x00000000

// 0x11c44 (BB_SVD_MEM2_17)
#define PHY_BB_SVD_MEM2_17_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_17_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_17_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_17_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_17_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_17_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_17_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_17_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_17_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_17_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_17_ADDRESS                                       0x11c44
#define PHY_BB_SVD_MEM2_17_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_17_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_17_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_17_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_17_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_17_RESET                                         0x00000000

// 0x11c48 (BB_SVD_MEM2_18)
#define PHY_BB_SVD_MEM2_18_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_18_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_18_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_18_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_18_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_18_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_18_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_18_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_18_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_18_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_18_ADDRESS                                       0x11c48
#define PHY_BB_SVD_MEM2_18_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_18_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_18_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_18_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_18_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_18_RESET                                         0x00000000

// 0x11c4c (BB_SVD_MEM2_19)
#define PHY_BB_SVD_MEM2_19_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_19_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_19_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_19_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_19_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_19_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_19_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_19_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_19_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_19_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_19_ADDRESS                                       0x11c4c
#define PHY_BB_SVD_MEM2_19_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_19_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_19_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_19_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_19_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_19_RESET                                         0x00000000

// 0x11c50 (BB_SVD_MEM2_20)
#define PHY_BB_SVD_MEM2_20_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_20_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_20_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_20_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_20_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_20_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_20_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_20_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_20_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_20_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_20_ADDRESS                                       0x11c50
#define PHY_BB_SVD_MEM2_20_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_20_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_20_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_20_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_20_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_20_RESET                                         0x00000000

// 0x11c54 (BB_SVD_MEM2_21)
#define PHY_BB_SVD_MEM2_21_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_21_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_21_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_21_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_21_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_21_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_21_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_21_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_21_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_21_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_21_ADDRESS                                       0x11c54
#define PHY_BB_SVD_MEM2_21_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_21_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_21_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_21_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_21_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_21_RESET                                         0x00000000

// 0x11c58 (BB_SVD_MEM2_22)
#define PHY_BB_SVD_MEM2_22_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_22_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_22_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_22_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_22_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_22_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_22_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_22_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_22_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_22_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_22_ADDRESS                                       0x11c58
#define PHY_BB_SVD_MEM2_22_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_22_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_22_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_22_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_22_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_22_RESET                                         0x00000000

// 0x11c5c (BB_SVD_MEM2_23)
#define PHY_BB_SVD_MEM2_23_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_23_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_23_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_23_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_23_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_23_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_23_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_23_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_23_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_23_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_23_ADDRESS                                       0x11c5c
#define PHY_BB_SVD_MEM2_23_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_23_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_23_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_23_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_23_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_23_RESET                                         0x00000000

// 0x11c60 (BB_SVD_MEM2_24)
#define PHY_BB_SVD_MEM2_24_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_24_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_24_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_24_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_24_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_24_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_24_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_24_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_24_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_24_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_24_ADDRESS                                       0x11c60
#define PHY_BB_SVD_MEM2_24_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_24_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_24_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_24_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_24_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_24_RESET                                         0x00000000

// 0x11c64 (BB_SVD_MEM2_25)
#define PHY_BB_SVD_MEM2_25_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_25_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_25_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_25_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_25_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_25_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_25_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_25_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_25_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_25_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_25_ADDRESS                                       0x11c64
#define PHY_BB_SVD_MEM2_25_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_25_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_25_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_25_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_25_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_25_RESET                                         0x00000000

// 0x11c68 (BB_SVD_MEM2_26)
#define PHY_BB_SVD_MEM2_26_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_26_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_26_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_26_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_26_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_26_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_26_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_26_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_26_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_26_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_26_ADDRESS                                       0x11c68
#define PHY_BB_SVD_MEM2_26_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_26_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_26_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_26_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_26_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_26_RESET                                         0x00000000

// 0x11c6c (BB_SVD_MEM2_27)
#define PHY_BB_SVD_MEM2_27_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_27_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_27_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_27_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_27_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_27_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_27_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_27_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_27_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_27_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_27_ADDRESS                                       0x11c6c
#define PHY_BB_SVD_MEM2_27_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_27_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_27_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_27_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_27_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_27_RESET                                         0x00000000

// 0x11c70 (BB_SVD_MEM2_28)
#define PHY_BB_SVD_MEM2_28_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_28_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_28_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_28_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_28_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_28_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_28_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_28_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_28_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_28_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_28_ADDRESS                                       0x11c70
#define PHY_BB_SVD_MEM2_28_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_28_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_28_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_28_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_28_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_28_RESET                                         0x00000000

// 0x11c74 (BB_SVD_MEM2_29)
#define PHY_BB_SVD_MEM2_29_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_29_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_29_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_29_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_29_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_29_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_29_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_29_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_29_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_29_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_29_ADDRESS                                       0x11c74
#define PHY_BB_SVD_MEM2_29_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_29_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_29_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_29_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_29_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_29_RESET                                         0x00000000

// 0x11c78 (BB_SVD_MEM2_30)
#define PHY_BB_SVD_MEM2_30_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_30_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_30_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_30_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_30_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_30_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_30_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_30_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_30_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_30_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_30_ADDRESS                                       0x11c78
#define PHY_BB_SVD_MEM2_30_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_30_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_30_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_30_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_30_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_30_RESET                                         0x00000000

// 0x11c7c (BB_SVD_MEM2_31)
#define PHY_BB_SVD_MEM2_31_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_31_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_31_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_31_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_31_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_31_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_31_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_31_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_31_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_31_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_31_ADDRESS                                       0x11c7c
#define PHY_BB_SVD_MEM2_31_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_31_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_31_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_31_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_31_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_31_RESET                                         0x00000000

// 0x11c80 (BB_SVD_MEM2_32)
#define PHY_BB_SVD_MEM2_32_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_32_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_32_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_32_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_32_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_32_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_32_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_32_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_32_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_32_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_32_ADDRESS                                       0x11c80
#define PHY_BB_SVD_MEM2_32_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_32_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_32_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_32_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_32_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_32_RESET                                         0x00000000

// 0x11c84 (BB_SVD_MEM2_33)
#define PHY_BB_SVD_MEM2_33_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_33_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_33_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_33_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_33_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_33_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_33_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_33_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_33_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_33_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_33_ADDRESS                                       0x11c84
#define PHY_BB_SVD_MEM2_33_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_33_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_33_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_33_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_33_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_33_RESET                                         0x00000000

// 0x11c88 (BB_SVD_MEM2_34)
#define PHY_BB_SVD_MEM2_34_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_34_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_34_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_34_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_34_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_34_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_34_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_34_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_34_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_34_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_34_ADDRESS                                       0x11c88
#define PHY_BB_SVD_MEM2_34_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_34_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_34_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_34_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_34_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_34_RESET                                         0x00000000

// 0x11c8c (BB_SVD_MEM2_35)
#define PHY_BB_SVD_MEM2_35_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_35_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_35_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_35_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_35_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_35_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_35_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_35_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_35_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_35_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_35_ADDRESS                                       0x11c8c
#define PHY_BB_SVD_MEM2_35_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_35_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_35_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_35_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_35_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_35_RESET                                         0x00000000

// 0x11c90 (BB_SVD_MEM2_36)
#define PHY_BB_SVD_MEM2_36_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_36_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_36_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_36_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_36_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_36_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_36_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_36_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_36_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_36_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_36_ADDRESS                                       0x11c90
#define PHY_BB_SVD_MEM2_36_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_36_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_36_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_36_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_36_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_36_RESET                                         0x00000000

// 0x11c94 (BB_SVD_MEM2_37)
#define PHY_BB_SVD_MEM2_37_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_37_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_37_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_37_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_37_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_37_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_37_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_37_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_37_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_37_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_37_ADDRESS                                       0x11c94
#define PHY_BB_SVD_MEM2_37_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_37_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_37_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_37_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_37_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_37_RESET                                         0x00000000

// 0x11c98 (BB_SVD_MEM2_38)
#define PHY_BB_SVD_MEM2_38_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_38_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_38_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_38_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_38_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_38_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_38_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_38_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_38_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_38_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_38_ADDRESS                                       0x11c98
#define PHY_BB_SVD_MEM2_38_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_38_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_38_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_38_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_38_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_38_RESET                                         0x00000000

// 0x11c9c (BB_SVD_MEM2_39)
#define PHY_BB_SVD_MEM2_39_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_39_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_39_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_39_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_39_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_39_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_39_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_39_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_39_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_39_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_39_ADDRESS                                       0x11c9c
#define PHY_BB_SVD_MEM2_39_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_39_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_39_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_39_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_39_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_39_RESET                                         0x00000000

// 0x11ca0 (BB_SVD_MEM2_40)
#define PHY_BB_SVD_MEM2_40_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_40_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_40_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_40_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_40_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_40_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_40_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_40_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_40_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_40_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_40_ADDRESS                                       0x11ca0
#define PHY_BB_SVD_MEM2_40_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_40_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_40_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_40_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_40_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_40_RESET                                         0x00000000

// 0x11ca4 (BB_SVD_MEM2_41)
#define PHY_BB_SVD_MEM2_41_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_41_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_41_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_41_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_41_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_41_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_41_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_41_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_41_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_41_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_41_ADDRESS                                       0x11ca4
#define PHY_BB_SVD_MEM2_41_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_41_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_41_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_41_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_41_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_41_RESET                                         0x00000000

// 0x11ca8 (BB_SVD_MEM2_42)
#define PHY_BB_SVD_MEM2_42_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_42_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_42_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_42_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_42_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_42_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_42_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_42_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_42_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_42_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_42_ADDRESS                                       0x11ca8
#define PHY_BB_SVD_MEM2_42_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_42_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_42_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_42_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_42_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_42_RESET                                         0x00000000

// 0x11cac (BB_SVD_MEM2_43)
#define PHY_BB_SVD_MEM2_43_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_43_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_43_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_43_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_43_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_43_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_43_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_43_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_43_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_43_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_43_ADDRESS                                       0x11cac
#define PHY_BB_SVD_MEM2_43_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_43_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_43_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_43_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_43_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_43_RESET                                         0x00000000

// 0x11cb0 (BB_SVD_MEM2_44)
#define PHY_BB_SVD_MEM2_44_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_44_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_44_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_44_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_44_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_44_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_44_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_44_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_44_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_44_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_44_ADDRESS                                       0x11cb0
#define PHY_BB_SVD_MEM2_44_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_44_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_44_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_44_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_44_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_44_RESET                                         0x00000000

// 0x11cb4 (BB_SVD_MEM2_45)
#define PHY_BB_SVD_MEM2_45_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_45_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_45_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_45_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_45_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_45_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_45_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_45_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_45_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_45_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_45_ADDRESS                                       0x11cb4
#define PHY_BB_SVD_MEM2_45_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_45_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_45_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_45_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_45_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_45_RESET                                         0x00000000

// 0x11cb8 (BB_SVD_MEM2_46)
#define PHY_BB_SVD_MEM2_46_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_46_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_46_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_46_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_46_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_46_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_46_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_46_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_46_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_46_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_46_ADDRESS                                       0x11cb8
#define PHY_BB_SVD_MEM2_46_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_46_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_46_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_46_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_46_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_46_RESET                                         0x00000000

// 0x11cbc (BB_SVD_MEM2_47)
#define PHY_BB_SVD_MEM2_47_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_47_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_47_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_47_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_47_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_47_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_47_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_47_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_47_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_47_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_47_ADDRESS                                       0x11cbc
#define PHY_BB_SVD_MEM2_47_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_47_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_47_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_47_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_47_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_47_RESET                                         0x00000000

// 0x11cc0 (BB_SVD_MEM2_48)
#define PHY_BB_SVD_MEM2_48_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_48_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_48_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_48_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_48_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_48_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_48_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_48_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_48_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_48_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_48_ADDRESS                                       0x11cc0
#define PHY_BB_SVD_MEM2_48_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_48_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_48_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_48_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_48_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_48_RESET                                         0x00000000

// 0x11cc4 (BB_SVD_MEM2_49)
#define PHY_BB_SVD_MEM2_49_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_49_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_49_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_49_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_49_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_49_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_49_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_49_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_49_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_49_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_49_ADDRESS                                       0x11cc4
#define PHY_BB_SVD_MEM2_49_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_49_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_49_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_49_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_49_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_49_RESET                                         0x00000000

// 0x11cc8 (BB_SVD_MEM2_50)
#define PHY_BB_SVD_MEM2_50_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_50_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_50_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_50_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_50_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_50_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_50_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_50_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_50_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_50_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_50_ADDRESS                                       0x11cc8
#define PHY_BB_SVD_MEM2_50_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_50_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_50_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_50_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_50_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_50_RESET                                         0x00000000

// 0x11ccc (BB_SVD_MEM2_51)
#define PHY_BB_SVD_MEM2_51_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_51_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_51_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_51_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_51_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_51_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_51_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_51_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_51_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_51_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_51_ADDRESS                                       0x11ccc
#define PHY_BB_SVD_MEM2_51_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_51_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_51_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_51_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_51_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_51_RESET                                         0x00000000

// 0x11cd0 (BB_SVD_MEM2_52)
#define PHY_BB_SVD_MEM2_52_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_52_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_52_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_52_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_52_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_52_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_52_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_52_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_52_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_52_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_52_ADDRESS                                       0x11cd0
#define PHY_BB_SVD_MEM2_52_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_52_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_52_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_52_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_52_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_52_RESET                                         0x00000000

// 0x11cd4 (BB_SVD_MEM2_53)
#define PHY_BB_SVD_MEM2_53_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_53_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_53_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_53_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_53_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_53_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_53_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_53_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_53_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_53_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_53_ADDRESS                                       0x11cd4
#define PHY_BB_SVD_MEM2_53_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_53_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_53_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_53_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_53_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_53_RESET                                         0x00000000

// 0x11cd8 (BB_SVD_MEM2_54)
#define PHY_BB_SVD_MEM2_54_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_54_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_54_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_54_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_54_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_54_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_54_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_54_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_54_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_54_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_54_ADDRESS                                       0x11cd8
#define PHY_BB_SVD_MEM2_54_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_54_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_54_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_54_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_54_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_54_RESET                                         0x00000000

// 0x11cdc (BB_SVD_MEM2_55)
#define PHY_BB_SVD_MEM2_55_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_55_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_55_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_55_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_55_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_55_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_55_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_55_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_55_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_55_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_55_ADDRESS                                       0x11cdc
#define PHY_BB_SVD_MEM2_55_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_55_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_55_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_55_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_55_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_55_RESET                                         0x00000000

// 0x11ce0 (BB_SVD_MEM2_56)
#define PHY_BB_SVD_MEM2_56_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_56_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_56_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_56_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_56_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_56_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_56_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_56_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_56_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_56_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_56_ADDRESS                                       0x11ce0
#define PHY_BB_SVD_MEM2_56_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_56_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_56_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_56_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_56_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_56_RESET                                         0x00000000

// 0x11ce4 (BB_SVD_MEM2_57)
#define PHY_BB_SVD_MEM2_57_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_57_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_57_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_57_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_57_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_57_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_57_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_57_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_57_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_57_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_57_ADDRESS                                       0x11ce4
#define PHY_BB_SVD_MEM2_57_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_57_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_57_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_57_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_57_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_57_RESET                                         0x00000000

// 0x11ce8 (BB_SVD_MEM2_58)
#define PHY_BB_SVD_MEM2_58_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_58_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_58_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_58_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_58_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_58_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_58_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_58_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_58_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_58_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_58_ADDRESS                                       0x11ce8
#define PHY_BB_SVD_MEM2_58_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_58_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_58_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_58_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_58_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_58_RESET                                         0x00000000

// 0x11cec (BB_SVD_MEM2_59)
#define PHY_BB_SVD_MEM2_59_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_59_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_59_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_59_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_59_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_59_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_59_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_59_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_59_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_59_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_59_ADDRESS                                       0x11cec
#define PHY_BB_SVD_MEM2_59_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_59_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_59_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_59_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_59_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_59_RESET                                         0x00000000

// 0x11cf0 (BB_SVD_MEM2_60)
#define PHY_BB_SVD_MEM2_60_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_60_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_60_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_60_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_60_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_60_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_60_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_60_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_60_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_60_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_60_ADDRESS                                       0x11cf0
#define PHY_BB_SVD_MEM2_60_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_60_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_60_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_60_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_60_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_60_RESET                                         0x00000000

// 0x11cf4 (BB_SVD_MEM2_61)
#define PHY_BB_SVD_MEM2_61_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_61_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_61_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_61_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_61_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_61_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_61_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_61_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_61_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_61_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_61_ADDRESS                                       0x11cf4
#define PHY_BB_SVD_MEM2_61_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_61_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_61_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_61_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_61_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_61_RESET                                         0x00000000

// 0x11cf8 (BB_SVD_MEM2_62)
#define PHY_BB_SVD_MEM2_62_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_62_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_62_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_62_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_62_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_62_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_62_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_62_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_62_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_62_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_62_ADDRESS                                       0x11cf8
#define PHY_BB_SVD_MEM2_62_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_62_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_62_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_62_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_62_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_62_RESET                                         0x00000000

// 0x11cfc (BB_SVD_MEM2_63)
#define PHY_BB_SVD_MEM2_63_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_63_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_63_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_63_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_63_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_63_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_63_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_63_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_63_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_63_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_63_ADDRESS                                       0x11cfc
#define PHY_BB_SVD_MEM2_63_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_63_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_63_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_63_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_63_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_63_RESET                                         0x00000000

// 0x11d00 (BB_SVD_MEM2_64)
#define PHY_BB_SVD_MEM2_64_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_64_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_64_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_64_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_64_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_64_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_64_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_64_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_64_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_64_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_64_ADDRESS                                       0x11d00
#define PHY_BB_SVD_MEM2_64_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_64_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_64_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_64_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_64_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_64_RESET                                         0x00000000

// 0x11d04 (BB_SVD_MEM2_65)
#define PHY_BB_SVD_MEM2_65_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_65_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_65_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_65_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_65_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_65_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_65_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_65_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_65_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_65_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_65_ADDRESS                                       0x11d04
#define PHY_BB_SVD_MEM2_65_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_65_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_65_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_65_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_65_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_65_RESET                                         0x00000000

// 0x11d08 (BB_SVD_MEM2_66)
#define PHY_BB_SVD_MEM2_66_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_66_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_66_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_66_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_66_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_66_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_66_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_66_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_66_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_66_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_66_ADDRESS                                       0x11d08
#define PHY_BB_SVD_MEM2_66_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_66_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_66_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_66_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_66_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_66_RESET                                         0x00000000

// 0x11d0c (BB_SVD_MEM2_67)
#define PHY_BB_SVD_MEM2_67_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_67_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_67_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_67_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_67_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_67_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_67_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_67_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_67_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_67_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_67_ADDRESS                                       0x11d0c
#define PHY_BB_SVD_MEM2_67_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_67_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_67_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_67_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_67_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_67_RESET                                         0x00000000

// 0x11d10 (BB_SVD_MEM2_68)
#define PHY_BB_SVD_MEM2_68_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_68_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_68_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_68_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_68_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_68_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_68_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_68_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_68_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_68_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_68_ADDRESS                                       0x11d10
#define PHY_BB_SVD_MEM2_68_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_68_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_68_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_68_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_68_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_68_RESET                                         0x00000000

// 0x11d14 (BB_SVD_MEM2_69)
#define PHY_BB_SVD_MEM2_69_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_69_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_69_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_69_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_69_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_69_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_69_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_69_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_69_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_69_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_69_ADDRESS                                       0x11d14
#define PHY_BB_SVD_MEM2_69_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_69_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_69_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_69_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_69_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_69_RESET                                         0x00000000

// 0x11d18 (BB_SVD_MEM2_70)
#define PHY_BB_SVD_MEM2_70_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_70_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_70_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_70_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_70_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_70_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_70_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_70_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_70_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_70_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_70_ADDRESS                                       0x11d18
#define PHY_BB_SVD_MEM2_70_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_70_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_70_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_70_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_70_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_70_RESET                                         0x00000000

// 0x11d1c (BB_SVD_MEM2_71)
#define PHY_BB_SVD_MEM2_71_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_71_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_71_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_71_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_71_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_71_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_71_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_71_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_71_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_71_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_71_ADDRESS                                       0x11d1c
#define PHY_BB_SVD_MEM2_71_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_71_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_71_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_71_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_71_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_71_RESET                                         0x00000000

// 0x11d20 (BB_SVD_MEM2_72)
#define PHY_BB_SVD_MEM2_72_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_72_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_72_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_72_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_72_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_72_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_72_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_72_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_72_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_72_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_72_ADDRESS                                       0x11d20
#define PHY_BB_SVD_MEM2_72_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_72_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_72_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_72_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_72_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_72_RESET                                         0x00000000

// 0x11d24 (BB_SVD_MEM2_73)
#define PHY_BB_SVD_MEM2_73_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_73_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_73_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_73_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_73_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_73_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_73_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_73_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_73_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_73_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_73_ADDRESS                                       0x11d24
#define PHY_BB_SVD_MEM2_73_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_73_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_73_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_73_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_73_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_73_RESET                                         0x00000000

// 0x11d28 (BB_SVD_MEM2_74)
#define PHY_BB_SVD_MEM2_74_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_74_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_74_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_74_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_74_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_74_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_74_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_74_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_74_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_74_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_74_ADDRESS                                       0x11d28
#define PHY_BB_SVD_MEM2_74_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_74_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_74_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_74_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_74_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_74_RESET                                         0x00000000

// 0x11d2c (BB_SVD_MEM2_75)
#define PHY_BB_SVD_MEM2_75_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_75_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_75_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_75_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_75_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_75_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_75_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_75_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_75_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_75_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_75_ADDRESS                                       0x11d2c
#define PHY_BB_SVD_MEM2_75_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_75_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_75_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_75_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_75_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_75_RESET                                         0x00000000

// 0x11d30 (BB_SVD_MEM2_76)
#define PHY_BB_SVD_MEM2_76_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_76_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_76_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_76_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_76_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_76_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_76_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_76_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_76_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_76_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_76_ADDRESS                                       0x11d30
#define PHY_BB_SVD_MEM2_76_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_76_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_76_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_76_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_76_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_76_RESET                                         0x00000000

// 0x11d34 (BB_SVD_MEM2_77)
#define PHY_BB_SVD_MEM2_77_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_77_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_77_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_77_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_77_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_77_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_77_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_77_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_77_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_77_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_77_ADDRESS                                       0x11d34
#define PHY_BB_SVD_MEM2_77_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_77_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_77_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_77_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_77_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_77_RESET                                         0x00000000

// 0x11d38 (BB_SVD_MEM2_78)
#define PHY_BB_SVD_MEM2_78_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_78_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_78_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_78_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_78_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_78_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_78_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_78_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_78_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_78_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_78_ADDRESS                                       0x11d38
#define PHY_BB_SVD_MEM2_78_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_78_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_78_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_78_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_78_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_78_RESET                                         0x00000000

// 0x11d3c (BB_SVD_MEM2_79)
#define PHY_BB_SVD_MEM2_79_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_79_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_79_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_79_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_79_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_79_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_79_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_79_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_79_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_79_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_79_ADDRESS                                       0x11d3c
#define PHY_BB_SVD_MEM2_79_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_79_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_79_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_79_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_79_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_79_RESET                                         0x00000000

// 0x11d40 (BB_SVD_MEM2_80)
#define PHY_BB_SVD_MEM2_80_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_80_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_80_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_80_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_80_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_80_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_80_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_80_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_80_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_80_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_80_ADDRESS                                       0x11d40
#define PHY_BB_SVD_MEM2_80_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_80_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_80_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_80_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_80_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_80_RESET                                         0x00000000

// 0x11d44 (BB_SVD_MEM2_81)
#define PHY_BB_SVD_MEM2_81_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_81_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_81_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_81_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_81_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_81_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_81_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_81_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_81_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_81_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_81_ADDRESS                                       0x11d44
#define PHY_BB_SVD_MEM2_81_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_81_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_81_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_81_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_81_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_81_RESET                                         0x00000000

// 0x11d48 (BB_SVD_MEM2_82)
#define PHY_BB_SVD_MEM2_82_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_82_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_82_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_82_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_82_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_82_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_82_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_82_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_82_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_82_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_82_ADDRESS                                       0x11d48
#define PHY_BB_SVD_MEM2_82_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_82_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_82_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_82_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_82_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_82_RESET                                         0x00000000

// 0x11d4c (BB_SVD_MEM2_83)
#define PHY_BB_SVD_MEM2_83_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_83_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_83_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_83_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_83_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_83_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_83_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_83_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_83_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_83_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_83_ADDRESS                                       0x11d4c
#define PHY_BB_SVD_MEM2_83_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_83_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_83_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_83_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_83_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_83_RESET                                         0x00000000

// 0x11d50 (BB_SVD_MEM2_84)
#define PHY_BB_SVD_MEM2_84_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_84_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_84_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_84_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_84_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_84_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_84_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_84_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_84_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_84_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_84_ADDRESS                                       0x11d50
#define PHY_BB_SVD_MEM2_84_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_84_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_84_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_84_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_84_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_84_RESET                                         0x00000000

// 0x11d54 (BB_SVD_MEM2_85)
#define PHY_BB_SVD_MEM2_85_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_85_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_85_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_85_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_85_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_85_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_85_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_85_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_85_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_85_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_85_ADDRESS                                       0x11d54
#define PHY_BB_SVD_MEM2_85_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_85_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_85_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_85_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_85_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_85_RESET                                         0x00000000

// 0x11d58 (BB_SVD_MEM2_86)
#define PHY_BB_SVD_MEM2_86_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_86_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_86_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_86_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_86_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_86_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_86_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_86_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_86_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_86_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_86_ADDRESS                                       0x11d58
#define PHY_BB_SVD_MEM2_86_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_86_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_86_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_86_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_86_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_86_RESET                                         0x00000000

// 0x11d5c (BB_SVD_MEM2_87)
#define PHY_BB_SVD_MEM2_87_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_87_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_87_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_87_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_87_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_87_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_87_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_87_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_87_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_87_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_87_ADDRESS                                       0x11d5c
#define PHY_BB_SVD_MEM2_87_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_87_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_87_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_87_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_87_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_87_RESET                                         0x00000000

// 0x11d60 (BB_SVD_MEM2_88)
#define PHY_BB_SVD_MEM2_88_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_88_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_88_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_88_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_88_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_88_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_88_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_88_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_88_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_88_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_88_ADDRESS                                       0x11d60
#define PHY_BB_SVD_MEM2_88_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_88_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_88_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_88_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_88_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_88_RESET                                         0x00000000

// 0x11d64 (BB_SVD_MEM2_89)
#define PHY_BB_SVD_MEM2_89_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_89_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_89_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_89_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_89_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_89_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_89_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_89_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_89_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_89_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_89_ADDRESS                                       0x11d64
#define PHY_BB_SVD_MEM2_89_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_89_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_89_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_89_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_89_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_89_RESET                                         0x00000000

// 0x11d68 (BB_SVD_MEM2_90)
#define PHY_BB_SVD_MEM2_90_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_90_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_90_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_90_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_90_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_90_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_90_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_90_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_90_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_90_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_90_ADDRESS                                       0x11d68
#define PHY_BB_SVD_MEM2_90_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_90_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_90_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_90_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_90_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_90_RESET                                         0x00000000

// 0x11d6c (BB_SVD_MEM2_91)
#define PHY_BB_SVD_MEM2_91_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_91_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_91_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_91_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_91_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_91_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_91_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_91_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_91_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_91_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_91_ADDRESS                                       0x11d6c
#define PHY_BB_SVD_MEM2_91_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_91_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_91_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_91_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_91_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_91_RESET                                         0x00000000

// 0x11d70 (BB_SVD_MEM2_92)
#define PHY_BB_SVD_MEM2_92_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_92_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_92_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_92_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_92_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_92_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_92_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_92_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_92_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_92_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_92_ADDRESS                                       0x11d70
#define PHY_BB_SVD_MEM2_92_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_92_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_92_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_92_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_92_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_92_RESET                                         0x00000000

// 0x11d74 (BB_SVD_MEM2_93)
#define PHY_BB_SVD_MEM2_93_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_93_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_93_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_93_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_93_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_93_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_93_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_93_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_93_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_93_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_93_ADDRESS                                       0x11d74
#define PHY_BB_SVD_MEM2_93_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_93_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_93_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_93_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_93_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_93_RESET                                         0x00000000

// 0x11d78 (BB_SVD_MEM2_94)
#define PHY_BB_SVD_MEM2_94_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_94_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_94_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_94_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_94_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_94_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_94_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_94_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_94_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_94_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_94_ADDRESS                                       0x11d78
#define PHY_BB_SVD_MEM2_94_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_94_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_94_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_94_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_94_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_94_RESET                                         0x00000000

// 0x11d7c (BB_SVD_MEM2_95)
#define PHY_BB_SVD_MEM2_95_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_95_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_95_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_95_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_95_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_95_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_95_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_95_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_95_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_95_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_95_ADDRESS                                       0x11d7c
#define PHY_BB_SVD_MEM2_95_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_95_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_95_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_95_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_95_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_95_RESET                                         0x00000000

// 0x11d80 (BB_SVD_MEM2_96)
#define PHY_BB_SVD_MEM2_96_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_96_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_96_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_96_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_96_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_96_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_96_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_96_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_96_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_96_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_96_ADDRESS                                       0x11d80
#define PHY_BB_SVD_MEM2_96_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_96_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_96_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_96_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_96_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_96_RESET                                         0x00000000

// 0x11d84 (BB_SVD_MEM2_97)
#define PHY_BB_SVD_MEM2_97_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_97_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_97_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_97_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_97_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_97_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_97_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_97_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_97_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_97_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_97_ADDRESS                                       0x11d84
#define PHY_BB_SVD_MEM2_97_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_97_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_97_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_97_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_97_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_97_RESET                                         0x00000000

// 0x11d88 (BB_SVD_MEM2_98)
#define PHY_BB_SVD_MEM2_98_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_98_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_98_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_98_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_98_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_98_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_98_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_98_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_98_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_98_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_98_ADDRESS                                       0x11d88
#define PHY_BB_SVD_MEM2_98_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_98_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_98_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_98_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_98_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_98_RESET                                         0x00000000

// 0x11d8c (BB_SVD_MEM2_99)
#define PHY_BB_SVD_MEM2_99_SVD_MEM2_MSB                                  31
#define PHY_BB_SVD_MEM2_99_SVD_MEM2_LSB                                  0
#define PHY_BB_SVD_MEM2_99_SVD_MEM2_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_99_SVD_MEM2_GET(x)                               (((x) & PHY_BB_SVD_MEM2_99_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_99_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_99_SVD_MEM2_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM2_99_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_99_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_99_SVD_MEM2_RESET                                0
#define PHY_BB_SVD_MEM2_99_ADDRESS                                       0x11d8c
#define PHY_BB_SVD_MEM2_99_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_99_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_99_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM2_99_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM2_99_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM2_99_RESET                                         0x00000000

// 0x11d90 (BB_SVD_MEM2_100)
#define PHY_BB_SVD_MEM2_100_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_100_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_100_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_100_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_100_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_100_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_100_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_100_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_100_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_100_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_100_ADDRESS                                      0x11d90
#define PHY_BB_SVD_MEM2_100_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_100_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_100_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_100_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_100_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_100_RESET                                        0x00000000

// 0x11d94 (BB_SVD_MEM2_101)
#define PHY_BB_SVD_MEM2_101_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_101_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_101_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_101_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_101_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_101_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_101_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_101_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_101_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_101_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_101_ADDRESS                                      0x11d94
#define PHY_BB_SVD_MEM2_101_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_101_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_101_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_101_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_101_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_101_RESET                                        0x00000000

// 0x11d98 (BB_SVD_MEM2_102)
#define PHY_BB_SVD_MEM2_102_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_102_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_102_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_102_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_102_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_102_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_102_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_102_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_102_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_102_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_102_ADDRESS                                      0x11d98
#define PHY_BB_SVD_MEM2_102_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_102_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_102_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_102_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_102_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_102_RESET                                        0x00000000

// 0x11d9c (BB_SVD_MEM2_103)
#define PHY_BB_SVD_MEM2_103_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_103_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_103_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_103_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_103_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_103_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_103_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_103_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_103_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_103_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_103_ADDRESS                                      0x11d9c
#define PHY_BB_SVD_MEM2_103_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_103_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_103_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_103_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_103_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_103_RESET                                        0x00000000

// 0x11da0 (BB_SVD_MEM2_104)
#define PHY_BB_SVD_MEM2_104_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_104_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_104_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_104_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_104_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_104_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_104_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_104_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_104_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_104_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_104_ADDRESS                                      0x11da0
#define PHY_BB_SVD_MEM2_104_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_104_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_104_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_104_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_104_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_104_RESET                                        0x00000000

// 0x11da4 (BB_SVD_MEM2_105)
#define PHY_BB_SVD_MEM2_105_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_105_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_105_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_105_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_105_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_105_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_105_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_105_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_105_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_105_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_105_ADDRESS                                      0x11da4
#define PHY_BB_SVD_MEM2_105_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_105_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_105_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_105_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_105_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_105_RESET                                        0x00000000

// 0x11da8 (BB_SVD_MEM2_106)
#define PHY_BB_SVD_MEM2_106_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_106_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_106_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_106_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_106_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_106_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_106_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_106_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_106_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_106_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_106_ADDRESS                                      0x11da8
#define PHY_BB_SVD_MEM2_106_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_106_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_106_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_106_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_106_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_106_RESET                                        0x00000000

// 0x11dac (BB_SVD_MEM2_107)
#define PHY_BB_SVD_MEM2_107_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_107_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_107_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_107_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_107_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_107_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_107_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_107_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_107_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_107_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_107_ADDRESS                                      0x11dac
#define PHY_BB_SVD_MEM2_107_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_107_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_107_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_107_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_107_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_107_RESET                                        0x00000000

// 0x11db0 (BB_SVD_MEM2_108)
#define PHY_BB_SVD_MEM2_108_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_108_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_108_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_108_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_108_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_108_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_108_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_108_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_108_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_108_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_108_ADDRESS                                      0x11db0
#define PHY_BB_SVD_MEM2_108_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_108_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_108_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_108_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_108_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_108_RESET                                        0x00000000

// 0x11db4 (BB_SVD_MEM2_109)
#define PHY_BB_SVD_MEM2_109_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_109_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_109_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_109_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_109_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_109_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_109_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_109_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_109_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_109_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_109_ADDRESS                                      0x11db4
#define PHY_BB_SVD_MEM2_109_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_109_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_109_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_109_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_109_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_109_RESET                                        0x00000000

// 0x11db8 (BB_SVD_MEM2_110)
#define PHY_BB_SVD_MEM2_110_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_110_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_110_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_110_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_110_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_110_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_110_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_110_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_110_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_110_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_110_ADDRESS                                      0x11db8
#define PHY_BB_SVD_MEM2_110_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_110_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_110_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_110_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_110_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_110_RESET                                        0x00000000

// 0x11dbc (BB_SVD_MEM2_111)
#define PHY_BB_SVD_MEM2_111_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_111_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_111_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_111_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_111_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_111_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_111_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_111_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_111_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_111_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_111_ADDRESS                                      0x11dbc
#define PHY_BB_SVD_MEM2_111_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_111_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_111_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_111_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_111_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_111_RESET                                        0x00000000

// 0x11dc0 (BB_SVD_MEM2_112)
#define PHY_BB_SVD_MEM2_112_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_112_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_112_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_112_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_112_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_112_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_112_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_112_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_112_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_112_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_112_ADDRESS                                      0x11dc0
#define PHY_BB_SVD_MEM2_112_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_112_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_112_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_112_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_112_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_112_RESET                                        0x00000000

// 0x11dc4 (BB_SVD_MEM2_113)
#define PHY_BB_SVD_MEM2_113_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_113_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_113_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_113_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_113_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_113_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_113_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_113_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_113_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_113_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_113_ADDRESS                                      0x11dc4
#define PHY_BB_SVD_MEM2_113_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_113_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_113_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_113_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_113_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_113_RESET                                        0x00000000

// 0x11dc8 (BB_SVD_MEM2_114)
#define PHY_BB_SVD_MEM2_114_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_114_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_114_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_114_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_114_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_114_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_114_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_114_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_114_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_114_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_114_ADDRESS                                      0x11dc8
#define PHY_BB_SVD_MEM2_114_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_114_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_114_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_114_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_114_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_114_RESET                                        0x00000000

// 0x11dcc (BB_SVD_MEM2_115)
#define PHY_BB_SVD_MEM2_115_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_115_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_115_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_115_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_115_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_115_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_115_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_115_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_115_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_115_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_115_ADDRESS                                      0x11dcc
#define PHY_BB_SVD_MEM2_115_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_115_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_115_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_115_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_115_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_115_RESET                                        0x00000000

// 0x11dd0 (BB_SVD_MEM2_116)
#define PHY_BB_SVD_MEM2_116_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_116_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_116_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_116_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_116_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_116_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_116_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_116_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_116_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_116_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_116_ADDRESS                                      0x11dd0
#define PHY_BB_SVD_MEM2_116_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_116_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_116_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_116_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_116_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_116_RESET                                        0x00000000

// 0x11dd4 (BB_SVD_MEM2_117)
#define PHY_BB_SVD_MEM2_117_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_117_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_117_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_117_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_117_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_117_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_117_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_117_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_117_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_117_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_117_ADDRESS                                      0x11dd4
#define PHY_BB_SVD_MEM2_117_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_117_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_117_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_117_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_117_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_117_RESET                                        0x00000000

// 0x11dd8 (BB_SVD_MEM2_118)
#define PHY_BB_SVD_MEM2_118_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_118_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_118_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_118_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_118_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_118_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_118_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_118_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_118_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_118_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_118_ADDRESS                                      0x11dd8
#define PHY_BB_SVD_MEM2_118_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_118_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_118_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_118_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_118_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_118_RESET                                        0x00000000

// 0x11ddc (BB_SVD_MEM2_119)
#define PHY_BB_SVD_MEM2_119_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_119_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_119_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_119_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_119_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_119_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_119_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_119_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_119_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_119_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_119_ADDRESS                                      0x11ddc
#define PHY_BB_SVD_MEM2_119_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_119_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_119_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_119_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_119_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_119_RESET                                        0x00000000

// 0x11de0 (BB_SVD_MEM2_120)
#define PHY_BB_SVD_MEM2_120_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_120_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_120_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_120_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_120_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_120_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_120_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_120_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_120_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_120_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_120_ADDRESS                                      0x11de0
#define PHY_BB_SVD_MEM2_120_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_120_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_120_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_120_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_120_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_120_RESET                                        0x00000000

// 0x11de4 (BB_SVD_MEM2_121)
#define PHY_BB_SVD_MEM2_121_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_121_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_121_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_121_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_121_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_121_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_121_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_121_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_121_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_121_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_121_ADDRESS                                      0x11de4
#define PHY_BB_SVD_MEM2_121_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_121_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_121_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_121_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_121_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_121_RESET                                        0x00000000

// 0x11de8 (BB_SVD_MEM2_122)
#define PHY_BB_SVD_MEM2_122_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_122_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_122_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_122_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_122_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_122_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_122_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_122_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_122_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_122_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_122_ADDRESS                                      0x11de8
#define PHY_BB_SVD_MEM2_122_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_122_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_122_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_122_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_122_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_122_RESET                                        0x00000000

// 0x11dec (BB_SVD_MEM2_123)
#define PHY_BB_SVD_MEM2_123_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_123_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_123_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_123_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_123_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_123_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_123_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_123_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_123_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_123_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_123_ADDRESS                                      0x11dec
#define PHY_BB_SVD_MEM2_123_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_123_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_123_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_123_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_123_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_123_RESET                                        0x00000000

// 0x11df0 (BB_SVD_MEM2_124)
#define PHY_BB_SVD_MEM2_124_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_124_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_124_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_124_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_124_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_124_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_124_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_124_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_124_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_124_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_124_ADDRESS                                      0x11df0
#define PHY_BB_SVD_MEM2_124_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_124_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_124_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_124_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_124_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_124_RESET                                        0x00000000

// 0x11df4 (BB_SVD_MEM2_125)
#define PHY_BB_SVD_MEM2_125_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_125_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_125_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_125_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_125_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_125_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_125_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_125_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_125_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_125_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_125_ADDRESS                                      0x11df4
#define PHY_BB_SVD_MEM2_125_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_125_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_125_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_125_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_125_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_125_RESET                                        0x00000000

// 0x11df8 (BB_SVD_MEM2_126)
#define PHY_BB_SVD_MEM2_126_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_126_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_126_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_126_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_126_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_126_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_126_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_126_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_126_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_126_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_126_ADDRESS                                      0x11df8
#define PHY_BB_SVD_MEM2_126_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_126_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_126_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_126_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_126_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_126_RESET                                        0x00000000

// 0x11dfc (BB_SVD_MEM2_127)
#define PHY_BB_SVD_MEM2_127_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_127_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_127_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_127_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_127_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_127_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_127_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_127_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_127_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_127_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_127_ADDRESS                                      0x11dfc
#define PHY_BB_SVD_MEM2_127_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_127_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_127_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_127_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_127_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_127_RESET                                        0x00000000

// 0x11e00 (BB_SVD_MEM2_128)
#define PHY_BB_SVD_MEM2_128_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_128_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_128_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_128_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_128_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_128_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_128_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_128_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_128_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_128_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_128_ADDRESS                                      0x11e00
#define PHY_BB_SVD_MEM2_128_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_128_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_128_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_128_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_128_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_128_RESET                                        0x00000000

// 0x11e04 (BB_SVD_MEM2_129)
#define PHY_BB_SVD_MEM2_129_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_129_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_129_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_129_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_129_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_129_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_129_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_129_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_129_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_129_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_129_ADDRESS                                      0x11e04
#define PHY_BB_SVD_MEM2_129_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_129_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_129_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_129_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_129_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_129_RESET                                        0x00000000

// 0x11e08 (BB_SVD_MEM2_130)
#define PHY_BB_SVD_MEM2_130_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_130_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_130_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_130_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_130_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_130_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_130_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_130_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_130_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_130_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_130_ADDRESS                                      0x11e08
#define PHY_BB_SVD_MEM2_130_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_130_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_130_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_130_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_130_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_130_RESET                                        0x00000000

// 0x11e0c (BB_SVD_MEM2_131)
#define PHY_BB_SVD_MEM2_131_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_131_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_131_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_131_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_131_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_131_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_131_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_131_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_131_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_131_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_131_ADDRESS                                      0x11e0c
#define PHY_BB_SVD_MEM2_131_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_131_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_131_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_131_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_131_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_131_RESET                                        0x00000000

// 0x11e10 (BB_SVD_MEM2_132)
#define PHY_BB_SVD_MEM2_132_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_132_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_132_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_132_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_132_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_132_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_132_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_132_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_132_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_132_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_132_ADDRESS                                      0x11e10
#define PHY_BB_SVD_MEM2_132_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_132_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_132_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_132_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_132_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_132_RESET                                        0x00000000

// 0x11e14 (BB_SVD_MEM2_133)
#define PHY_BB_SVD_MEM2_133_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_133_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_133_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_133_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_133_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_133_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_133_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_133_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_133_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_133_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_133_ADDRESS                                      0x11e14
#define PHY_BB_SVD_MEM2_133_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_133_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_133_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_133_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_133_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_133_RESET                                        0x00000000

// 0x11e18 (BB_SVD_MEM2_134)
#define PHY_BB_SVD_MEM2_134_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_134_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_134_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_134_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_134_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_134_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_134_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_134_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_134_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_134_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_134_ADDRESS                                      0x11e18
#define PHY_BB_SVD_MEM2_134_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_134_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_134_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_134_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_134_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_134_RESET                                        0x00000000

// 0x11e1c (BB_SVD_MEM2_135)
#define PHY_BB_SVD_MEM2_135_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_135_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_135_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_135_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_135_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_135_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_135_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_135_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_135_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_135_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_135_ADDRESS                                      0x11e1c
#define PHY_BB_SVD_MEM2_135_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_135_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_135_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_135_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_135_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_135_RESET                                        0x00000000

// 0x11e20 (BB_SVD_MEM2_136)
#define PHY_BB_SVD_MEM2_136_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_136_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_136_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_136_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_136_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_136_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_136_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_136_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_136_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_136_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_136_ADDRESS                                      0x11e20
#define PHY_BB_SVD_MEM2_136_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_136_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_136_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_136_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_136_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_136_RESET                                        0x00000000

// 0x11e24 (BB_SVD_MEM2_137)
#define PHY_BB_SVD_MEM2_137_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_137_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_137_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_137_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_137_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_137_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_137_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_137_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_137_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_137_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_137_ADDRESS                                      0x11e24
#define PHY_BB_SVD_MEM2_137_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_137_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_137_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_137_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_137_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_137_RESET                                        0x00000000

// 0x11e28 (BB_SVD_MEM2_138)
#define PHY_BB_SVD_MEM2_138_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_138_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_138_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_138_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_138_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_138_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_138_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_138_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_138_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_138_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_138_ADDRESS                                      0x11e28
#define PHY_BB_SVD_MEM2_138_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_138_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_138_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_138_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_138_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_138_RESET                                        0x00000000

// 0x11e2c (BB_SVD_MEM2_139)
#define PHY_BB_SVD_MEM2_139_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_139_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_139_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_139_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_139_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_139_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_139_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_139_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_139_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_139_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_139_ADDRESS                                      0x11e2c
#define PHY_BB_SVD_MEM2_139_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_139_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_139_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_139_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_139_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_139_RESET                                        0x00000000

// 0x11e30 (BB_SVD_MEM2_140)
#define PHY_BB_SVD_MEM2_140_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_140_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_140_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_140_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_140_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_140_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_140_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_140_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_140_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_140_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_140_ADDRESS                                      0x11e30
#define PHY_BB_SVD_MEM2_140_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_140_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_140_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_140_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_140_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_140_RESET                                        0x00000000

// 0x11e34 (BB_SVD_MEM2_141)
#define PHY_BB_SVD_MEM2_141_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_141_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_141_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_141_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_141_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_141_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_141_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_141_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_141_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_141_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_141_ADDRESS                                      0x11e34
#define PHY_BB_SVD_MEM2_141_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_141_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_141_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_141_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_141_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_141_RESET                                        0x00000000

// 0x11e38 (BB_SVD_MEM2_142)
#define PHY_BB_SVD_MEM2_142_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_142_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_142_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_142_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_142_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_142_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_142_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_142_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_142_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_142_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_142_ADDRESS                                      0x11e38
#define PHY_BB_SVD_MEM2_142_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_142_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_142_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_142_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_142_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_142_RESET                                        0x00000000

// 0x11e3c (BB_SVD_MEM2_143)
#define PHY_BB_SVD_MEM2_143_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_143_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_143_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_143_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_143_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_143_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_143_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_143_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_143_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_143_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_143_ADDRESS                                      0x11e3c
#define PHY_BB_SVD_MEM2_143_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_143_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_143_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_143_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_143_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_143_RESET                                        0x00000000

// 0x11e40 (BB_SVD_MEM2_144)
#define PHY_BB_SVD_MEM2_144_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_144_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_144_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_144_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_144_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_144_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_144_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_144_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_144_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_144_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_144_ADDRESS                                      0x11e40
#define PHY_BB_SVD_MEM2_144_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_144_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_144_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_144_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_144_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_144_RESET                                        0x00000000

// 0x11e44 (BB_SVD_MEM2_145)
#define PHY_BB_SVD_MEM2_145_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_145_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_145_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_145_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_145_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_145_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_145_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_145_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_145_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_145_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_145_ADDRESS                                      0x11e44
#define PHY_BB_SVD_MEM2_145_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_145_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_145_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_145_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_145_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_145_RESET                                        0x00000000

// 0x11e48 (BB_SVD_MEM2_146)
#define PHY_BB_SVD_MEM2_146_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_146_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_146_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_146_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_146_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_146_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_146_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_146_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_146_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_146_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_146_ADDRESS                                      0x11e48
#define PHY_BB_SVD_MEM2_146_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_146_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_146_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_146_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_146_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_146_RESET                                        0x00000000

// 0x11e4c (BB_SVD_MEM2_147)
#define PHY_BB_SVD_MEM2_147_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_147_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_147_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_147_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_147_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_147_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_147_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_147_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_147_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_147_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_147_ADDRESS                                      0x11e4c
#define PHY_BB_SVD_MEM2_147_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_147_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_147_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_147_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_147_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_147_RESET                                        0x00000000

// 0x11e50 (BB_SVD_MEM2_148)
#define PHY_BB_SVD_MEM2_148_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_148_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_148_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_148_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_148_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_148_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_148_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_148_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_148_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_148_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_148_ADDRESS                                      0x11e50
#define PHY_BB_SVD_MEM2_148_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_148_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_148_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_148_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_148_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_148_RESET                                        0x00000000

// 0x11e54 (BB_SVD_MEM2_149)
#define PHY_BB_SVD_MEM2_149_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_149_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_149_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_149_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_149_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_149_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_149_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_149_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_149_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_149_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_149_ADDRESS                                      0x11e54
#define PHY_BB_SVD_MEM2_149_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_149_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_149_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_149_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_149_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_149_RESET                                        0x00000000

// 0x11e58 (BB_SVD_MEM2_150)
#define PHY_BB_SVD_MEM2_150_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_150_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_150_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_150_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_150_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_150_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_150_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_150_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_150_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_150_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_150_ADDRESS                                      0x11e58
#define PHY_BB_SVD_MEM2_150_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_150_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_150_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_150_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_150_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_150_RESET                                        0x00000000

// 0x11e5c (BB_SVD_MEM2_151)
#define PHY_BB_SVD_MEM2_151_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_151_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_151_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_151_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_151_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_151_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_151_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_151_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_151_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_151_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_151_ADDRESS                                      0x11e5c
#define PHY_BB_SVD_MEM2_151_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_151_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_151_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_151_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_151_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_151_RESET                                        0x00000000

// 0x11e60 (BB_SVD_MEM2_152)
#define PHY_BB_SVD_MEM2_152_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_152_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_152_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_152_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_152_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_152_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_152_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_152_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_152_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_152_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_152_ADDRESS                                      0x11e60
#define PHY_BB_SVD_MEM2_152_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_152_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_152_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_152_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_152_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_152_RESET                                        0x00000000

// 0x11e64 (BB_SVD_MEM2_153)
#define PHY_BB_SVD_MEM2_153_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_153_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_153_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_153_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_153_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_153_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_153_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_153_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_153_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_153_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_153_ADDRESS                                      0x11e64
#define PHY_BB_SVD_MEM2_153_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_153_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_153_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_153_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_153_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_153_RESET                                        0x00000000

// 0x11e68 (BB_SVD_MEM2_154)
#define PHY_BB_SVD_MEM2_154_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_154_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_154_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_154_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_154_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_154_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_154_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_154_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_154_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_154_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_154_ADDRESS                                      0x11e68
#define PHY_BB_SVD_MEM2_154_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_154_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_154_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_154_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_154_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_154_RESET                                        0x00000000

// 0x11e6c (BB_SVD_MEM2_155)
#define PHY_BB_SVD_MEM2_155_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_155_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_155_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_155_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_155_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_155_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_155_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_155_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_155_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_155_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_155_ADDRESS                                      0x11e6c
#define PHY_BB_SVD_MEM2_155_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_155_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_155_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_155_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_155_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_155_RESET                                        0x00000000

// 0x11e70 (BB_SVD_MEM2_156)
#define PHY_BB_SVD_MEM2_156_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_156_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_156_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_156_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_156_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_156_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_156_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_156_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_156_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_156_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_156_ADDRESS                                      0x11e70
#define PHY_BB_SVD_MEM2_156_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_156_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_156_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_156_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_156_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_156_RESET                                        0x00000000

// 0x11e74 (BB_SVD_MEM2_157)
#define PHY_BB_SVD_MEM2_157_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_157_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_157_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_157_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_157_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_157_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_157_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_157_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_157_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_157_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_157_ADDRESS                                      0x11e74
#define PHY_BB_SVD_MEM2_157_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_157_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_157_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_157_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_157_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_157_RESET                                        0x00000000

// 0x11e78 (BB_SVD_MEM2_158)
#define PHY_BB_SVD_MEM2_158_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_158_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_158_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_158_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_158_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_158_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_158_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_158_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_158_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_158_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_158_ADDRESS                                      0x11e78
#define PHY_BB_SVD_MEM2_158_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_158_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_158_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_158_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_158_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_158_RESET                                        0x00000000

// 0x11e7c (BB_SVD_MEM2_159)
#define PHY_BB_SVD_MEM2_159_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_159_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_159_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_159_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_159_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_159_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_159_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_159_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_159_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_159_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_159_ADDRESS                                      0x11e7c
#define PHY_BB_SVD_MEM2_159_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_159_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_159_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_159_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_159_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_159_RESET                                        0x00000000

// 0x11e80 (BB_SVD_MEM2_160)
#define PHY_BB_SVD_MEM2_160_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_160_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_160_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_160_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_160_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_160_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_160_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_160_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_160_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_160_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_160_ADDRESS                                      0x11e80
#define PHY_BB_SVD_MEM2_160_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_160_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_160_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_160_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_160_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_160_RESET                                        0x00000000

// 0x11e84 (BB_SVD_MEM2_161)
#define PHY_BB_SVD_MEM2_161_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_161_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_161_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_161_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_161_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_161_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_161_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_161_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_161_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_161_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_161_ADDRESS                                      0x11e84
#define PHY_BB_SVD_MEM2_161_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_161_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_161_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_161_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_161_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_161_RESET                                        0x00000000

// 0x11e88 (BB_SVD_MEM2_162)
#define PHY_BB_SVD_MEM2_162_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_162_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_162_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_162_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_162_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_162_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_162_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_162_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_162_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_162_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_162_ADDRESS                                      0x11e88
#define PHY_BB_SVD_MEM2_162_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_162_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_162_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_162_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_162_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_162_RESET                                        0x00000000

// 0x11e8c (BB_SVD_MEM2_163)
#define PHY_BB_SVD_MEM2_163_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_163_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_163_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_163_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_163_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_163_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_163_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_163_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_163_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_163_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_163_ADDRESS                                      0x11e8c
#define PHY_BB_SVD_MEM2_163_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_163_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_163_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_163_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_163_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_163_RESET                                        0x00000000

// 0x11e90 (BB_SVD_MEM2_164)
#define PHY_BB_SVD_MEM2_164_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_164_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_164_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_164_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_164_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_164_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_164_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_164_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_164_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_164_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_164_ADDRESS                                      0x11e90
#define PHY_BB_SVD_MEM2_164_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_164_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_164_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_164_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_164_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_164_RESET                                        0x00000000

// 0x11e94 (BB_SVD_MEM2_165)
#define PHY_BB_SVD_MEM2_165_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_165_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_165_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_165_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_165_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_165_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_165_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_165_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_165_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_165_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_165_ADDRESS                                      0x11e94
#define PHY_BB_SVD_MEM2_165_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_165_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_165_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_165_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_165_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_165_RESET                                        0x00000000

// 0x11e98 (BB_SVD_MEM2_166)
#define PHY_BB_SVD_MEM2_166_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_166_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_166_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_166_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_166_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_166_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_166_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_166_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_166_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_166_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_166_ADDRESS                                      0x11e98
#define PHY_BB_SVD_MEM2_166_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_166_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_166_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_166_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_166_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_166_RESET                                        0x00000000

// 0x11e9c (BB_SVD_MEM2_167)
#define PHY_BB_SVD_MEM2_167_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_167_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_167_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_167_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_167_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_167_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_167_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_167_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_167_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_167_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_167_ADDRESS                                      0x11e9c
#define PHY_BB_SVD_MEM2_167_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_167_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_167_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_167_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_167_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_167_RESET                                        0x00000000

// 0x11ea0 (BB_SVD_MEM2_168)
#define PHY_BB_SVD_MEM2_168_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_168_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_168_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_168_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_168_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_168_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_168_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_168_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_168_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_168_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_168_ADDRESS                                      0x11ea0
#define PHY_BB_SVD_MEM2_168_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_168_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_168_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_168_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_168_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_168_RESET                                        0x00000000

// 0x11ea4 (BB_SVD_MEM2_169)
#define PHY_BB_SVD_MEM2_169_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_169_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_169_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_169_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_169_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_169_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_169_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_169_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_169_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_169_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_169_ADDRESS                                      0x11ea4
#define PHY_BB_SVD_MEM2_169_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_169_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_169_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_169_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_169_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_169_RESET                                        0x00000000

// 0x11ea8 (BB_SVD_MEM2_170)
#define PHY_BB_SVD_MEM2_170_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_170_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_170_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_170_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_170_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_170_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_170_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_170_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_170_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_170_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_170_ADDRESS                                      0x11ea8
#define PHY_BB_SVD_MEM2_170_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_170_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_170_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_170_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_170_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_170_RESET                                        0x00000000

// 0x11eac (BB_SVD_MEM2_171)
#define PHY_BB_SVD_MEM2_171_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_171_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_171_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_171_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_171_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_171_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_171_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_171_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_171_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_171_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_171_ADDRESS                                      0x11eac
#define PHY_BB_SVD_MEM2_171_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_171_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_171_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_171_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_171_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_171_RESET                                        0x00000000

// 0x11eb0 (BB_SVD_MEM2_172)
#define PHY_BB_SVD_MEM2_172_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_172_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_172_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_172_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_172_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_172_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_172_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_172_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_172_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_172_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_172_ADDRESS                                      0x11eb0
#define PHY_BB_SVD_MEM2_172_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_172_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_172_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_172_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_172_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_172_RESET                                        0x00000000

// 0x11eb4 (BB_SVD_MEM2_173)
#define PHY_BB_SVD_MEM2_173_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_173_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_173_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_173_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_173_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_173_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_173_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_173_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_173_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_173_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_173_ADDRESS                                      0x11eb4
#define PHY_BB_SVD_MEM2_173_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_173_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_173_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_173_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_173_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_173_RESET                                        0x00000000

// 0x11eb8 (BB_SVD_MEM2_174)
#define PHY_BB_SVD_MEM2_174_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_174_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_174_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_174_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_174_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_174_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_174_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_174_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_174_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_174_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_174_ADDRESS                                      0x11eb8
#define PHY_BB_SVD_MEM2_174_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_174_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_174_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_174_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_174_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_174_RESET                                        0x00000000

// 0x11ebc (BB_SVD_MEM2_175)
#define PHY_BB_SVD_MEM2_175_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_175_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_175_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_175_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_175_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_175_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_175_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_175_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_175_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_175_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_175_ADDRESS                                      0x11ebc
#define PHY_BB_SVD_MEM2_175_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_175_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_175_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_175_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_175_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_175_RESET                                        0x00000000

// 0x11ec0 (BB_SVD_MEM2_176)
#define PHY_BB_SVD_MEM2_176_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_176_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_176_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_176_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_176_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_176_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_176_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_176_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_176_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_176_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_176_ADDRESS                                      0x11ec0
#define PHY_BB_SVD_MEM2_176_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_176_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_176_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_176_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_176_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_176_RESET                                        0x00000000

// 0x11ec4 (BB_SVD_MEM2_177)
#define PHY_BB_SVD_MEM2_177_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_177_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_177_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_177_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_177_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_177_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_177_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_177_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_177_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_177_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_177_ADDRESS                                      0x11ec4
#define PHY_BB_SVD_MEM2_177_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_177_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_177_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_177_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_177_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_177_RESET                                        0x00000000

// 0x11ec8 (BB_SVD_MEM2_178)
#define PHY_BB_SVD_MEM2_178_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_178_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_178_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_178_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_178_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_178_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_178_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_178_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_178_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_178_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_178_ADDRESS                                      0x11ec8
#define PHY_BB_SVD_MEM2_178_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_178_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_178_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_178_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_178_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_178_RESET                                        0x00000000

// 0x11ecc (BB_SVD_MEM2_179)
#define PHY_BB_SVD_MEM2_179_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_179_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_179_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_179_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_179_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_179_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_179_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_179_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_179_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_179_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_179_ADDRESS                                      0x11ecc
#define PHY_BB_SVD_MEM2_179_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_179_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_179_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_179_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_179_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_179_RESET                                        0x00000000

// 0x11ed0 (BB_SVD_MEM2_180)
#define PHY_BB_SVD_MEM2_180_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_180_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_180_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_180_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_180_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_180_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_180_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_180_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_180_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_180_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_180_ADDRESS                                      0x11ed0
#define PHY_BB_SVD_MEM2_180_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_180_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_180_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_180_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_180_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_180_RESET                                        0x00000000

// 0x11ed4 (BB_SVD_MEM2_181)
#define PHY_BB_SVD_MEM2_181_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_181_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_181_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_181_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_181_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_181_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_181_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_181_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_181_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_181_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_181_ADDRESS                                      0x11ed4
#define PHY_BB_SVD_MEM2_181_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_181_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_181_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_181_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_181_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_181_RESET                                        0x00000000

// 0x11ed8 (BB_SVD_MEM2_182)
#define PHY_BB_SVD_MEM2_182_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_182_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_182_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_182_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_182_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_182_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_182_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_182_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_182_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_182_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_182_ADDRESS                                      0x11ed8
#define PHY_BB_SVD_MEM2_182_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_182_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_182_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_182_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_182_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_182_RESET                                        0x00000000

// 0x11edc (BB_SVD_MEM2_183)
#define PHY_BB_SVD_MEM2_183_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_183_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_183_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_183_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_183_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_183_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_183_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_183_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_183_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_183_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_183_ADDRESS                                      0x11edc
#define PHY_BB_SVD_MEM2_183_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_183_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_183_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_183_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_183_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_183_RESET                                        0x00000000

// 0x11ee0 (BB_SVD_MEM2_184)
#define PHY_BB_SVD_MEM2_184_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_184_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_184_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_184_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_184_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_184_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_184_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_184_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_184_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_184_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_184_ADDRESS                                      0x11ee0
#define PHY_BB_SVD_MEM2_184_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_184_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_184_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_184_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_184_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_184_RESET                                        0x00000000

// 0x11ee4 (BB_SVD_MEM2_185)
#define PHY_BB_SVD_MEM2_185_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_185_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_185_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_185_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_185_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_185_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_185_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_185_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_185_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_185_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_185_ADDRESS                                      0x11ee4
#define PHY_BB_SVD_MEM2_185_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_185_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_185_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_185_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_185_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_185_RESET                                        0x00000000

// 0x11ee8 (BB_SVD_MEM2_186)
#define PHY_BB_SVD_MEM2_186_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_186_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_186_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_186_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_186_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_186_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_186_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_186_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_186_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_186_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_186_ADDRESS                                      0x11ee8
#define PHY_BB_SVD_MEM2_186_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_186_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_186_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_186_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_186_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_186_RESET                                        0x00000000

// 0x11eec (BB_SVD_MEM2_187)
#define PHY_BB_SVD_MEM2_187_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_187_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_187_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_187_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_187_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_187_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_187_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_187_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_187_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_187_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_187_ADDRESS                                      0x11eec
#define PHY_BB_SVD_MEM2_187_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_187_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_187_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_187_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_187_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_187_RESET                                        0x00000000

// 0x11ef0 (BB_SVD_MEM2_188)
#define PHY_BB_SVD_MEM2_188_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_188_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_188_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_188_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_188_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_188_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_188_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_188_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_188_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_188_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_188_ADDRESS                                      0x11ef0
#define PHY_BB_SVD_MEM2_188_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_188_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_188_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_188_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_188_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_188_RESET                                        0x00000000

// 0x11ef4 (BB_SVD_MEM2_189)
#define PHY_BB_SVD_MEM2_189_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_189_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_189_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_189_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_189_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_189_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_189_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_189_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_189_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_189_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_189_ADDRESS                                      0x11ef4
#define PHY_BB_SVD_MEM2_189_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_189_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_189_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_189_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_189_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_189_RESET                                        0x00000000

// 0x11ef8 (BB_SVD_MEM2_190)
#define PHY_BB_SVD_MEM2_190_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_190_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_190_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_190_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_190_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_190_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_190_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_190_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_190_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_190_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_190_ADDRESS                                      0x11ef8
#define PHY_BB_SVD_MEM2_190_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_190_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_190_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_190_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_190_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_190_RESET                                        0x00000000

// 0x11efc (BB_SVD_MEM2_191)
#define PHY_BB_SVD_MEM2_191_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_191_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_191_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_191_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_191_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_191_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_191_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_191_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_191_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_191_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_191_ADDRESS                                      0x11efc
#define PHY_BB_SVD_MEM2_191_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_191_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_191_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_191_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_191_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_191_RESET                                        0x00000000

// 0x11f00 (BB_SVD_MEM2_192)
#define PHY_BB_SVD_MEM2_192_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_192_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_192_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_192_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_192_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_192_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_192_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_192_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_192_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_192_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_192_ADDRESS                                      0x11f00
#define PHY_BB_SVD_MEM2_192_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_192_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_192_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_192_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_192_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_192_RESET                                        0x00000000

// 0x11f04 (BB_SVD_MEM2_193)
#define PHY_BB_SVD_MEM2_193_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_193_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_193_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_193_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_193_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_193_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_193_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_193_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_193_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_193_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_193_ADDRESS                                      0x11f04
#define PHY_BB_SVD_MEM2_193_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_193_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_193_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_193_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_193_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_193_RESET                                        0x00000000

// 0x11f08 (BB_SVD_MEM2_194)
#define PHY_BB_SVD_MEM2_194_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_194_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_194_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_194_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_194_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_194_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_194_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_194_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_194_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_194_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_194_ADDRESS                                      0x11f08
#define PHY_BB_SVD_MEM2_194_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_194_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_194_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_194_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_194_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_194_RESET                                        0x00000000

// 0x11f0c (BB_SVD_MEM2_195)
#define PHY_BB_SVD_MEM2_195_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_195_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_195_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_195_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_195_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_195_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_195_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_195_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_195_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_195_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_195_ADDRESS                                      0x11f0c
#define PHY_BB_SVD_MEM2_195_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_195_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_195_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_195_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_195_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_195_RESET                                        0x00000000

// 0x11f10 (BB_SVD_MEM2_196)
#define PHY_BB_SVD_MEM2_196_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_196_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_196_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_196_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_196_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_196_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_196_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_196_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_196_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_196_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_196_ADDRESS                                      0x11f10
#define PHY_BB_SVD_MEM2_196_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_196_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_196_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_196_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_196_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_196_RESET                                        0x00000000

// 0x11f14 (BB_SVD_MEM2_197)
#define PHY_BB_SVD_MEM2_197_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_197_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_197_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_197_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_197_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_197_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_197_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_197_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_197_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_197_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_197_ADDRESS                                      0x11f14
#define PHY_BB_SVD_MEM2_197_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_197_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_197_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_197_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_197_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_197_RESET                                        0x00000000

// 0x11f18 (BB_SVD_MEM2_198)
#define PHY_BB_SVD_MEM2_198_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_198_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_198_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_198_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_198_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_198_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_198_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_198_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_198_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_198_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_198_ADDRESS                                      0x11f18
#define PHY_BB_SVD_MEM2_198_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_198_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_198_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_198_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_198_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_198_RESET                                        0x00000000

// 0x11f1c (BB_SVD_MEM2_199)
#define PHY_BB_SVD_MEM2_199_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_199_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_199_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_199_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_199_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_199_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_199_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_199_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_199_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_199_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_199_ADDRESS                                      0x11f1c
#define PHY_BB_SVD_MEM2_199_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_199_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_199_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_199_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_199_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_199_RESET                                        0x00000000

// 0x11f20 (BB_SVD_MEM2_200)
#define PHY_BB_SVD_MEM2_200_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_200_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_200_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_200_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_200_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_200_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_200_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_200_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_200_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_200_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_200_ADDRESS                                      0x11f20
#define PHY_BB_SVD_MEM2_200_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_200_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_200_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_200_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_200_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_200_RESET                                        0x00000000

// 0x11f24 (BB_SVD_MEM2_201)
#define PHY_BB_SVD_MEM2_201_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_201_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_201_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_201_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_201_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_201_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_201_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_201_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_201_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_201_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_201_ADDRESS                                      0x11f24
#define PHY_BB_SVD_MEM2_201_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_201_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_201_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_201_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_201_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_201_RESET                                        0x00000000

// 0x11f28 (BB_SVD_MEM2_202)
#define PHY_BB_SVD_MEM2_202_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_202_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_202_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_202_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_202_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_202_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_202_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_202_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_202_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_202_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_202_ADDRESS                                      0x11f28
#define PHY_BB_SVD_MEM2_202_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_202_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_202_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_202_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_202_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_202_RESET                                        0x00000000

// 0x11f2c (BB_SVD_MEM2_203)
#define PHY_BB_SVD_MEM2_203_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_203_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_203_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_203_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_203_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_203_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_203_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_203_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_203_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_203_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_203_ADDRESS                                      0x11f2c
#define PHY_BB_SVD_MEM2_203_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_203_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_203_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_203_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_203_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_203_RESET                                        0x00000000

// 0x11f30 (BB_SVD_MEM2_204)
#define PHY_BB_SVD_MEM2_204_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_204_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_204_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_204_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_204_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_204_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_204_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_204_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_204_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_204_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_204_ADDRESS                                      0x11f30
#define PHY_BB_SVD_MEM2_204_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_204_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_204_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_204_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_204_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_204_RESET                                        0x00000000

// 0x11f34 (BB_SVD_MEM2_205)
#define PHY_BB_SVD_MEM2_205_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_205_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_205_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_205_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_205_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_205_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_205_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_205_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_205_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_205_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_205_ADDRESS                                      0x11f34
#define PHY_BB_SVD_MEM2_205_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_205_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_205_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_205_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_205_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_205_RESET                                        0x00000000

// 0x11f38 (BB_SVD_MEM2_206)
#define PHY_BB_SVD_MEM2_206_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_206_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_206_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_206_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_206_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_206_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_206_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_206_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_206_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_206_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_206_ADDRESS                                      0x11f38
#define PHY_BB_SVD_MEM2_206_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_206_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_206_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_206_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_206_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_206_RESET                                        0x00000000

// 0x11f3c (BB_SVD_MEM2_207)
#define PHY_BB_SVD_MEM2_207_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_207_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_207_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_207_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_207_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_207_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_207_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_207_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_207_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_207_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_207_ADDRESS                                      0x11f3c
#define PHY_BB_SVD_MEM2_207_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_207_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_207_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_207_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_207_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_207_RESET                                        0x00000000

// 0x11f40 (BB_SVD_MEM2_208)
#define PHY_BB_SVD_MEM2_208_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_208_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_208_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_208_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_208_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_208_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_208_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_208_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_208_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_208_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_208_ADDRESS                                      0x11f40
#define PHY_BB_SVD_MEM2_208_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_208_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_208_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_208_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_208_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_208_RESET                                        0x00000000

// 0x11f44 (BB_SVD_MEM2_209)
#define PHY_BB_SVD_MEM2_209_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_209_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_209_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_209_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_209_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_209_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_209_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_209_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_209_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_209_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_209_ADDRESS                                      0x11f44
#define PHY_BB_SVD_MEM2_209_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_209_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_209_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_209_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_209_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_209_RESET                                        0x00000000

// 0x11f48 (BB_SVD_MEM2_210)
#define PHY_BB_SVD_MEM2_210_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_210_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_210_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_210_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_210_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_210_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_210_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_210_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_210_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_210_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_210_ADDRESS                                      0x11f48
#define PHY_BB_SVD_MEM2_210_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_210_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_210_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_210_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_210_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_210_RESET                                        0x00000000

// 0x11f4c (BB_SVD_MEM2_211)
#define PHY_BB_SVD_MEM2_211_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_211_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_211_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_211_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_211_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_211_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_211_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_211_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_211_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_211_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_211_ADDRESS                                      0x11f4c
#define PHY_BB_SVD_MEM2_211_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_211_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_211_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_211_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_211_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_211_RESET                                        0x00000000

// 0x11f50 (BB_SVD_MEM2_212)
#define PHY_BB_SVD_MEM2_212_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_212_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_212_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_212_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_212_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_212_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_212_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_212_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_212_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_212_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_212_ADDRESS                                      0x11f50
#define PHY_BB_SVD_MEM2_212_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_212_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_212_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_212_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_212_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_212_RESET                                        0x00000000

// 0x11f54 (BB_SVD_MEM2_213)
#define PHY_BB_SVD_MEM2_213_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_213_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_213_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_213_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_213_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_213_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_213_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_213_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_213_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_213_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_213_ADDRESS                                      0x11f54
#define PHY_BB_SVD_MEM2_213_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_213_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_213_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_213_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_213_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_213_RESET                                        0x00000000

// 0x11f58 (BB_SVD_MEM2_214)
#define PHY_BB_SVD_MEM2_214_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_214_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_214_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_214_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_214_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_214_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_214_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_214_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_214_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_214_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_214_ADDRESS                                      0x11f58
#define PHY_BB_SVD_MEM2_214_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_214_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_214_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_214_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_214_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_214_RESET                                        0x00000000

// 0x11f5c (BB_SVD_MEM2_215)
#define PHY_BB_SVD_MEM2_215_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_215_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_215_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_215_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_215_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_215_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_215_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_215_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_215_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_215_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_215_ADDRESS                                      0x11f5c
#define PHY_BB_SVD_MEM2_215_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_215_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_215_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_215_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_215_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_215_RESET                                        0x00000000

// 0x11f60 (BB_SVD_MEM2_216)
#define PHY_BB_SVD_MEM2_216_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_216_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_216_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_216_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_216_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_216_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_216_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_216_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_216_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_216_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_216_ADDRESS                                      0x11f60
#define PHY_BB_SVD_MEM2_216_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_216_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_216_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_216_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_216_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_216_RESET                                        0x00000000

// 0x11f64 (BB_SVD_MEM2_217)
#define PHY_BB_SVD_MEM2_217_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_217_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_217_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_217_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_217_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_217_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_217_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_217_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_217_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_217_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_217_ADDRESS                                      0x11f64
#define PHY_BB_SVD_MEM2_217_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_217_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_217_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_217_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_217_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_217_RESET                                        0x00000000

// 0x11f68 (BB_SVD_MEM2_218)
#define PHY_BB_SVD_MEM2_218_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_218_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_218_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_218_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_218_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_218_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_218_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_218_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_218_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_218_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_218_ADDRESS                                      0x11f68
#define PHY_BB_SVD_MEM2_218_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_218_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_218_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_218_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_218_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_218_RESET                                        0x00000000

// 0x11f6c (BB_SVD_MEM2_219)
#define PHY_BB_SVD_MEM2_219_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_219_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_219_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_219_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_219_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_219_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_219_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_219_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_219_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_219_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_219_ADDRESS                                      0x11f6c
#define PHY_BB_SVD_MEM2_219_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_219_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_219_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_219_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_219_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_219_RESET                                        0x00000000

// 0x11f70 (BB_SVD_MEM2_220)
#define PHY_BB_SVD_MEM2_220_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_220_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_220_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_220_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_220_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_220_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_220_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_220_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_220_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_220_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_220_ADDRESS                                      0x11f70
#define PHY_BB_SVD_MEM2_220_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_220_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_220_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_220_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_220_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_220_RESET                                        0x00000000

// 0x11f74 (BB_SVD_MEM2_221)
#define PHY_BB_SVD_MEM2_221_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_221_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_221_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_221_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_221_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_221_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_221_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_221_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_221_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_221_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_221_ADDRESS                                      0x11f74
#define PHY_BB_SVD_MEM2_221_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_221_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_221_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_221_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_221_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_221_RESET                                        0x00000000

// 0x11f78 (BB_SVD_MEM2_222)
#define PHY_BB_SVD_MEM2_222_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_222_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_222_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_222_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_222_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_222_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_222_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_222_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_222_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_222_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_222_ADDRESS                                      0x11f78
#define PHY_BB_SVD_MEM2_222_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_222_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_222_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_222_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_222_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_222_RESET                                        0x00000000

// 0x11f7c (BB_SVD_MEM2_223)
#define PHY_BB_SVD_MEM2_223_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_223_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_223_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_223_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_223_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_223_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_223_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_223_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_223_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_223_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_223_ADDRESS                                      0x11f7c
#define PHY_BB_SVD_MEM2_223_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_223_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_223_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_223_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_223_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_223_RESET                                        0x00000000

// 0x11f80 (BB_SVD_MEM2_224)
#define PHY_BB_SVD_MEM2_224_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_224_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_224_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_224_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_224_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_224_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_224_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_224_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_224_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_224_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_224_ADDRESS                                      0x11f80
#define PHY_BB_SVD_MEM2_224_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_224_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_224_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_224_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_224_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_224_RESET                                        0x00000000

// 0x11f84 (BB_SVD_MEM2_225)
#define PHY_BB_SVD_MEM2_225_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_225_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_225_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_225_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_225_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_225_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_225_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_225_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_225_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_225_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_225_ADDRESS                                      0x11f84
#define PHY_BB_SVD_MEM2_225_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_225_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_225_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_225_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_225_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_225_RESET                                        0x00000000

// 0x11f88 (BB_SVD_MEM2_226)
#define PHY_BB_SVD_MEM2_226_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_226_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_226_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_226_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_226_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_226_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_226_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_226_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_226_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_226_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_226_ADDRESS                                      0x11f88
#define PHY_BB_SVD_MEM2_226_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_226_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_226_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_226_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_226_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_226_RESET                                        0x00000000

// 0x11f8c (BB_SVD_MEM2_227)
#define PHY_BB_SVD_MEM2_227_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_227_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_227_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_227_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_227_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_227_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_227_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_227_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_227_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_227_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_227_ADDRESS                                      0x11f8c
#define PHY_BB_SVD_MEM2_227_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_227_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_227_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_227_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_227_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_227_RESET                                        0x00000000

// 0x11f90 (BB_SVD_MEM2_228)
#define PHY_BB_SVD_MEM2_228_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_228_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_228_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_228_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_228_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_228_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_228_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_228_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_228_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_228_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_228_ADDRESS                                      0x11f90
#define PHY_BB_SVD_MEM2_228_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_228_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_228_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_228_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_228_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_228_RESET                                        0x00000000

// 0x11f94 (BB_SVD_MEM2_229)
#define PHY_BB_SVD_MEM2_229_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_229_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_229_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_229_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_229_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_229_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_229_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_229_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_229_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_229_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_229_ADDRESS                                      0x11f94
#define PHY_BB_SVD_MEM2_229_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_229_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_229_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_229_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_229_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_229_RESET                                        0x00000000

// 0x11f98 (BB_SVD_MEM2_230)
#define PHY_BB_SVD_MEM2_230_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_230_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_230_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_230_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_230_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_230_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_230_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_230_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_230_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_230_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_230_ADDRESS                                      0x11f98
#define PHY_BB_SVD_MEM2_230_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_230_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_230_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_230_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_230_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_230_RESET                                        0x00000000

// 0x11f9c (BB_SVD_MEM2_231)
#define PHY_BB_SVD_MEM2_231_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_231_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_231_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_231_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_231_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_231_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_231_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_231_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_231_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_231_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_231_ADDRESS                                      0x11f9c
#define PHY_BB_SVD_MEM2_231_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_231_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_231_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_231_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_231_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_231_RESET                                        0x00000000

// 0x11fa0 (BB_SVD_MEM2_232)
#define PHY_BB_SVD_MEM2_232_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_232_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_232_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_232_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_232_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_232_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_232_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_232_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_232_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_232_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_232_ADDRESS                                      0x11fa0
#define PHY_BB_SVD_MEM2_232_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_232_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_232_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_232_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_232_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_232_RESET                                        0x00000000

// 0x11fa4 (BB_SVD_MEM2_233)
#define PHY_BB_SVD_MEM2_233_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_233_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_233_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_233_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_233_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_233_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_233_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_233_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_233_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_233_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_233_ADDRESS                                      0x11fa4
#define PHY_BB_SVD_MEM2_233_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_233_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_233_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_233_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_233_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_233_RESET                                        0x00000000

// 0x11fa8 (BB_SVD_MEM2_234)
#define PHY_BB_SVD_MEM2_234_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_234_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_234_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_234_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_234_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_234_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_234_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_234_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_234_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_234_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_234_ADDRESS                                      0x11fa8
#define PHY_BB_SVD_MEM2_234_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_234_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_234_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_234_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_234_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_234_RESET                                        0x00000000

// 0x11fac (BB_SVD_MEM2_235)
#define PHY_BB_SVD_MEM2_235_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_235_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_235_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_235_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_235_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_235_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_235_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_235_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_235_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_235_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_235_ADDRESS                                      0x11fac
#define PHY_BB_SVD_MEM2_235_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_235_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_235_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_235_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_235_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_235_RESET                                        0x00000000

// 0x11fb0 (BB_SVD_MEM2_236)
#define PHY_BB_SVD_MEM2_236_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_236_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_236_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_236_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_236_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_236_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_236_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_236_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_236_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_236_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_236_ADDRESS                                      0x11fb0
#define PHY_BB_SVD_MEM2_236_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_236_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_236_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_236_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_236_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_236_RESET                                        0x00000000

// 0x11fb4 (BB_SVD_MEM2_237)
#define PHY_BB_SVD_MEM2_237_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_237_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_237_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_237_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_237_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_237_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_237_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_237_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_237_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_237_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_237_ADDRESS                                      0x11fb4
#define PHY_BB_SVD_MEM2_237_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_237_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_237_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_237_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_237_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_237_RESET                                        0x00000000

// 0x11fb8 (BB_SVD_MEM2_238)
#define PHY_BB_SVD_MEM2_238_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_238_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_238_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_238_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_238_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_238_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_238_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_238_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_238_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_238_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_238_ADDRESS                                      0x11fb8
#define PHY_BB_SVD_MEM2_238_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_238_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_238_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_238_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_238_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_238_RESET                                        0x00000000

// 0x11fbc (BB_SVD_MEM2_239)
#define PHY_BB_SVD_MEM2_239_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_239_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_239_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_239_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_239_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_239_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_239_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_239_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_239_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_239_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_239_ADDRESS                                      0x11fbc
#define PHY_BB_SVD_MEM2_239_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_239_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_239_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_239_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_239_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_239_RESET                                        0x00000000

// 0x11fc0 (BB_SVD_MEM2_240)
#define PHY_BB_SVD_MEM2_240_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_240_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_240_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_240_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_240_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_240_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_240_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_240_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_240_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_240_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_240_ADDRESS                                      0x11fc0
#define PHY_BB_SVD_MEM2_240_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_240_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_240_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_240_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_240_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_240_RESET                                        0x00000000

// 0x11fc4 (BB_SVD_MEM2_241)
#define PHY_BB_SVD_MEM2_241_SVD_MEM2_MSB                                 31
#define PHY_BB_SVD_MEM2_241_SVD_MEM2_LSB                                 0
#define PHY_BB_SVD_MEM2_241_SVD_MEM2_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_241_SVD_MEM2_GET(x)                              (((x) & PHY_BB_SVD_MEM2_241_SVD_MEM2_MASK) >> PHY_BB_SVD_MEM2_241_SVD_MEM2_LSB)
#define PHY_BB_SVD_MEM2_241_SVD_MEM2_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM2_241_SVD_MEM2_LSB) & PHY_BB_SVD_MEM2_241_SVD_MEM2_MASK)
#define PHY_BB_SVD_MEM2_241_SVD_MEM2_RESET                               0
#define PHY_BB_SVD_MEM2_241_ADDRESS                                      0x11fc4
#define PHY_BB_SVD_MEM2_241_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_241_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_241_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM2_241_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM2_241_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM2_241_RESET                                        0x00000000

// 0x12000 (BB_SVD_MEM3_0)
#define PHY_BB_SVD_MEM3_0_SVD_MEM3_MSB                                   31
#define PHY_BB_SVD_MEM3_0_SVD_MEM3_LSB                                   0
#define PHY_BB_SVD_MEM3_0_SVD_MEM3_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_0_SVD_MEM3_GET(x)                                (((x) & PHY_BB_SVD_MEM3_0_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_0_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_0_SVD_MEM3_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM3_0_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_0_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_0_SVD_MEM3_RESET                                 0
#define PHY_BB_SVD_MEM3_0_ADDRESS                                        0x12000
#define PHY_BB_SVD_MEM3_ADDRESS                                          PHY_BB_SVD_MEM3_0_ADDRESS
#define PHY_BB_SVD_MEM3_0_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_0_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_0_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_0_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM3_0_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_0_RESET                                          0x00000000

// 0x12004 (BB_SVD_MEM3_1)
#define PHY_BB_SVD_MEM3_1_SVD_MEM3_MSB                                   31
#define PHY_BB_SVD_MEM3_1_SVD_MEM3_LSB                                   0
#define PHY_BB_SVD_MEM3_1_SVD_MEM3_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_1_SVD_MEM3_GET(x)                                (((x) & PHY_BB_SVD_MEM3_1_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_1_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_1_SVD_MEM3_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM3_1_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_1_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_1_SVD_MEM3_RESET                                 0
#define PHY_BB_SVD_MEM3_1_ADDRESS                                        0x12004
#define PHY_BB_SVD_MEM3_1_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_1_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_1_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_1_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM3_1_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_1_RESET                                          0x00000000

// 0x12008 (BB_SVD_MEM3_2)
#define PHY_BB_SVD_MEM3_2_SVD_MEM3_MSB                                   31
#define PHY_BB_SVD_MEM3_2_SVD_MEM3_LSB                                   0
#define PHY_BB_SVD_MEM3_2_SVD_MEM3_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_2_SVD_MEM3_GET(x)                                (((x) & PHY_BB_SVD_MEM3_2_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_2_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_2_SVD_MEM3_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM3_2_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_2_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_2_SVD_MEM3_RESET                                 0
#define PHY_BB_SVD_MEM3_2_ADDRESS                                        0x12008
#define PHY_BB_SVD_MEM3_2_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_2_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_2_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_2_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM3_2_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_2_RESET                                          0x00000000

// 0x1200c (BB_SVD_MEM3_3)
#define PHY_BB_SVD_MEM3_3_SVD_MEM3_MSB                                   31
#define PHY_BB_SVD_MEM3_3_SVD_MEM3_LSB                                   0
#define PHY_BB_SVD_MEM3_3_SVD_MEM3_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_3_SVD_MEM3_GET(x)                                (((x) & PHY_BB_SVD_MEM3_3_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_3_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_3_SVD_MEM3_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM3_3_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_3_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_3_SVD_MEM3_RESET                                 0
#define PHY_BB_SVD_MEM3_3_ADDRESS                                        0x1200c
#define PHY_BB_SVD_MEM3_3_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_3_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_3_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_3_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM3_3_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_3_RESET                                          0x00000000

// 0x12010 (BB_SVD_MEM3_4)
#define PHY_BB_SVD_MEM3_4_SVD_MEM3_MSB                                   31
#define PHY_BB_SVD_MEM3_4_SVD_MEM3_LSB                                   0
#define PHY_BB_SVD_MEM3_4_SVD_MEM3_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_4_SVD_MEM3_GET(x)                                (((x) & PHY_BB_SVD_MEM3_4_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_4_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_4_SVD_MEM3_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM3_4_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_4_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_4_SVD_MEM3_RESET                                 0
#define PHY_BB_SVD_MEM3_4_ADDRESS                                        0x12010
#define PHY_BB_SVD_MEM3_4_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_4_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_4_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_4_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM3_4_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_4_RESET                                          0x00000000

// 0x12014 (BB_SVD_MEM3_5)
#define PHY_BB_SVD_MEM3_5_SVD_MEM3_MSB                                   31
#define PHY_BB_SVD_MEM3_5_SVD_MEM3_LSB                                   0
#define PHY_BB_SVD_MEM3_5_SVD_MEM3_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_5_SVD_MEM3_GET(x)                                (((x) & PHY_BB_SVD_MEM3_5_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_5_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_5_SVD_MEM3_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM3_5_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_5_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_5_SVD_MEM3_RESET                                 0
#define PHY_BB_SVD_MEM3_5_ADDRESS                                        0x12014
#define PHY_BB_SVD_MEM3_5_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_5_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_5_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_5_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM3_5_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_5_RESET                                          0x00000000

// 0x12018 (BB_SVD_MEM3_6)
#define PHY_BB_SVD_MEM3_6_SVD_MEM3_MSB                                   31
#define PHY_BB_SVD_MEM3_6_SVD_MEM3_LSB                                   0
#define PHY_BB_SVD_MEM3_6_SVD_MEM3_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_6_SVD_MEM3_GET(x)                                (((x) & PHY_BB_SVD_MEM3_6_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_6_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_6_SVD_MEM3_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM3_6_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_6_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_6_SVD_MEM3_RESET                                 0
#define PHY_BB_SVD_MEM3_6_ADDRESS                                        0x12018
#define PHY_BB_SVD_MEM3_6_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_6_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_6_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_6_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM3_6_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_6_RESET                                          0x00000000

// 0x1201c (BB_SVD_MEM3_7)
#define PHY_BB_SVD_MEM3_7_SVD_MEM3_MSB                                   31
#define PHY_BB_SVD_MEM3_7_SVD_MEM3_LSB                                   0
#define PHY_BB_SVD_MEM3_7_SVD_MEM3_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_7_SVD_MEM3_GET(x)                                (((x) & PHY_BB_SVD_MEM3_7_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_7_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_7_SVD_MEM3_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM3_7_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_7_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_7_SVD_MEM3_RESET                                 0
#define PHY_BB_SVD_MEM3_7_ADDRESS                                        0x1201c
#define PHY_BB_SVD_MEM3_7_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_7_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_7_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_7_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM3_7_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_7_RESET                                          0x00000000

// 0x12020 (BB_SVD_MEM3_8)
#define PHY_BB_SVD_MEM3_8_SVD_MEM3_MSB                                   31
#define PHY_BB_SVD_MEM3_8_SVD_MEM3_LSB                                   0
#define PHY_BB_SVD_MEM3_8_SVD_MEM3_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_8_SVD_MEM3_GET(x)                                (((x) & PHY_BB_SVD_MEM3_8_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_8_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_8_SVD_MEM3_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM3_8_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_8_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_8_SVD_MEM3_RESET                                 0
#define PHY_BB_SVD_MEM3_8_ADDRESS                                        0x12020
#define PHY_BB_SVD_MEM3_8_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_8_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_8_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_8_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM3_8_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_8_RESET                                          0x00000000

// 0x12024 (BB_SVD_MEM3_9)
#define PHY_BB_SVD_MEM3_9_SVD_MEM3_MSB                                   31
#define PHY_BB_SVD_MEM3_9_SVD_MEM3_LSB                                   0
#define PHY_BB_SVD_MEM3_9_SVD_MEM3_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_9_SVD_MEM3_GET(x)                                (((x) & PHY_BB_SVD_MEM3_9_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_9_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_9_SVD_MEM3_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM3_9_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_9_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_9_SVD_MEM3_RESET                                 0
#define PHY_BB_SVD_MEM3_9_ADDRESS                                        0x12024
#define PHY_BB_SVD_MEM3_9_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_9_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_9_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM3_9_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM3_9_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM3_9_RESET                                          0x00000000

// 0x12028 (BB_SVD_MEM3_10)
#define PHY_BB_SVD_MEM3_10_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_10_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_10_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_10_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_10_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_10_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_10_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_10_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_10_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_10_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_10_ADDRESS                                       0x12028
#define PHY_BB_SVD_MEM3_10_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_10_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_10_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_10_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_10_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_10_RESET                                         0x00000000

// 0x1202c (BB_SVD_MEM3_11)
#define PHY_BB_SVD_MEM3_11_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_11_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_11_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_11_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_11_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_11_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_11_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_11_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_11_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_11_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_11_ADDRESS                                       0x1202c
#define PHY_BB_SVD_MEM3_11_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_11_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_11_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_11_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_11_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_11_RESET                                         0x00000000

// 0x12030 (BB_SVD_MEM3_12)
#define PHY_BB_SVD_MEM3_12_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_12_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_12_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_12_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_12_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_12_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_12_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_12_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_12_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_12_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_12_ADDRESS                                       0x12030
#define PHY_BB_SVD_MEM3_12_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_12_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_12_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_12_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_12_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_12_RESET                                         0x00000000

// 0x12034 (BB_SVD_MEM3_13)
#define PHY_BB_SVD_MEM3_13_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_13_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_13_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_13_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_13_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_13_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_13_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_13_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_13_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_13_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_13_ADDRESS                                       0x12034
#define PHY_BB_SVD_MEM3_13_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_13_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_13_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_13_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_13_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_13_RESET                                         0x00000000

// 0x12038 (BB_SVD_MEM3_14)
#define PHY_BB_SVD_MEM3_14_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_14_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_14_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_14_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_14_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_14_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_14_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_14_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_14_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_14_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_14_ADDRESS                                       0x12038
#define PHY_BB_SVD_MEM3_14_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_14_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_14_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_14_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_14_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_14_RESET                                         0x00000000

// 0x1203c (BB_SVD_MEM3_15)
#define PHY_BB_SVD_MEM3_15_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_15_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_15_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_15_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_15_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_15_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_15_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_15_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_15_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_15_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_15_ADDRESS                                       0x1203c
#define PHY_BB_SVD_MEM3_15_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_15_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_15_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_15_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_15_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_15_RESET                                         0x00000000

// 0x12040 (BB_SVD_MEM3_16)
#define PHY_BB_SVD_MEM3_16_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_16_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_16_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_16_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_16_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_16_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_16_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_16_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_16_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_16_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_16_ADDRESS                                       0x12040
#define PHY_BB_SVD_MEM3_16_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_16_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_16_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_16_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_16_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_16_RESET                                         0x00000000

// 0x12044 (BB_SVD_MEM3_17)
#define PHY_BB_SVD_MEM3_17_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_17_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_17_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_17_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_17_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_17_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_17_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_17_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_17_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_17_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_17_ADDRESS                                       0x12044
#define PHY_BB_SVD_MEM3_17_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_17_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_17_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_17_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_17_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_17_RESET                                         0x00000000

// 0x12048 (BB_SVD_MEM3_18)
#define PHY_BB_SVD_MEM3_18_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_18_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_18_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_18_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_18_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_18_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_18_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_18_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_18_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_18_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_18_ADDRESS                                       0x12048
#define PHY_BB_SVD_MEM3_18_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_18_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_18_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_18_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_18_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_18_RESET                                         0x00000000

// 0x1204c (BB_SVD_MEM3_19)
#define PHY_BB_SVD_MEM3_19_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_19_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_19_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_19_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_19_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_19_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_19_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_19_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_19_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_19_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_19_ADDRESS                                       0x1204c
#define PHY_BB_SVD_MEM3_19_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_19_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_19_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_19_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_19_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_19_RESET                                         0x00000000

// 0x12050 (BB_SVD_MEM3_20)
#define PHY_BB_SVD_MEM3_20_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_20_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_20_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_20_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_20_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_20_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_20_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_20_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_20_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_20_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_20_ADDRESS                                       0x12050
#define PHY_BB_SVD_MEM3_20_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_20_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_20_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_20_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_20_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_20_RESET                                         0x00000000

// 0x12054 (BB_SVD_MEM3_21)
#define PHY_BB_SVD_MEM3_21_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_21_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_21_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_21_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_21_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_21_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_21_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_21_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_21_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_21_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_21_ADDRESS                                       0x12054
#define PHY_BB_SVD_MEM3_21_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_21_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_21_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_21_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_21_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_21_RESET                                         0x00000000

// 0x12058 (BB_SVD_MEM3_22)
#define PHY_BB_SVD_MEM3_22_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_22_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_22_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_22_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_22_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_22_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_22_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_22_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_22_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_22_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_22_ADDRESS                                       0x12058
#define PHY_BB_SVD_MEM3_22_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_22_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_22_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_22_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_22_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_22_RESET                                         0x00000000

// 0x1205c (BB_SVD_MEM3_23)
#define PHY_BB_SVD_MEM3_23_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_23_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_23_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_23_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_23_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_23_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_23_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_23_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_23_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_23_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_23_ADDRESS                                       0x1205c
#define PHY_BB_SVD_MEM3_23_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_23_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_23_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_23_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_23_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_23_RESET                                         0x00000000

// 0x12060 (BB_SVD_MEM3_24)
#define PHY_BB_SVD_MEM3_24_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_24_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_24_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_24_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_24_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_24_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_24_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_24_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_24_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_24_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_24_ADDRESS                                       0x12060
#define PHY_BB_SVD_MEM3_24_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_24_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_24_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_24_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_24_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_24_RESET                                         0x00000000

// 0x12064 (BB_SVD_MEM3_25)
#define PHY_BB_SVD_MEM3_25_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_25_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_25_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_25_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_25_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_25_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_25_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_25_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_25_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_25_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_25_ADDRESS                                       0x12064
#define PHY_BB_SVD_MEM3_25_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_25_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_25_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_25_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_25_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_25_RESET                                         0x00000000

// 0x12068 (BB_SVD_MEM3_26)
#define PHY_BB_SVD_MEM3_26_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_26_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_26_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_26_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_26_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_26_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_26_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_26_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_26_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_26_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_26_ADDRESS                                       0x12068
#define PHY_BB_SVD_MEM3_26_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_26_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_26_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_26_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_26_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_26_RESET                                         0x00000000

// 0x1206c (BB_SVD_MEM3_27)
#define PHY_BB_SVD_MEM3_27_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_27_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_27_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_27_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_27_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_27_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_27_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_27_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_27_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_27_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_27_ADDRESS                                       0x1206c
#define PHY_BB_SVD_MEM3_27_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_27_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_27_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_27_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_27_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_27_RESET                                         0x00000000

// 0x12070 (BB_SVD_MEM3_28)
#define PHY_BB_SVD_MEM3_28_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_28_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_28_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_28_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_28_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_28_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_28_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_28_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_28_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_28_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_28_ADDRESS                                       0x12070
#define PHY_BB_SVD_MEM3_28_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_28_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_28_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_28_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_28_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_28_RESET                                         0x00000000

// 0x12074 (BB_SVD_MEM3_29)
#define PHY_BB_SVD_MEM3_29_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_29_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_29_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_29_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_29_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_29_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_29_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_29_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_29_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_29_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_29_ADDRESS                                       0x12074
#define PHY_BB_SVD_MEM3_29_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_29_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_29_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_29_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_29_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_29_RESET                                         0x00000000

// 0x12078 (BB_SVD_MEM3_30)
#define PHY_BB_SVD_MEM3_30_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_30_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_30_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_30_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_30_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_30_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_30_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_30_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_30_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_30_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_30_ADDRESS                                       0x12078
#define PHY_BB_SVD_MEM3_30_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_30_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_30_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_30_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_30_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_30_RESET                                         0x00000000

// 0x1207c (BB_SVD_MEM3_31)
#define PHY_BB_SVD_MEM3_31_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_31_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_31_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_31_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_31_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_31_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_31_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_31_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_31_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_31_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_31_ADDRESS                                       0x1207c
#define PHY_BB_SVD_MEM3_31_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_31_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_31_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_31_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_31_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_31_RESET                                         0x00000000

// 0x12080 (BB_SVD_MEM3_32)
#define PHY_BB_SVD_MEM3_32_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_32_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_32_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_32_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_32_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_32_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_32_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_32_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_32_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_32_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_32_ADDRESS                                       0x12080
#define PHY_BB_SVD_MEM3_32_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_32_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_32_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_32_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_32_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_32_RESET                                         0x00000000

// 0x12084 (BB_SVD_MEM3_33)
#define PHY_BB_SVD_MEM3_33_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_33_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_33_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_33_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_33_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_33_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_33_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_33_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_33_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_33_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_33_ADDRESS                                       0x12084
#define PHY_BB_SVD_MEM3_33_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_33_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_33_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_33_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_33_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_33_RESET                                         0x00000000

// 0x12088 (BB_SVD_MEM3_34)
#define PHY_BB_SVD_MEM3_34_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_34_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_34_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_34_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_34_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_34_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_34_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_34_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_34_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_34_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_34_ADDRESS                                       0x12088
#define PHY_BB_SVD_MEM3_34_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_34_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_34_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_34_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_34_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_34_RESET                                         0x00000000

// 0x1208c (BB_SVD_MEM3_35)
#define PHY_BB_SVD_MEM3_35_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_35_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_35_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_35_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_35_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_35_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_35_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_35_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_35_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_35_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_35_ADDRESS                                       0x1208c
#define PHY_BB_SVD_MEM3_35_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_35_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_35_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_35_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_35_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_35_RESET                                         0x00000000

// 0x12090 (BB_SVD_MEM3_36)
#define PHY_BB_SVD_MEM3_36_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_36_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_36_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_36_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_36_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_36_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_36_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_36_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_36_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_36_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_36_ADDRESS                                       0x12090
#define PHY_BB_SVD_MEM3_36_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_36_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_36_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_36_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_36_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_36_RESET                                         0x00000000

// 0x12094 (BB_SVD_MEM3_37)
#define PHY_BB_SVD_MEM3_37_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_37_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_37_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_37_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_37_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_37_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_37_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_37_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_37_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_37_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_37_ADDRESS                                       0x12094
#define PHY_BB_SVD_MEM3_37_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_37_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_37_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_37_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_37_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_37_RESET                                         0x00000000

// 0x12098 (BB_SVD_MEM3_38)
#define PHY_BB_SVD_MEM3_38_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_38_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_38_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_38_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_38_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_38_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_38_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_38_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_38_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_38_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_38_ADDRESS                                       0x12098
#define PHY_BB_SVD_MEM3_38_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_38_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_38_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_38_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_38_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_38_RESET                                         0x00000000

// 0x1209c (BB_SVD_MEM3_39)
#define PHY_BB_SVD_MEM3_39_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_39_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_39_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_39_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_39_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_39_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_39_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_39_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_39_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_39_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_39_ADDRESS                                       0x1209c
#define PHY_BB_SVD_MEM3_39_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_39_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_39_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_39_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_39_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_39_RESET                                         0x00000000

// 0x120a0 (BB_SVD_MEM3_40)
#define PHY_BB_SVD_MEM3_40_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_40_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_40_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_40_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_40_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_40_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_40_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_40_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_40_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_40_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_40_ADDRESS                                       0x120a0
#define PHY_BB_SVD_MEM3_40_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_40_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_40_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_40_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_40_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_40_RESET                                         0x00000000

// 0x120a4 (BB_SVD_MEM3_41)
#define PHY_BB_SVD_MEM3_41_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_41_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_41_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_41_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_41_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_41_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_41_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_41_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_41_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_41_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_41_ADDRESS                                       0x120a4
#define PHY_BB_SVD_MEM3_41_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_41_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_41_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_41_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_41_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_41_RESET                                         0x00000000

// 0x120a8 (BB_SVD_MEM3_42)
#define PHY_BB_SVD_MEM3_42_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_42_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_42_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_42_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_42_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_42_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_42_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_42_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_42_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_42_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_42_ADDRESS                                       0x120a8
#define PHY_BB_SVD_MEM3_42_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_42_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_42_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_42_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_42_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_42_RESET                                         0x00000000

// 0x120ac (BB_SVD_MEM3_43)
#define PHY_BB_SVD_MEM3_43_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_43_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_43_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_43_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_43_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_43_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_43_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_43_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_43_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_43_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_43_ADDRESS                                       0x120ac
#define PHY_BB_SVD_MEM3_43_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_43_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_43_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_43_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_43_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_43_RESET                                         0x00000000

// 0x120b0 (BB_SVD_MEM3_44)
#define PHY_BB_SVD_MEM3_44_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_44_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_44_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_44_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_44_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_44_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_44_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_44_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_44_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_44_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_44_ADDRESS                                       0x120b0
#define PHY_BB_SVD_MEM3_44_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_44_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_44_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_44_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_44_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_44_RESET                                         0x00000000

// 0x120b4 (BB_SVD_MEM3_45)
#define PHY_BB_SVD_MEM3_45_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_45_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_45_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_45_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_45_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_45_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_45_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_45_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_45_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_45_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_45_ADDRESS                                       0x120b4
#define PHY_BB_SVD_MEM3_45_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_45_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_45_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_45_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_45_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_45_RESET                                         0x00000000

// 0x120b8 (BB_SVD_MEM3_46)
#define PHY_BB_SVD_MEM3_46_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_46_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_46_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_46_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_46_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_46_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_46_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_46_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_46_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_46_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_46_ADDRESS                                       0x120b8
#define PHY_BB_SVD_MEM3_46_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_46_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_46_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_46_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_46_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_46_RESET                                         0x00000000

// 0x120bc (BB_SVD_MEM3_47)
#define PHY_BB_SVD_MEM3_47_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_47_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_47_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_47_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_47_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_47_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_47_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_47_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_47_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_47_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_47_ADDRESS                                       0x120bc
#define PHY_BB_SVD_MEM3_47_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_47_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_47_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_47_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_47_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_47_RESET                                         0x00000000

// 0x120c0 (BB_SVD_MEM3_48)
#define PHY_BB_SVD_MEM3_48_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_48_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_48_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_48_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_48_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_48_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_48_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_48_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_48_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_48_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_48_ADDRESS                                       0x120c0
#define PHY_BB_SVD_MEM3_48_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_48_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_48_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_48_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_48_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_48_RESET                                         0x00000000

// 0x120c4 (BB_SVD_MEM3_49)
#define PHY_BB_SVD_MEM3_49_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_49_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_49_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_49_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_49_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_49_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_49_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_49_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_49_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_49_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_49_ADDRESS                                       0x120c4
#define PHY_BB_SVD_MEM3_49_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_49_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_49_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_49_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_49_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_49_RESET                                         0x00000000

// 0x120c8 (BB_SVD_MEM3_50)
#define PHY_BB_SVD_MEM3_50_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_50_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_50_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_50_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_50_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_50_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_50_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_50_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_50_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_50_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_50_ADDRESS                                       0x120c8
#define PHY_BB_SVD_MEM3_50_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_50_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_50_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_50_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_50_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_50_RESET                                         0x00000000

// 0x120cc (BB_SVD_MEM3_51)
#define PHY_BB_SVD_MEM3_51_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_51_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_51_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_51_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_51_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_51_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_51_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_51_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_51_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_51_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_51_ADDRESS                                       0x120cc
#define PHY_BB_SVD_MEM3_51_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_51_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_51_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_51_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_51_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_51_RESET                                         0x00000000

// 0x120d0 (BB_SVD_MEM3_52)
#define PHY_BB_SVD_MEM3_52_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_52_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_52_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_52_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_52_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_52_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_52_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_52_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_52_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_52_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_52_ADDRESS                                       0x120d0
#define PHY_BB_SVD_MEM3_52_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_52_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_52_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_52_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_52_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_52_RESET                                         0x00000000

// 0x120d4 (BB_SVD_MEM3_53)
#define PHY_BB_SVD_MEM3_53_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_53_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_53_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_53_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_53_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_53_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_53_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_53_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_53_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_53_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_53_ADDRESS                                       0x120d4
#define PHY_BB_SVD_MEM3_53_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_53_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_53_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_53_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_53_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_53_RESET                                         0x00000000

// 0x120d8 (BB_SVD_MEM3_54)
#define PHY_BB_SVD_MEM3_54_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_54_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_54_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_54_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_54_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_54_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_54_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_54_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_54_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_54_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_54_ADDRESS                                       0x120d8
#define PHY_BB_SVD_MEM3_54_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_54_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_54_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_54_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_54_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_54_RESET                                         0x00000000

// 0x120dc (BB_SVD_MEM3_55)
#define PHY_BB_SVD_MEM3_55_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_55_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_55_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_55_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_55_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_55_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_55_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_55_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_55_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_55_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_55_ADDRESS                                       0x120dc
#define PHY_BB_SVD_MEM3_55_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_55_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_55_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_55_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_55_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_55_RESET                                         0x00000000

// 0x120e0 (BB_SVD_MEM3_56)
#define PHY_BB_SVD_MEM3_56_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_56_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_56_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_56_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_56_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_56_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_56_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_56_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_56_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_56_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_56_ADDRESS                                       0x120e0
#define PHY_BB_SVD_MEM3_56_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_56_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_56_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_56_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_56_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_56_RESET                                         0x00000000

// 0x120e4 (BB_SVD_MEM3_57)
#define PHY_BB_SVD_MEM3_57_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_57_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_57_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_57_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_57_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_57_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_57_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_57_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_57_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_57_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_57_ADDRESS                                       0x120e4
#define PHY_BB_SVD_MEM3_57_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_57_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_57_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_57_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_57_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_57_RESET                                         0x00000000

// 0x120e8 (BB_SVD_MEM3_58)
#define PHY_BB_SVD_MEM3_58_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_58_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_58_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_58_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_58_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_58_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_58_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_58_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_58_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_58_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_58_ADDRESS                                       0x120e8
#define PHY_BB_SVD_MEM3_58_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_58_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_58_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_58_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_58_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_58_RESET                                         0x00000000

// 0x120ec (BB_SVD_MEM3_59)
#define PHY_BB_SVD_MEM3_59_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_59_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_59_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_59_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_59_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_59_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_59_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_59_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_59_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_59_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_59_ADDRESS                                       0x120ec
#define PHY_BB_SVD_MEM3_59_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_59_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_59_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_59_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_59_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_59_RESET                                         0x00000000

// 0x120f0 (BB_SVD_MEM3_60)
#define PHY_BB_SVD_MEM3_60_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_60_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_60_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_60_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_60_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_60_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_60_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_60_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_60_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_60_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_60_ADDRESS                                       0x120f0
#define PHY_BB_SVD_MEM3_60_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_60_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_60_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_60_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_60_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_60_RESET                                         0x00000000

// 0x120f4 (BB_SVD_MEM3_61)
#define PHY_BB_SVD_MEM3_61_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_61_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_61_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_61_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_61_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_61_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_61_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_61_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_61_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_61_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_61_ADDRESS                                       0x120f4
#define PHY_BB_SVD_MEM3_61_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_61_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_61_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_61_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_61_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_61_RESET                                         0x00000000

// 0x120f8 (BB_SVD_MEM3_62)
#define PHY_BB_SVD_MEM3_62_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_62_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_62_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_62_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_62_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_62_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_62_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_62_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_62_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_62_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_62_ADDRESS                                       0x120f8
#define PHY_BB_SVD_MEM3_62_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_62_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_62_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_62_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_62_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_62_RESET                                         0x00000000

// 0x120fc (BB_SVD_MEM3_63)
#define PHY_BB_SVD_MEM3_63_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_63_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_63_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_63_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_63_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_63_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_63_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_63_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_63_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_63_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_63_ADDRESS                                       0x120fc
#define PHY_BB_SVD_MEM3_63_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_63_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_63_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_63_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_63_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_63_RESET                                         0x00000000

// 0x12100 (BB_SVD_MEM3_64)
#define PHY_BB_SVD_MEM3_64_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_64_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_64_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_64_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_64_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_64_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_64_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_64_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_64_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_64_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_64_ADDRESS                                       0x12100
#define PHY_BB_SVD_MEM3_64_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_64_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_64_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_64_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_64_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_64_RESET                                         0x00000000

// 0x12104 (BB_SVD_MEM3_65)
#define PHY_BB_SVD_MEM3_65_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_65_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_65_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_65_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_65_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_65_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_65_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_65_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_65_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_65_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_65_ADDRESS                                       0x12104
#define PHY_BB_SVD_MEM3_65_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_65_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_65_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_65_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_65_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_65_RESET                                         0x00000000

// 0x12108 (BB_SVD_MEM3_66)
#define PHY_BB_SVD_MEM3_66_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_66_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_66_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_66_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_66_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_66_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_66_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_66_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_66_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_66_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_66_ADDRESS                                       0x12108
#define PHY_BB_SVD_MEM3_66_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_66_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_66_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_66_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_66_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_66_RESET                                         0x00000000

// 0x1210c (BB_SVD_MEM3_67)
#define PHY_BB_SVD_MEM3_67_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_67_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_67_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_67_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_67_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_67_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_67_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_67_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_67_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_67_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_67_ADDRESS                                       0x1210c
#define PHY_BB_SVD_MEM3_67_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_67_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_67_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_67_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_67_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_67_RESET                                         0x00000000

// 0x12110 (BB_SVD_MEM3_68)
#define PHY_BB_SVD_MEM3_68_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_68_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_68_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_68_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_68_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_68_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_68_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_68_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_68_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_68_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_68_ADDRESS                                       0x12110
#define PHY_BB_SVD_MEM3_68_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_68_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_68_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_68_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_68_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_68_RESET                                         0x00000000

// 0x12114 (BB_SVD_MEM3_69)
#define PHY_BB_SVD_MEM3_69_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_69_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_69_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_69_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_69_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_69_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_69_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_69_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_69_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_69_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_69_ADDRESS                                       0x12114
#define PHY_BB_SVD_MEM3_69_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_69_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_69_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_69_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_69_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_69_RESET                                         0x00000000

// 0x12118 (BB_SVD_MEM3_70)
#define PHY_BB_SVD_MEM3_70_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_70_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_70_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_70_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_70_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_70_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_70_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_70_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_70_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_70_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_70_ADDRESS                                       0x12118
#define PHY_BB_SVD_MEM3_70_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_70_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_70_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_70_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_70_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_70_RESET                                         0x00000000

// 0x1211c (BB_SVD_MEM3_71)
#define PHY_BB_SVD_MEM3_71_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_71_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_71_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_71_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_71_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_71_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_71_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_71_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_71_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_71_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_71_ADDRESS                                       0x1211c
#define PHY_BB_SVD_MEM3_71_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_71_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_71_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_71_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_71_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_71_RESET                                         0x00000000

// 0x12120 (BB_SVD_MEM3_72)
#define PHY_BB_SVD_MEM3_72_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_72_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_72_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_72_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_72_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_72_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_72_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_72_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_72_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_72_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_72_ADDRESS                                       0x12120
#define PHY_BB_SVD_MEM3_72_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_72_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_72_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_72_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_72_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_72_RESET                                         0x00000000

// 0x12124 (BB_SVD_MEM3_73)
#define PHY_BB_SVD_MEM3_73_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_73_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_73_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_73_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_73_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_73_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_73_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_73_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_73_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_73_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_73_ADDRESS                                       0x12124
#define PHY_BB_SVD_MEM3_73_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_73_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_73_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_73_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_73_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_73_RESET                                         0x00000000

// 0x12128 (BB_SVD_MEM3_74)
#define PHY_BB_SVD_MEM3_74_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_74_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_74_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_74_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_74_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_74_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_74_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_74_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_74_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_74_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_74_ADDRESS                                       0x12128
#define PHY_BB_SVD_MEM3_74_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_74_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_74_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_74_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_74_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_74_RESET                                         0x00000000

// 0x1212c (BB_SVD_MEM3_75)
#define PHY_BB_SVD_MEM3_75_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_75_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_75_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_75_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_75_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_75_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_75_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_75_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_75_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_75_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_75_ADDRESS                                       0x1212c
#define PHY_BB_SVD_MEM3_75_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_75_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_75_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_75_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_75_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_75_RESET                                         0x00000000

// 0x12130 (BB_SVD_MEM3_76)
#define PHY_BB_SVD_MEM3_76_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_76_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_76_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_76_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_76_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_76_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_76_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_76_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_76_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_76_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_76_ADDRESS                                       0x12130
#define PHY_BB_SVD_MEM3_76_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_76_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_76_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_76_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_76_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_76_RESET                                         0x00000000

// 0x12134 (BB_SVD_MEM3_77)
#define PHY_BB_SVD_MEM3_77_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_77_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_77_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_77_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_77_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_77_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_77_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_77_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_77_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_77_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_77_ADDRESS                                       0x12134
#define PHY_BB_SVD_MEM3_77_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_77_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_77_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_77_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_77_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_77_RESET                                         0x00000000

// 0x12138 (BB_SVD_MEM3_78)
#define PHY_BB_SVD_MEM3_78_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_78_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_78_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_78_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_78_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_78_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_78_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_78_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_78_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_78_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_78_ADDRESS                                       0x12138
#define PHY_BB_SVD_MEM3_78_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_78_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_78_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_78_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_78_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_78_RESET                                         0x00000000

// 0x1213c (BB_SVD_MEM3_79)
#define PHY_BB_SVD_MEM3_79_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_79_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_79_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_79_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_79_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_79_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_79_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_79_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_79_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_79_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_79_ADDRESS                                       0x1213c
#define PHY_BB_SVD_MEM3_79_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_79_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_79_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_79_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_79_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_79_RESET                                         0x00000000

// 0x12140 (BB_SVD_MEM3_80)
#define PHY_BB_SVD_MEM3_80_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_80_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_80_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_80_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_80_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_80_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_80_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_80_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_80_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_80_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_80_ADDRESS                                       0x12140
#define PHY_BB_SVD_MEM3_80_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_80_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_80_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_80_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_80_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_80_RESET                                         0x00000000

// 0x12144 (BB_SVD_MEM3_81)
#define PHY_BB_SVD_MEM3_81_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_81_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_81_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_81_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_81_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_81_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_81_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_81_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_81_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_81_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_81_ADDRESS                                       0x12144
#define PHY_BB_SVD_MEM3_81_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_81_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_81_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_81_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_81_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_81_RESET                                         0x00000000

// 0x12148 (BB_SVD_MEM3_82)
#define PHY_BB_SVD_MEM3_82_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_82_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_82_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_82_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_82_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_82_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_82_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_82_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_82_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_82_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_82_ADDRESS                                       0x12148
#define PHY_BB_SVD_MEM3_82_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_82_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_82_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_82_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_82_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_82_RESET                                         0x00000000

// 0x1214c (BB_SVD_MEM3_83)
#define PHY_BB_SVD_MEM3_83_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_83_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_83_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_83_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_83_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_83_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_83_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_83_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_83_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_83_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_83_ADDRESS                                       0x1214c
#define PHY_BB_SVD_MEM3_83_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_83_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_83_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_83_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_83_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_83_RESET                                         0x00000000

// 0x12150 (BB_SVD_MEM3_84)
#define PHY_BB_SVD_MEM3_84_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_84_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_84_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_84_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_84_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_84_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_84_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_84_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_84_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_84_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_84_ADDRESS                                       0x12150
#define PHY_BB_SVD_MEM3_84_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_84_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_84_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_84_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_84_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_84_RESET                                         0x00000000

// 0x12154 (BB_SVD_MEM3_85)
#define PHY_BB_SVD_MEM3_85_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_85_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_85_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_85_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_85_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_85_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_85_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_85_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_85_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_85_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_85_ADDRESS                                       0x12154
#define PHY_BB_SVD_MEM3_85_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_85_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_85_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_85_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_85_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_85_RESET                                         0x00000000

// 0x12158 (BB_SVD_MEM3_86)
#define PHY_BB_SVD_MEM3_86_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_86_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_86_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_86_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_86_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_86_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_86_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_86_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_86_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_86_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_86_ADDRESS                                       0x12158
#define PHY_BB_SVD_MEM3_86_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_86_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_86_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_86_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_86_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_86_RESET                                         0x00000000

// 0x1215c (BB_SVD_MEM3_87)
#define PHY_BB_SVD_MEM3_87_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_87_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_87_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_87_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_87_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_87_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_87_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_87_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_87_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_87_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_87_ADDRESS                                       0x1215c
#define PHY_BB_SVD_MEM3_87_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_87_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_87_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_87_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_87_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_87_RESET                                         0x00000000

// 0x12160 (BB_SVD_MEM3_88)
#define PHY_BB_SVD_MEM3_88_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_88_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_88_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_88_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_88_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_88_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_88_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_88_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_88_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_88_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_88_ADDRESS                                       0x12160
#define PHY_BB_SVD_MEM3_88_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_88_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_88_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_88_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_88_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_88_RESET                                         0x00000000

// 0x12164 (BB_SVD_MEM3_89)
#define PHY_BB_SVD_MEM3_89_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_89_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_89_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_89_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_89_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_89_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_89_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_89_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_89_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_89_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_89_ADDRESS                                       0x12164
#define PHY_BB_SVD_MEM3_89_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_89_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_89_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_89_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_89_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_89_RESET                                         0x00000000

// 0x12168 (BB_SVD_MEM3_90)
#define PHY_BB_SVD_MEM3_90_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_90_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_90_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_90_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_90_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_90_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_90_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_90_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_90_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_90_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_90_ADDRESS                                       0x12168
#define PHY_BB_SVD_MEM3_90_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_90_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_90_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_90_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_90_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_90_RESET                                         0x00000000

// 0x1216c (BB_SVD_MEM3_91)
#define PHY_BB_SVD_MEM3_91_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_91_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_91_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_91_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_91_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_91_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_91_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_91_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_91_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_91_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_91_ADDRESS                                       0x1216c
#define PHY_BB_SVD_MEM3_91_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_91_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_91_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_91_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_91_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_91_RESET                                         0x00000000

// 0x12170 (BB_SVD_MEM3_92)
#define PHY_BB_SVD_MEM3_92_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_92_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_92_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_92_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_92_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_92_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_92_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_92_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_92_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_92_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_92_ADDRESS                                       0x12170
#define PHY_BB_SVD_MEM3_92_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_92_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_92_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_92_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_92_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_92_RESET                                         0x00000000

// 0x12174 (BB_SVD_MEM3_93)
#define PHY_BB_SVD_MEM3_93_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_93_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_93_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_93_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_93_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_93_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_93_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_93_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_93_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_93_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_93_ADDRESS                                       0x12174
#define PHY_BB_SVD_MEM3_93_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_93_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_93_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_93_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_93_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_93_RESET                                         0x00000000

// 0x12178 (BB_SVD_MEM3_94)
#define PHY_BB_SVD_MEM3_94_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_94_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_94_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_94_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_94_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_94_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_94_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_94_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_94_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_94_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_94_ADDRESS                                       0x12178
#define PHY_BB_SVD_MEM3_94_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_94_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_94_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_94_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_94_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_94_RESET                                         0x00000000

// 0x1217c (BB_SVD_MEM3_95)
#define PHY_BB_SVD_MEM3_95_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_95_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_95_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_95_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_95_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_95_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_95_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_95_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_95_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_95_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_95_ADDRESS                                       0x1217c
#define PHY_BB_SVD_MEM3_95_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_95_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_95_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_95_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_95_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_95_RESET                                         0x00000000

// 0x12180 (BB_SVD_MEM3_96)
#define PHY_BB_SVD_MEM3_96_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_96_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_96_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_96_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_96_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_96_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_96_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_96_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_96_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_96_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_96_ADDRESS                                       0x12180
#define PHY_BB_SVD_MEM3_96_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_96_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_96_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_96_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_96_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_96_RESET                                         0x00000000

// 0x12184 (BB_SVD_MEM3_97)
#define PHY_BB_SVD_MEM3_97_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_97_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_97_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_97_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_97_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_97_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_97_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_97_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_97_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_97_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_97_ADDRESS                                       0x12184
#define PHY_BB_SVD_MEM3_97_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_97_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_97_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_97_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_97_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_97_RESET                                         0x00000000

// 0x12188 (BB_SVD_MEM3_98)
#define PHY_BB_SVD_MEM3_98_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_98_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_98_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_98_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_98_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_98_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_98_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_98_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_98_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_98_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_98_ADDRESS                                       0x12188
#define PHY_BB_SVD_MEM3_98_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_98_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_98_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_98_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_98_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_98_RESET                                         0x00000000

// 0x1218c (BB_SVD_MEM3_99)
#define PHY_BB_SVD_MEM3_99_SVD_MEM3_MSB                                  31
#define PHY_BB_SVD_MEM3_99_SVD_MEM3_LSB                                  0
#define PHY_BB_SVD_MEM3_99_SVD_MEM3_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_99_SVD_MEM3_GET(x)                               (((x) & PHY_BB_SVD_MEM3_99_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_99_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_99_SVD_MEM3_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM3_99_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_99_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_99_SVD_MEM3_RESET                                0
#define PHY_BB_SVD_MEM3_99_ADDRESS                                       0x1218c
#define PHY_BB_SVD_MEM3_99_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_99_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_99_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM3_99_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM3_99_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM3_99_RESET                                         0x00000000

// 0x12190 (BB_SVD_MEM3_100)
#define PHY_BB_SVD_MEM3_100_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_100_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_100_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_100_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_100_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_100_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_100_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_100_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_100_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_100_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_100_ADDRESS                                      0x12190
#define PHY_BB_SVD_MEM3_100_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_100_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_100_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_100_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_100_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_100_RESET                                        0x00000000

// 0x12194 (BB_SVD_MEM3_101)
#define PHY_BB_SVD_MEM3_101_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_101_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_101_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_101_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_101_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_101_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_101_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_101_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_101_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_101_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_101_ADDRESS                                      0x12194
#define PHY_BB_SVD_MEM3_101_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_101_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_101_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_101_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_101_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_101_RESET                                        0x00000000

// 0x12198 (BB_SVD_MEM3_102)
#define PHY_BB_SVD_MEM3_102_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_102_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_102_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_102_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_102_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_102_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_102_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_102_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_102_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_102_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_102_ADDRESS                                      0x12198
#define PHY_BB_SVD_MEM3_102_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_102_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_102_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_102_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_102_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_102_RESET                                        0x00000000

// 0x1219c (BB_SVD_MEM3_103)
#define PHY_BB_SVD_MEM3_103_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_103_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_103_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_103_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_103_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_103_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_103_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_103_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_103_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_103_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_103_ADDRESS                                      0x1219c
#define PHY_BB_SVD_MEM3_103_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_103_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_103_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_103_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_103_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_103_RESET                                        0x00000000

// 0x121a0 (BB_SVD_MEM3_104)
#define PHY_BB_SVD_MEM3_104_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_104_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_104_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_104_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_104_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_104_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_104_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_104_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_104_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_104_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_104_ADDRESS                                      0x121a0
#define PHY_BB_SVD_MEM3_104_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_104_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_104_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_104_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_104_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_104_RESET                                        0x00000000

// 0x121a4 (BB_SVD_MEM3_105)
#define PHY_BB_SVD_MEM3_105_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_105_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_105_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_105_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_105_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_105_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_105_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_105_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_105_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_105_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_105_ADDRESS                                      0x121a4
#define PHY_BB_SVD_MEM3_105_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_105_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_105_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_105_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_105_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_105_RESET                                        0x00000000

// 0x121a8 (BB_SVD_MEM3_106)
#define PHY_BB_SVD_MEM3_106_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_106_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_106_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_106_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_106_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_106_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_106_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_106_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_106_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_106_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_106_ADDRESS                                      0x121a8
#define PHY_BB_SVD_MEM3_106_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_106_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_106_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_106_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_106_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_106_RESET                                        0x00000000

// 0x121ac (BB_SVD_MEM3_107)
#define PHY_BB_SVD_MEM3_107_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_107_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_107_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_107_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_107_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_107_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_107_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_107_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_107_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_107_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_107_ADDRESS                                      0x121ac
#define PHY_BB_SVD_MEM3_107_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_107_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_107_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_107_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_107_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_107_RESET                                        0x00000000

// 0x121b0 (BB_SVD_MEM3_108)
#define PHY_BB_SVD_MEM3_108_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_108_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_108_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_108_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_108_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_108_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_108_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_108_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_108_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_108_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_108_ADDRESS                                      0x121b0
#define PHY_BB_SVD_MEM3_108_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_108_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_108_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_108_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_108_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_108_RESET                                        0x00000000

// 0x121b4 (BB_SVD_MEM3_109)
#define PHY_BB_SVD_MEM3_109_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_109_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_109_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_109_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_109_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_109_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_109_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_109_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_109_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_109_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_109_ADDRESS                                      0x121b4
#define PHY_BB_SVD_MEM3_109_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_109_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_109_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_109_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_109_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_109_RESET                                        0x00000000

// 0x121b8 (BB_SVD_MEM3_110)
#define PHY_BB_SVD_MEM3_110_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_110_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_110_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_110_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_110_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_110_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_110_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_110_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_110_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_110_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_110_ADDRESS                                      0x121b8
#define PHY_BB_SVD_MEM3_110_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_110_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_110_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_110_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_110_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_110_RESET                                        0x00000000

// 0x121bc (BB_SVD_MEM3_111)
#define PHY_BB_SVD_MEM3_111_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_111_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_111_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_111_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_111_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_111_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_111_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_111_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_111_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_111_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_111_ADDRESS                                      0x121bc
#define PHY_BB_SVD_MEM3_111_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_111_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_111_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_111_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_111_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_111_RESET                                        0x00000000

// 0x121c0 (BB_SVD_MEM3_112)
#define PHY_BB_SVD_MEM3_112_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_112_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_112_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_112_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_112_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_112_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_112_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_112_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_112_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_112_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_112_ADDRESS                                      0x121c0
#define PHY_BB_SVD_MEM3_112_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_112_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_112_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_112_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_112_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_112_RESET                                        0x00000000

// 0x121c4 (BB_SVD_MEM3_113)
#define PHY_BB_SVD_MEM3_113_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_113_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_113_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_113_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_113_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_113_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_113_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_113_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_113_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_113_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_113_ADDRESS                                      0x121c4
#define PHY_BB_SVD_MEM3_113_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_113_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_113_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_113_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_113_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_113_RESET                                        0x00000000

// 0x121c8 (BB_SVD_MEM3_114)
#define PHY_BB_SVD_MEM3_114_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_114_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_114_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_114_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_114_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_114_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_114_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_114_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_114_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_114_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_114_ADDRESS                                      0x121c8
#define PHY_BB_SVD_MEM3_114_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_114_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_114_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_114_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_114_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_114_RESET                                        0x00000000

// 0x121cc (BB_SVD_MEM3_115)
#define PHY_BB_SVD_MEM3_115_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_115_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_115_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_115_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_115_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_115_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_115_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_115_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_115_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_115_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_115_ADDRESS                                      0x121cc
#define PHY_BB_SVD_MEM3_115_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_115_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_115_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_115_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_115_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_115_RESET                                        0x00000000

// 0x121d0 (BB_SVD_MEM3_116)
#define PHY_BB_SVD_MEM3_116_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_116_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_116_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_116_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_116_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_116_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_116_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_116_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_116_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_116_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_116_ADDRESS                                      0x121d0
#define PHY_BB_SVD_MEM3_116_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_116_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_116_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_116_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_116_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_116_RESET                                        0x00000000

// 0x121d4 (BB_SVD_MEM3_117)
#define PHY_BB_SVD_MEM3_117_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_117_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_117_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_117_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_117_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_117_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_117_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_117_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_117_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_117_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_117_ADDRESS                                      0x121d4
#define PHY_BB_SVD_MEM3_117_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_117_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_117_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_117_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_117_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_117_RESET                                        0x00000000

// 0x121d8 (BB_SVD_MEM3_118)
#define PHY_BB_SVD_MEM3_118_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_118_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_118_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_118_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_118_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_118_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_118_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_118_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_118_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_118_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_118_ADDRESS                                      0x121d8
#define PHY_BB_SVD_MEM3_118_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_118_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_118_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_118_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_118_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_118_RESET                                        0x00000000

// 0x121dc (BB_SVD_MEM3_119)
#define PHY_BB_SVD_MEM3_119_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_119_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_119_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_119_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_119_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_119_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_119_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_119_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_119_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_119_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_119_ADDRESS                                      0x121dc
#define PHY_BB_SVD_MEM3_119_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_119_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_119_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_119_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_119_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_119_RESET                                        0x00000000

// 0x121e0 (BB_SVD_MEM3_120)
#define PHY_BB_SVD_MEM3_120_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_120_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_120_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_120_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_120_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_120_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_120_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_120_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_120_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_120_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_120_ADDRESS                                      0x121e0
#define PHY_BB_SVD_MEM3_120_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_120_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_120_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_120_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_120_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_120_RESET                                        0x00000000

// 0x121e4 (BB_SVD_MEM3_121)
#define PHY_BB_SVD_MEM3_121_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_121_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_121_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_121_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_121_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_121_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_121_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_121_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_121_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_121_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_121_ADDRESS                                      0x121e4
#define PHY_BB_SVD_MEM3_121_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_121_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_121_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_121_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_121_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_121_RESET                                        0x00000000

// 0x121e8 (BB_SVD_MEM3_122)
#define PHY_BB_SVD_MEM3_122_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_122_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_122_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_122_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_122_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_122_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_122_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_122_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_122_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_122_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_122_ADDRESS                                      0x121e8
#define PHY_BB_SVD_MEM3_122_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_122_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_122_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_122_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_122_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_122_RESET                                        0x00000000

// 0x121ec (BB_SVD_MEM3_123)
#define PHY_BB_SVD_MEM3_123_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_123_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_123_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_123_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_123_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_123_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_123_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_123_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_123_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_123_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_123_ADDRESS                                      0x121ec
#define PHY_BB_SVD_MEM3_123_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_123_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_123_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_123_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_123_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_123_RESET                                        0x00000000

// 0x121f0 (BB_SVD_MEM3_124)
#define PHY_BB_SVD_MEM3_124_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_124_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_124_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_124_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_124_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_124_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_124_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_124_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_124_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_124_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_124_ADDRESS                                      0x121f0
#define PHY_BB_SVD_MEM3_124_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_124_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_124_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_124_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_124_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_124_RESET                                        0x00000000

// 0x121f4 (BB_SVD_MEM3_125)
#define PHY_BB_SVD_MEM3_125_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_125_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_125_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_125_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_125_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_125_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_125_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_125_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_125_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_125_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_125_ADDRESS                                      0x121f4
#define PHY_BB_SVD_MEM3_125_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_125_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_125_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_125_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_125_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_125_RESET                                        0x00000000

// 0x121f8 (BB_SVD_MEM3_126)
#define PHY_BB_SVD_MEM3_126_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_126_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_126_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_126_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_126_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_126_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_126_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_126_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_126_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_126_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_126_ADDRESS                                      0x121f8
#define PHY_BB_SVD_MEM3_126_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_126_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_126_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_126_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_126_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_126_RESET                                        0x00000000

// 0x121fc (BB_SVD_MEM3_127)
#define PHY_BB_SVD_MEM3_127_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_127_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_127_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_127_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_127_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_127_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_127_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_127_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_127_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_127_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_127_ADDRESS                                      0x121fc
#define PHY_BB_SVD_MEM3_127_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_127_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_127_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_127_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_127_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_127_RESET                                        0x00000000

// 0x12200 (BB_SVD_MEM3_128)
#define PHY_BB_SVD_MEM3_128_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_128_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_128_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_128_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_128_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_128_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_128_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_128_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_128_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_128_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_128_ADDRESS                                      0x12200
#define PHY_BB_SVD_MEM3_128_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_128_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_128_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_128_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_128_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_128_RESET                                        0x00000000

// 0x12204 (BB_SVD_MEM3_129)
#define PHY_BB_SVD_MEM3_129_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_129_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_129_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_129_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_129_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_129_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_129_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_129_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_129_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_129_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_129_ADDRESS                                      0x12204
#define PHY_BB_SVD_MEM3_129_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_129_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_129_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_129_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_129_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_129_RESET                                        0x00000000

// 0x12208 (BB_SVD_MEM3_130)
#define PHY_BB_SVD_MEM3_130_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_130_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_130_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_130_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_130_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_130_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_130_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_130_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_130_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_130_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_130_ADDRESS                                      0x12208
#define PHY_BB_SVD_MEM3_130_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_130_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_130_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_130_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_130_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_130_RESET                                        0x00000000

// 0x1220c (BB_SVD_MEM3_131)
#define PHY_BB_SVD_MEM3_131_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_131_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_131_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_131_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_131_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_131_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_131_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_131_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_131_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_131_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_131_ADDRESS                                      0x1220c
#define PHY_BB_SVD_MEM3_131_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_131_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_131_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_131_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_131_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_131_RESET                                        0x00000000

// 0x12210 (BB_SVD_MEM3_132)
#define PHY_BB_SVD_MEM3_132_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_132_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_132_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_132_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_132_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_132_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_132_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_132_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_132_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_132_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_132_ADDRESS                                      0x12210
#define PHY_BB_SVD_MEM3_132_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_132_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_132_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_132_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_132_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_132_RESET                                        0x00000000

// 0x12214 (BB_SVD_MEM3_133)
#define PHY_BB_SVD_MEM3_133_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_133_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_133_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_133_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_133_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_133_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_133_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_133_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_133_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_133_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_133_ADDRESS                                      0x12214
#define PHY_BB_SVD_MEM3_133_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_133_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_133_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_133_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_133_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_133_RESET                                        0x00000000

// 0x12218 (BB_SVD_MEM3_134)
#define PHY_BB_SVD_MEM3_134_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_134_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_134_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_134_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_134_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_134_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_134_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_134_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_134_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_134_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_134_ADDRESS                                      0x12218
#define PHY_BB_SVD_MEM3_134_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_134_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_134_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_134_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_134_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_134_RESET                                        0x00000000

// 0x1221c (BB_SVD_MEM3_135)
#define PHY_BB_SVD_MEM3_135_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_135_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_135_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_135_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_135_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_135_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_135_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_135_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_135_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_135_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_135_ADDRESS                                      0x1221c
#define PHY_BB_SVD_MEM3_135_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_135_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_135_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_135_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_135_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_135_RESET                                        0x00000000

// 0x12220 (BB_SVD_MEM3_136)
#define PHY_BB_SVD_MEM3_136_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_136_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_136_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_136_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_136_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_136_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_136_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_136_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_136_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_136_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_136_ADDRESS                                      0x12220
#define PHY_BB_SVD_MEM3_136_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_136_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_136_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_136_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_136_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_136_RESET                                        0x00000000

// 0x12224 (BB_SVD_MEM3_137)
#define PHY_BB_SVD_MEM3_137_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_137_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_137_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_137_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_137_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_137_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_137_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_137_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_137_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_137_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_137_ADDRESS                                      0x12224
#define PHY_BB_SVD_MEM3_137_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_137_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_137_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_137_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_137_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_137_RESET                                        0x00000000

// 0x12228 (BB_SVD_MEM3_138)
#define PHY_BB_SVD_MEM3_138_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_138_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_138_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_138_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_138_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_138_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_138_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_138_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_138_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_138_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_138_ADDRESS                                      0x12228
#define PHY_BB_SVD_MEM3_138_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_138_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_138_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_138_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_138_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_138_RESET                                        0x00000000

// 0x1222c (BB_SVD_MEM3_139)
#define PHY_BB_SVD_MEM3_139_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_139_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_139_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_139_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_139_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_139_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_139_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_139_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_139_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_139_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_139_ADDRESS                                      0x1222c
#define PHY_BB_SVD_MEM3_139_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_139_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_139_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_139_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_139_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_139_RESET                                        0x00000000

// 0x12230 (BB_SVD_MEM3_140)
#define PHY_BB_SVD_MEM3_140_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_140_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_140_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_140_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_140_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_140_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_140_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_140_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_140_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_140_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_140_ADDRESS                                      0x12230
#define PHY_BB_SVD_MEM3_140_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_140_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_140_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_140_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_140_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_140_RESET                                        0x00000000

// 0x12234 (BB_SVD_MEM3_141)
#define PHY_BB_SVD_MEM3_141_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_141_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_141_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_141_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_141_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_141_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_141_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_141_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_141_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_141_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_141_ADDRESS                                      0x12234
#define PHY_BB_SVD_MEM3_141_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_141_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_141_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_141_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_141_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_141_RESET                                        0x00000000

// 0x12238 (BB_SVD_MEM3_142)
#define PHY_BB_SVD_MEM3_142_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_142_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_142_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_142_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_142_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_142_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_142_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_142_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_142_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_142_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_142_ADDRESS                                      0x12238
#define PHY_BB_SVD_MEM3_142_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_142_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_142_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_142_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_142_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_142_RESET                                        0x00000000

// 0x1223c (BB_SVD_MEM3_143)
#define PHY_BB_SVD_MEM3_143_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_143_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_143_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_143_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_143_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_143_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_143_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_143_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_143_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_143_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_143_ADDRESS                                      0x1223c
#define PHY_BB_SVD_MEM3_143_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_143_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_143_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_143_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_143_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_143_RESET                                        0x00000000

// 0x12240 (BB_SVD_MEM3_144)
#define PHY_BB_SVD_MEM3_144_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_144_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_144_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_144_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_144_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_144_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_144_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_144_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_144_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_144_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_144_ADDRESS                                      0x12240
#define PHY_BB_SVD_MEM3_144_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_144_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_144_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_144_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_144_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_144_RESET                                        0x00000000

// 0x12244 (BB_SVD_MEM3_145)
#define PHY_BB_SVD_MEM3_145_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_145_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_145_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_145_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_145_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_145_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_145_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_145_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_145_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_145_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_145_ADDRESS                                      0x12244
#define PHY_BB_SVD_MEM3_145_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_145_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_145_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_145_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_145_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_145_RESET                                        0x00000000

// 0x12248 (BB_SVD_MEM3_146)
#define PHY_BB_SVD_MEM3_146_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_146_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_146_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_146_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_146_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_146_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_146_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_146_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_146_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_146_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_146_ADDRESS                                      0x12248
#define PHY_BB_SVD_MEM3_146_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_146_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_146_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_146_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_146_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_146_RESET                                        0x00000000

// 0x1224c (BB_SVD_MEM3_147)
#define PHY_BB_SVD_MEM3_147_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_147_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_147_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_147_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_147_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_147_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_147_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_147_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_147_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_147_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_147_ADDRESS                                      0x1224c
#define PHY_BB_SVD_MEM3_147_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_147_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_147_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_147_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_147_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_147_RESET                                        0x00000000

// 0x12250 (BB_SVD_MEM3_148)
#define PHY_BB_SVD_MEM3_148_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_148_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_148_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_148_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_148_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_148_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_148_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_148_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_148_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_148_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_148_ADDRESS                                      0x12250
#define PHY_BB_SVD_MEM3_148_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_148_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_148_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_148_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_148_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_148_RESET                                        0x00000000

// 0x12254 (BB_SVD_MEM3_149)
#define PHY_BB_SVD_MEM3_149_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_149_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_149_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_149_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_149_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_149_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_149_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_149_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_149_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_149_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_149_ADDRESS                                      0x12254
#define PHY_BB_SVD_MEM3_149_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_149_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_149_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_149_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_149_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_149_RESET                                        0x00000000

// 0x12258 (BB_SVD_MEM3_150)
#define PHY_BB_SVD_MEM3_150_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_150_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_150_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_150_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_150_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_150_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_150_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_150_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_150_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_150_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_150_ADDRESS                                      0x12258
#define PHY_BB_SVD_MEM3_150_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_150_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_150_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_150_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_150_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_150_RESET                                        0x00000000

// 0x1225c (BB_SVD_MEM3_151)
#define PHY_BB_SVD_MEM3_151_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_151_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_151_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_151_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_151_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_151_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_151_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_151_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_151_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_151_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_151_ADDRESS                                      0x1225c
#define PHY_BB_SVD_MEM3_151_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_151_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_151_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_151_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_151_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_151_RESET                                        0x00000000

// 0x12260 (BB_SVD_MEM3_152)
#define PHY_BB_SVD_MEM3_152_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_152_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_152_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_152_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_152_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_152_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_152_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_152_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_152_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_152_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_152_ADDRESS                                      0x12260
#define PHY_BB_SVD_MEM3_152_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_152_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_152_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_152_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_152_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_152_RESET                                        0x00000000

// 0x12264 (BB_SVD_MEM3_153)
#define PHY_BB_SVD_MEM3_153_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_153_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_153_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_153_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_153_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_153_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_153_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_153_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_153_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_153_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_153_ADDRESS                                      0x12264
#define PHY_BB_SVD_MEM3_153_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_153_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_153_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_153_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_153_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_153_RESET                                        0x00000000

// 0x12268 (BB_SVD_MEM3_154)
#define PHY_BB_SVD_MEM3_154_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_154_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_154_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_154_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_154_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_154_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_154_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_154_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_154_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_154_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_154_ADDRESS                                      0x12268
#define PHY_BB_SVD_MEM3_154_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_154_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_154_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_154_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_154_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_154_RESET                                        0x00000000

// 0x1226c (BB_SVD_MEM3_155)
#define PHY_BB_SVD_MEM3_155_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_155_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_155_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_155_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_155_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_155_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_155_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_155_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_155_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_155_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_155_ADDRESS                                      0x1226c
#define PHY_BB_SVD_MEM3_155_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_155_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_155_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_155_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_155_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_155_RESET                                        0x00000000

// 0x12270 (BB_SVD_MEM3_156)
#define PHY_BB_SVD_MEM3_156_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_156_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_156_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_156_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_156_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_156_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_156_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_156_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_156_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_156_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_156_ADDRESS                                      0x12270
#define PHY_BB_SVD_MEM3_156_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_156_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_156_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_156_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_156_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_156_RESET                                        0x00000000

// 0x12274 (BB_SVD_MEM3_157)
#define PHY_BB_SVD_MEM3_157_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_157_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_157_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_157_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_157_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_157_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_157_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_157_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_157_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_157_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_157_ADDRESS                                      0x12274
#define PHY_BB_SVD_MEM3_157_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_157_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_157_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_157_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_157_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_157_RESET                                        0x00000000

// 0x12278 (BB_SVD_MEM3_158)
#define PHY_BB_SVD_MEM3_158_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_158_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_158_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_158_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_158_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_158_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_158_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_158_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_158_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_158_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_158_ADDRESS                                      0x12278
#define PHY_BB_SVD_MEM3_158_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_158_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_158_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_158_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_158_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_158_RESET                                        0x00000000

// 0x1227c (BB_SVD_MEM3_159)
#define PHY_BB_SVD_MEM3_159_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_159_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_159_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_159_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_159_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_159_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_159_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_159_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_159_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_159_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_159_ADDRESS                                      0x1227c
#define PHY_BB_SVD_MEM3_159_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_159_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_159_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_159_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_159_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_159_RESET                                        0x00000000

// 0x12280 (BB_SVD_MEM3_160)
#define PHY_BB_SVD_MEM3_160_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_160_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_160_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_160_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_160_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_160_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_160_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_160_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_160_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_160_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_160_ADDRESS                                      0x12280
#define PHY_BB_SVD_MEM3_160_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_160_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_160_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_160_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_160_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_160_RESET                                        0x00000000

// 0x12284 (BB_SVD_MEM3_161)
#define PHY_BB_SVD_MEM3_161_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_161_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_161_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_161_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_161_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_161_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_161_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_161_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_161_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_161_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_161_ADDRESS                                      0x12284
#define PHY_BB_SVD_MEM3_161_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_161_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_161_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_161_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_161_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_161_RESET                                        0x00000000

// 0x12288 (BB_SVD_MEM3_162)
#define PHY_BB_SVD_MEM3_162_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_162_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_162_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_162_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_162_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_162_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_162_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_162_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_162_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_162_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_162_ADDRESS                                      0x12288
#define PHY_BB_SVD_MEM3_162_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_162_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_162_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_162_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_162_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_162_RESET                                        0x00000000

// 0x1228c (BB_SVD_MEM3_163)
#define PHY_BB_SVD_MEM3_163_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_163_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_163_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_163_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_163_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_163_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_163_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_163_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_163_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_163_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_163_ADDRESS                                      0x1228c
#define PHY_BB_SVD_MEM3_163_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_163_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_163_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_163_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_163_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_163_RESET                                        0x00000000

// 0x12290 (BB_SVD_MEM3_164)
#define PHY_BB_SVD_MEM3_164_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_164_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_164_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_164_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_164_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_164_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_164_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_164_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_164_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_164_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_164_ADDRESS                                      0x12290
#define PHY_BB_SVD_MEM3_164_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_164_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_164_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_164_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_164_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_164_RESET                                        0x00000000

// 0x12294 (BB_SVD_MEM3_165)
#define PHY_BB_SVD_MEM3_165_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_165_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_165_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_165_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_165_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_165_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_165_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_165_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_165_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_165_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_165_ADDRESS                                      0x12294
#define PHY_BB_SVD_MEM3_165_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_165_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_165_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_165_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_165_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_165_RESET                                        0x00000000

// 0x12298 (BB_SVD_MEM3_166)
#define PHY_BB_SVD_MEM3_166_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_166_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_166_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_166_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_166_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_166_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_166_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_166_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_166_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_166_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_166_ADDRESS                                      0x12298
#define PHY_BB_SVD_MEM3_166_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_166_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_166_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_166_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_166_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_166_RESET                                        0x00000000

// 0x1229c (BB_SVD_MEM3_167)
#define PHY_BB_SVD_MEM3_167_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_167_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_167_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_167_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_167_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_167_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_167_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_167_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_167_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_167_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_167_ADDRESS                                      0x1229c
#define PHY_BB_SVD_MEM3_167_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_167_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_167_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_167_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_167_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_167_RESET                                        0x00000000

// 0x122a0 (BB_SVD_MEM3_168)
#define PHY_BB_SVD_MEM3_168_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_168_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_168_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_168_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_168_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_168_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_168_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_168_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_168_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_168_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_168_ADDRESS                                      0x122a0
#define PHY_BB_SVD_MEM3_168_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_168_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_168_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_168_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_168_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_168_RESET                                        0x00000000

// 0x122a4 (BB_SVD_MEM3_169)
#define PHY_BB_SVD_MEM3_169_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_169_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_169_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_169_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_169_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_169_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_169_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_169_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_169_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_169_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_169_ADDRESS                                      0x122a4
#define PHY_BB_SVD_MEM3_169_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_169_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_169_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_169_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_169_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_169_RESET                                        0x00000000

// 0x122a8 (BB_SVD_MEM3_170)
#define PHY_BB_SVD_MEM3_170_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_170_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_170_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_170_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_170_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_170_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_170_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_170_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_170_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_170_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_170_ADDRESS                                      0x122a8
#define PHY_BB_SVD_MEM3_170_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_170_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_170_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_170_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_170_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_170_RESET                                        0x00000000

// 0x122ac (BB_SVD_MEM3_171)
#define PHY_BB_SVD_MEM3_171_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_171_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_171_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_171_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_171_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_171_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_171_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_171_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_171_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_171_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_171_ADDRESS                                      0x122ac
#define PHY_BB_SVD_MEM3_171_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_171_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_171_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_171_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_171_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_171_RESET                                        0x00000000

// 0x122b0 (BB_SVD_MEM3_172)
#define PHY_BB_SVD_MEM3_172_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_172_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_172_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_172_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_172_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_172_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_172_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_172_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_172_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_172_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_172_ADDRESS                                      0x122b0
#define PHY_BB_SVD_MEM3_172_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_172_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_172_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_172_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_172_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_172_RESET                                        0x00000000

// 0x122b4 (BB_SVD_MEM3_173)
#define PHY_BB_SVD_MEM3_173_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_173_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_173_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_173_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_173_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_173_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_173_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_173_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_173_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_173_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_173_ADDRESS                                      0x122b4
#define PHY_BB_SVD_MEM3_173_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_173_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_173_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_173_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_173_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_173_RESET                                        0x00000000

// 0x122b8 (BB_SVD_MEM3_174)
#define PHY_BB_SVD_MEM3_174_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_174_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_174_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_174_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_174_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_174_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_174_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_174_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_174_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_174_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_174_ADDRESS                                      0x122b8
#define PHY_BB_SVD_MEM3_174_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_174_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_174_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_174_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_174_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_174_RESET                                        0x00000000

// 0x122bc (BB_SVD_MEM3_175)
#define PHY_BB_SVD_MEM3_175_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_175_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_175_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_175_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_175_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_175_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_175_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_175_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_175_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_175_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_175_ADDRESS                                      0x122bc
#define PHY_BB_SVD_MEM3_175_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_175_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_175_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_175_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_175_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_175_RESET                                        0x00000000

// 0x122c0 (BB_SVD_MEM3_176)
#define PHY_BB_SVD_MEM3_176_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_176_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_176_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_176_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_176_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_176_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_176_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_176_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_176_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_176_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_176_ADDRESS                                      0x122c0
#define PHY_BB_SVD_MEM3_176_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_176_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_176_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_176_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_176_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_176_RESET                                        0x00000000

// 0x122c4 (BB_SVD_MEM3_177)
#define PHY_BB_SVD_MEM3_177_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_177_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_177_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_177_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_177_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_177_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_177_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_177_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_177_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_177_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_177_ADDRESS                                      0x122c4
#define PHY_BB_SVD_MEM3_177_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_177_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_177_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_177_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_177_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_177_RESET                                        0x00000000

// 0x122c8 (BB_SVD_MEM3_178)
#define PHY_BB_SVD_MEM3_178_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_178_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_178_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_178_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_178_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_178_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_178_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_178_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_178_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_178_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_178_ADDRESS                                      0x122c8
#define PHY_BB_SVD_MEM3_178_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_178_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_178_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_178_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_178_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_178_RESET                                        0x00000000

// 0x122cc (BB_SVD_MEM3_179)
#define PHY_BB_SVD_MEM3_179_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_179_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_179_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_179_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_179_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_179_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_179_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_179_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_179_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_179_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_179_ADDRESS                                      0x122cc
#define PHY_BB_SVD_MEM3_179_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_179_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_179_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_179_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_179_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_179_RESET                                        0x00000000

// 0x122d0 (BB_SVD_MEM3_180)
#define PHY_BB_SVD_MEM3_180_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_180_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_180_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_180_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_180_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_180_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_180_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_180_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_180_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_180_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_180_ADDRESS                                      0x122d0
#define PHY_BB_SVD_MEM3_180_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_180_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_180_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_180_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_180_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_180_RESET                                        0x00000000

// 0x122d4 (BB_SVD_MEM3_181)
#define PHY_BB_SVD_MEM3_181_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_181_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_181_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_181_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_181_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_181_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_181_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_181_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_181_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_181_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_181_ADDRESS                                      0x122d4
#define PHY_BB_SVD_MEM3_181_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_181_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_181_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_181_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_181_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_181_RESET                                        0x00000000

// 0x122d8 (BB_SVD_MEM3_182)
#define PHY_BB_SVD_MEM3_182_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_182_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_182_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_182_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_182_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_182_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_182_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_182_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_182_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_182_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_182_ADDRESS                                      0x122d8
#define PHY_BB_SVD_MEM3_182_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_182_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_182_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_182_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_182_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_182_RESET                                        0x00000000

// 0x122dc (BB_SVD_MEM3_183)
#define PHY_BB_SVD_MEM3_183_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_183_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_183_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_183_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_183_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_183_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_183_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_183_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_183_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_183_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_183_ADDRESS                                      0x122dc
#define PHY_BB_SVD_MEM3_183_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_183_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_183_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_183_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_183_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_183_RESET                                        0x00000000

// 0x122e0 (BB_SVD_MEM3_184)
#define PHY_BB_SVD_MEM3_184_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_184_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_184_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_184_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_184_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_184_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_184_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_184_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_184_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_184_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_184_ADDRESS                                      0x122e0
#define PHY_BB_SVD_MEM3_184_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_184_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_184_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_184_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_184_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_184_RESET                                        0x00000000

// 0x122e4 (BB_SVD_MEM3_185)
#define PHY_BB_SVD_MEM3_185_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_185_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_185_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_185_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_185_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_185_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_185_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_185_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_185_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_185_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_185_ADDRESS                                      0x122e4
#define PHY_BB_SVD_MEM3_185_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_185_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_185_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_185_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_185_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_185_RESET                                        0x00000000

// 0x122e8 (BB_SVD_MEM3_186)
#define PHY_BB_SVD_MEM3_186_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_186_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_186_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_186_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_186_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_186_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_186_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_186_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_186_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_186_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_186_ADDRESS                                      0x122e8
#define PHY_BB_SVD_MEM3_186_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_186_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_186_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_186_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_186_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_186_RESET                                        0x00000000

// 0x122ec (BB_SVD_MEM3_187)
#define PHY_BB_SVD_MEM3_187_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_187_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_187_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_187_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_187_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_187_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_187_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_187_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_187_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_187_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_187_ADDRESS                                      0x122ec
#define PHY_BB_SVD_MEM3_187_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_187_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_187_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_187_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_187_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_187_RESET                                        0x00000000

// 0x122f0 (BB_SVD_MEM3_188)
#define PHY_BB_SVD_MEM3_188_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_188_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_188_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_188_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_188_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_188_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_188_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_188_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_188_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_188_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_188_ADDRESS                                      0x122f0
#define PHY_BB_SVD_MEM3_188_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_188_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_188_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_188_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_188_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_188_RESET                                        0x00000000

// 0x122f4 (BB_SVD_MEM3_189)
#define PHY_BB_SVD_MEM3_189_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_189_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_189_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_189_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_189_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_189_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_189_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_189_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_189_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_189_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_189_ADDRESS                                      0x122f4
#define PHY_BB_SVD_MEM3_189_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_189_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_189_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_189_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_189_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_189_RESET                                        0x00000000

// 0x122f8 (BB_SVD_MEM3_190)
#define PHY_BB_SVD_MEM3_190_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_190_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_190_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_190_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_190_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_190_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_190_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_190_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_190_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_190_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_190_ADDRESS                                      0x122f8
#define PHY_BB_SVD_MEM3_190_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_190_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_190_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_190_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_190_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_190_RESET                                        0x00000000

// 0x122fc (BB_SVD_MEM3_191)
#define PHY_BB_SVD_MEM3_191_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_191_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_191_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_191_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_191_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_191_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_191_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_191_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_191_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_191_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_191_ADDRESS                                      0x122fc
#define PHY_BB_SVD_MEM3_191_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_191_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_191_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_191_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_191_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_191_RESET                                        0x00000000

// 0x12300 (BB_SVD_MEM3_192)
#define PHY_BB_SVD_MEM3_192_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_192_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_192_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_192_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_192_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_192_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_192_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_192_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_192_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_192_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_192_ADDRESS                                      0x12300
#define PHY_BB_SVD_MEM3_192_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_192_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_192_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_192_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_192_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_192_RESET                                        0x00000000

// 0x12304 (BB_SVD_MEM3_193)
#define PHY_BB_SVD_MEM3_193_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_193_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_193_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_193_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_193_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_193_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_193_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_193_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_193_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_193_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_193_ADDRESS                                      0x12304
#define PHY_BB_SVD_MEM3_193_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_193_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_193_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_193_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_193_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_193_RESET                                        0x00000000

// 0x12308 (BB_SVD_MEM3_194)
#define PHY_BB_SVD_MEM3_194_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_194_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_194_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_194_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_194_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_194_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_194_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_194_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_194_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_194_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_194_ADDRESS                                      0x12308
#define PHY_BB_SVD_MEM3_194_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_194_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_194_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_194_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_194_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_194_RESET                                        0x00000000

// 0x1230c (BB_SVD_MEM3_195)
#define PHY_BB_SVD_MEM3_195_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_195_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_195_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_195_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_195_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_195_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_195_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_195_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_195_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_195_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_195_ADDRESS                                      0x1230c
#define PHY_BB_SVD_MEM3_195_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_195_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_195_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_195_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_195_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_195_RESET                                        0x00000000

// 0x12310 (BB_SVD_MEM3_196)
#define PHY_BB_SVD_MEM3_196_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_196_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_196_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_196_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_196_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_196_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_196_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_196_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_196_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_196_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_196_ADDRESS                                      0x12310
#define PHY_BB_SVD_MEM3_196_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_196_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_196_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_196_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_196_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_196_RESET                                        0x00000000

// 0x12314 (BB_SVD_MEM3_197)
#define PHY_BB_SVD_MEM3_197_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_197_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_197_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_197_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_197_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_197_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_197_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_197_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_197_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_197_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_197_ADDRESS                                      0x12314
#define PHY_BB_SVD_MEM3_197_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_197_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_197_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_197_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_197_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_197_RESET                                        0x00000000

// 0x12318 (BB_SVD_MEM3_198)
#define PHY_BB_SVD_MEM3_198_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_198_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_198_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_198_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_198_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_198_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_198_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_198_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_198_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_198_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_198_ADDRESS                                      0x12318
#define PHY_BB_SVD_MEM3_198_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_198_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_198_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_198_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_198_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_198_RESET                                        0x00000000

// 0x1231c (BB_SVD_MEM3_199)
#define PHY_BB_SVD_MEM3_199_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_199_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_199_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_199_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_199_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_199_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_199_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_199_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_199_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_199_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_199_ADDRESS                                      0x1231c
#define PHY_BB_SVD_MEM3_199_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_199_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_199_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_199_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_199_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_199_RESET                                        0x00000000

// 0x12320 (BB_SVD_MEM3_200)
#define PHY_BB_SVD_MEM3_200_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_200_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_200_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_200_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_200_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_200_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_200_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_200_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_200_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_200_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_200_ADDRESS                                      0x12320
#define PHY_BB_SVD_MEM3_200_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_200_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_200_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_200_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_200_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_200_RESET                                        0x00000000

// 0x12324 (BB_SVD_MEM3_201)
#define PHY_BB_SVD_MEM3_201_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_201_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_201_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_201_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_201_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_201_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_201_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_201_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_201_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_201_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_201_ADDRESS                                      0x12324
#define PHY_BB_SVD_MEM3_201_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_201_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_201_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_201_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_201_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_201_RESET                                        0x00000000

// 0x12328 (BB_SVD_MEM3_202)
#define PHY_BB_SVD_MEM3_202_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_202_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_202_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_202_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_202_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_202_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_202_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_202_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_202_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_202_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_202_ADDRESS                                      0x12328
#define PHY_BB_SVD_MEM3_202_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_202_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_202_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_202_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_202_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_202_RESET                                        0x00000000

// 0x1232c (BB_SVD_MEM3_203)
#define PHY_BB_SVD_MEM3_203_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_203_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_203_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_203_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_203_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_203_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_203_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_203_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_203_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_203_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_203_ADDRESS                                      0x1232c
#define PHY_BB_SVD_MEM3_203_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_203_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_203_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_203_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_203_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_203_RESET                                        0x00000000

// 0x12330 (BB_SVD_MEM3_204)
#define PHY_BB_SVD_MEM3_204_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_204_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_204_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_204_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_204_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_204_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_204_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_204_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_204_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_204_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_204_ADDRESS                                      0x12330
#define PHY_BB_SVD_MEM3_204_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_204_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_204_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_204_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_204_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_204_RESET                                        0x00000000

// 0x12334 (BB_SVD_MEM3_205)
#define PHY_BB_SVD_MEM3_205_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_205_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_205_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_205_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_205_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_205_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_205_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_205_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_205_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_205_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_205_ADDRESS                                      0x12334
#define PHY_BB_SVD_MEM3_205_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_205_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_205_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_205_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_205_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_205_RESET                                        0x00000000

// 0x12338 (BB_SVD_MEM3_206)
#define PHY_BB_SVD_MEM3_206_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_206_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_206_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_206_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_206_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_206_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_206_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_206_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_206_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_206_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_206_ADDRESS                                      0x12338
#define PHY_BB_SVD_MEM3_206_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_206_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_206_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_206_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_206_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_206_RESET                                        0x00000000

// 0x1233c (BB_SVD_MEM3_207)
#define PHY_BB_SVD_MEM3_207_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_207_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_207_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_207_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_207_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_207_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_207_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_207_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_207_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_207_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_207_ADDRESS                                      0x1233c
#define PHY_BB_SVD_MEM3_207_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_207_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_207_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_207_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_207_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_207_RESET                                        0x00000000

// 0x12340 (BB_SVD_MEM3_208)
#define PHY_BB_SVD_MEM3_208_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_208_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_208_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_208_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_208_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_208_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_208_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_208_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_208_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_208_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_208_ADDRESS                                      0x12340
#define PHY_BB_SVD_MEM3_208_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_208_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_208_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_208_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_208_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_208_RESET                                        0x00000000

// 0x12344 (BB_SVD_MEM3_209)
#define PHY_BB_SVD_MEM3_209_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_209_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_209_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_209_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_209_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_209_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_209_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_209_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_209_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_209_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_209_ADDRESS                                      0x12344
#define PHY_BB_SVD_MEM3_209_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_209_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_209_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_209_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_209_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_209_RESET                                        0x00000000

// 0x12348 (BB_SVD_MEM3_210)
#define PHY_BB_SVD_MEM3_210_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_210_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_210_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_210_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_210_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_210_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_210_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_210_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_210_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_210_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_210_ADDRESS                                      0x12348
#define PHY_BB_SVD_MEM3_210_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_210_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_210_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_210_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_210_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_210_RESET                                        0x00000000

// 0x1234c (BB_SVD_MEM3_211)
#define PHY_BB_SVD_MEM3_211_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_211_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_211_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_211_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_211_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_211_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_211_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_211_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_211_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_211_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_211_ADDRESS                                      0x1234c
#define PHY_BB_SVD_MEM3_211_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_211_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_211_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_211_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_211_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_211_RESET                                        0x00000000

// 0x12350 (BB_SVD_MEM3_212)
#define PHY_BB_SVD_MEM3_212_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_212_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_212_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_212_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_212_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_212_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_212_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_212_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_212_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_212_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_212_ADDRESS                                      0x12350
#define PHY_BB_SVD_MEM3_212_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_212_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_212_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_212_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_212_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_212_RESET                                        0x00000000

// 0x12354 (BB_SVD_MEM3_213)
#define PHY_BB_SVD_MEM3_213_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_213_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_213_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_213_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_213_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_213_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_213_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_213_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_213_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_213_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_213_ADDRESS                                      0x12354
#define PHY_BB_SVD_MEM3_213_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_213_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_213_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_213_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_213_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_213_RESET                                        0x00000000

// 0x12358 (BB_SVD_MEM3_214)
#define PHY_BB_SVD_MEM3_214_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_214_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_214_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_214_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_214_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_214_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_214_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_214_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_214_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_214_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_214_ADDRESS                                      0x12358
#define PHY_BB_SVD_MEM3_214_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_214_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_214_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_214_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_214_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_214_RESET                                        0x00000000

// 0x1235c (BB_SVD_MEM3_215)
#define PHY_BB_SVD_MEM3_215_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_215_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_215_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_215_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_215_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_215_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_215_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_215_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_215_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_215_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_215_ADDRESS                                      0x1235c
#define PHY_BB_SVD_MEM3_215_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_215_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_215_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_215_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_215_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_215_RESET                                        0x00000000

// 0x12360 (BB_SVD_MEM3_216)
#define PHY_BB_SVD_MEM3_216_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_216_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_216_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_216_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_216_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_216_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_216_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_216_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_216_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_216_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_216_ADDRESS                                      0x12360
#define PHY_BB_SVD_MEM3_216_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_216_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_216_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_216_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_216_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_216_RESET                                        0x00000000

// 0x12364 (BB_SVD_MEM3_217)
#define PHY_BB_SVD_MEM3_217_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_217_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_217_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_217_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_217_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_217_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_217_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_217_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_217_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_217_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_217_ADDRESS                                      0x12364
#define PHY_BB_SVD_MEM3_217_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_217_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_217_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_217_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_217_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_217_RESET                                        0x00000000

// 0x12368 (BB_SVD_MEM3_218)
#define PHY_BB_SVD_MEM3_218_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_218_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_218_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_218_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_218_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_218_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_218_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_218_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_218_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_218_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_218_ADDRESS                                      0x12368
#define PHY_BB_SVD_MEM3_218_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_218_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_218_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_218_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_218_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_218_RESET                                        0x00000000

// 0x1236c (BB_SVD_MEM3_219)
#define PHY_BB_SVD_MEM3_219_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_219_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_219_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_219_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_219_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_219_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_219_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_219_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_219_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_219_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_219_ADDRESS                                      0x1236c
#define PHY_BB_SVD_MEM3_219_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_219_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_219_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_219_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_219_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_219_RESET                                        0x00000000

// 0x12370 (BB_SVD_MEM3_220)
#define PHY_BB_SVD_MEM3_220_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_220_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_220_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_220_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_220_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_220_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_220_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_220_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_220_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_220_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_220_ADDRESS                                      0x12370
#define PHY_BB_SVD_MEM3_220_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_220_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_220_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_220_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_220_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_220_RESET                                        0x00000000

// 0x12374 (BB_SVD_MEM3_221)
#define PHY_BB_SVD_MEM3_221_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_221_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_221_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_221_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_221_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_221_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_221_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_221_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_221_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_221_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_221_ADDRESS                                      0x12374
#define PHY_BB_SVD_MEM3_221_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_221_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_221_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_221_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_221_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_221_RESET                                        0x00000000

// 0x12378 (BB_SVD_MEM3_222)
#define PHY_BB_SVD_MEM3_222_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_222_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_222_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_222_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_222_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_222_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_222_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_222_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_222_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_222_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_222_ADDRESS                                      0x12378
#define PHY_BB_SVD_MEM3_222_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_222_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_222_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_222_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_222_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_222_RESET                                        0x00000000

// 0x1237c (BB_SVD_MEM3_223)
#define PHY_BB_SVD_MEM3_223_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_223_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_223_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_223_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_223_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_223_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_223_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_223_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_223_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_223_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_223_ADDRESS                                      0x1237c
#define PHY_BB_SVD_MEM3_223_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_223_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_223_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_223_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_223_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_223_RESET                                        0x00000000

// 0x12380 (BB_SVD_MEM3_224)
#define PHY_BB_SVD_MEM3_224_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_224_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_224_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_224_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_224_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_224_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_224_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_224_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_224_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_224_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_224_ADDRESS                                      0x12380
#define PHY_BB_SVD_MEM3_224_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_224_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_224_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_224_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_224_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_224_RESET                                        0x00000000

// 0x12384 (BB_SVD_MEM3_225)
#define PHY_BB_SVD_MEM3_225_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_225_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_225_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_225_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_225_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_225_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_225_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_225_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_225_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_225_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_225_ADDRESS                                      0x12384
#define PHY_BB_SVD_MEM3_225_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_225_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_225_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_225_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_225_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_225_RESET                                        0x00000000

// 0x12388 (BB_SVD_MEM3_226)
#define PHY_BB_SVD_MEM3_226_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_226_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_226_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_226_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_226_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_226_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_226_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_226_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_226_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_226_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_226_ADDRESS                                      0x12388
#define PHY_BB_SVD_MEM3_226_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_226_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_226_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_226_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_226_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_226_RESET                                        0x00000000

// 0x1238c (BB_SVD_MEM3_227)
#define PHY_BB_SVD_MEM3_227_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_227_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_227_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_227_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_227_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_227_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_227_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_227_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_227_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_227_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_227_ADDRESS                                      0x1238c
#define PHY_BB_SVD_MEM3_227_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_227_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_227_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_227_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_227_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_227_RESET                                        0x00000000

// 0x12390 (BB_SVD_MEM3_228)
#define PHY_BB_SVD_MEM3_228_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_228_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_228_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_228_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_228_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_228_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_228_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_228_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_228_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_228_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_228_ADDRESS                                      0x12390
#define PHY_BB_SVD_MEM3_228_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_228_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_228_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_228_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_228_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_228_RESET                                        0x00000000

// 0x12394 (BB_SVD_MEM3_229)
#define PHY_BB_SVD_MEM3_229_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_229_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_229_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_229_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_229_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_229_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_229_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_229_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_229_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_229_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_229_ADDRESS                                      0x12394
#define PHY_BB_SVD_MEM3_229_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_229_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_229_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_229_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_229_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_229_RESET                                        0x00000000

// 0x12398 (BB_SVD_MEM3_230)
#define PHY_BB_SVD_MEM3_230_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_230_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_230_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_230_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_230_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_230_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_230_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_230_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_230_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_230_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_230_ADDRESS                                      0x12398
#define PHY_BB_SVD_MEM3_230_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_230_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_230_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_230_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_230_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_230_RESET                                        0x00000000

// 0x1239c (BB_SVD_MEM3_231)
#define PHY_BB_SVD_MEM3_231_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_231_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_231_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_231_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_231_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_231_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_231_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_231_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_231_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_231_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_231_ADDRESS                                      0x1239c
#define PHY_BB_SVD_MEM3_231_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_231_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_231_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_231_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_231_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_231_RESET                                        0x00000000

// 0x123a0 (BB_SVD_MEM3_232)
#define PHY_BB_SVD_MEM3_232_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_232_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_232_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_232_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_232_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_232_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_232_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_232_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_232_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_232_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_232_ADDRESS                                      0x123a0
#define PHY_BB_SVD_MEM3_232_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_232_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_232_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_232_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_232_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_232_RESET                                        0x00000000

// 0x123a4 (BB_SVD_MEM3_233)
#define PHY_BB_SVD_MEM3_233_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_233_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_233_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_233_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_233_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_233_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_233_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_233_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_233_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_233_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_233_ADDRESS                                      0x123a4
#define PHY_BB_SVD_MEM3_233_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_233_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_233_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_233_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_233_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_233_RESET                                        0x00000000

// 0x123a8 (BB_SVD_MEM3_234)
#define PHY_BB_SVD_MEM3_234_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_234_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_234_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_234_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_234_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_234_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_234_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_234_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_234_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_234_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_234_ADDRESS                                      0x123a8
#define PHY_BB_SVD_MEM3_234_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_234_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_234_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_234_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_234_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_234_RESET                                        0x00000000

// 0x123ac (BB_SVD_MEM3_235)
#define PHY_BB_SVD_MEM3_235_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_235_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_235_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_235_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_235_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_235_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_235_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_235_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_235_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_235_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_235_ADDRESS                                      0x123ac
#define PHY_BB_SVD_MEM3_235_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_235_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_235_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_235_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_235_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_235_RESET                                        0x00000000

// 0x123b0 (BB_SVD_MEM3_236)
#define PHY_BB_SVD_MEM3_236_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_236_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_236_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_236_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_236_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_236_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_236_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_236_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_236_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_236_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_236_ADDRESS                                      0x123b0
#define PHY_BB_SVD_MEM3_236_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_236_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_236_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_236_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_236_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_236_RESET                                        0x00000000

// 0x123b4 (BB_SVD_MEM3_237)
#define PHY_BB_SVD_MEM3_237_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_237_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_237_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_237_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_237_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_237_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_237_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_237_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_237_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_237_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_237_ADDRESS                                      0x123b4
#define PHY_BB_SVD_MEM3_237_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_237_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_237_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_237_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_237_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_237_RESET                                        0x00000000

// 0x123b8 (BB_SVD_MEM3_238)
#define PHY_BB_SVD_MEM3_238_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_238_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_238_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_238_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_238_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_238_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_238_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_238_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_238_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_238_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_238_ADDRESS                                      0x123b8
#define PHY_BB_SVD_MEM3_238_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_238_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_238_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_238_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_238_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_238_RESET                                        0x00000000

// 0x123bc (BB_SVD_MEM3_239)
#define PHY_BB_SVD_MEM3_239_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_239_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_239_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_239_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_239_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_239_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_239_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_239_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_239_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_239_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_239_ADDRESS                                      0x123bc
#define PHY_BB_SVD_MEM3_239_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_239_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_239_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_239_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_239_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_239_RESET                                        0x00000000

// 0x123c0 (BB_SVD_MEM3_240)
#define PHY_BB_SVD_MEM3_240_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_240_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_240_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_240_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_240_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_240_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_240_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_240_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_240_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_240_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_240_ADDRESS                                      0x123c0
#define PHY_BB_SVD_MEM3_240_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_240_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_240_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_240_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_240_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_240_RESET                                        0x00000000

// 0x123c4 (BB_SVD_MEM3_241)
#define PHY_BB_SVD_MEM3_241_SVD_MEM3_MSB                                 31
#define PHY_BB_SVD_MEM3_241_SVD_MEM3_LSB                                 0
#define PHY_BB_SVD_MEM3_241_SVD_MEM3_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_241_SVD_MEM3_GET(x)                              (((x) & PHY_BB_SVD_MEM3_241_SVD_MEM3_MASK) >> PHY_BB_SVD_MEM3_241_SVD_MEM3_LSB)
#define PHY_BB_SVD_MEM3_241_SVD_MEM3_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM3_241_SVD_MEM3_LSB) & PHY_BB_SVD_MEM3_241_SVD_MEM3_MASK)
#define PHY_BB_SVD_MEM3_241_SVD_MEM3_RESET                               0
#define PHY_BB_SVD_MEM3_241_ADDRESS                                      0x123c4
#define PHY_BB_SVD_MEM3_241_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_241_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_241_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM3_241_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM3_241_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM3_241_RESET                                        0x00000000

// 0x12400 (BB_SVD_MEM4_0)
#define PHY_BB_SVD_MEM4_0_SVD_MEM4_MSB                                   31
#define PHY_BB_SVD_MEM4_0_SVD_MEM4_LSB                                   0
#define PHY_BB_SVD_MEM4_0_SVD_MEM4_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_0_SVD_MEM4_GET(x)                                (((x) & PHY_BB_SVD_MEM4_0_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_0_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_0_SVD_MEM4_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM4_0_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_0_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_0_SVD_MEM4_RESET                                 0
#define PHY_BB_SVD_MEM4_0_ADDRESS                                        0x12400
#define PHY_BB_SVD_MEM4_ADDRESS                                          PHY_BB_SVD_MEM4_0_ADDRESS
#define PHY_BB_SVD_MEM4_0_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_0_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_0_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_0_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM4_0_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_0_RESET                                          0x00000000

// 0x12404 (BB_SVD_MEM4_1)
#define PHY_BB_SVD_MEM4_1_SVD_MEM4_MSB                                   31
#define PHY_BB_SVD_MEM4_1_SVD_MEM4_LSB                                   0
#define PHY_BB_SVD_MEM4_1_SVD_MEM4_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_1_SVD_MEM4_GET(x)                                (((x) & PHY_BB_SVD_MEM4_1_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_1_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_1_SVD_MEM4_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM4_1_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_1_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_1_SVD_MEM4_RESET                                 0
#define PHY_BB_SVD_MEM4_1_ADDRESS                                        0x12404
#define PHY_BB_SVD_MEM4_1_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_1_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_1_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_1_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM4_1_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_1_RESET                                          0x00000000

// 0x12408 (BB_SVD_MEM4_2)
#define PHY_BB_SVD_MEM4_2_SVD_MEM4_MSB                                   31
#define PHY_BB_SVD_MEM4_2_SVD_MEM4_LSB                                   0
#define PHY_BB_SVD_MEM4_2_SVD_MEM4_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_2_SVD_MEM4_GET(x)                                (((x) & PHY_BB_SVD_MEM4_2_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_2_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_2_SVD_MEM4_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM4_2_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_2_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_2_SVD_MEM4_RESET                                 0
#define PHY_BB_SVD_MEM4_2_ADDRESS                                        0x12408
#define PHY_BB_SVD_MEM4_2_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_2_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_2_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_2_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM4_2_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_2_RESET                                          0x00000000

// 0x1240c (BB_SVD_MEM4_3)
#define PHY_BB_SVD_MEM4_3_SVD_MEM4_MSB                                   31
#define PHY_BB_SVD_MEM4_3_SVD_MEM4_LSB                                   0
#define PHY_BB_SVD_MEM4_3_SVD_MEM4_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_3_SVD_MEM4_GET(x)                                (((x) & PHY_BB_SVD_MEM4_3_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_3_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_3_SVD_MEM4_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM4_3_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_3_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_3_SVD_MEM4_RESET                                 0
#define PHY_BB_SVD_MEM4_3_ADDRESS                                        0x1240c
#define PHY_BB_SVD_MEM4_3_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_3_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_3_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_3_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM4_3_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_3_RESET                                          0x00000000

// 0x12410 (BB_SVD_MEM4_4)
#define PHY_BB_SVD_MEM4_4_SVD_MEM4_MSB                                   31
#define PHY_BB_SVD_MEM4_4_SVD_MEM4_LSB                                   0
#define PHY_BB_SVD_MEM4_4_SVD_MEM4_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_4_SVD_MEM4_GET(x)                                (((x) & PHY_BB_SVD_MEM4_4_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_4_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_4_SVD_MEM4_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM4_4_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_4_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_4_SVD_MEM4_RESET                                 0
#define PHY_BB_SVD_MEM4_4_ADDRESS                                        0x12410
#define PHY_BB_SVD_MEM4_4_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_4_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_4_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_4_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM4_4_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_4_RESET                                          0x00000000

// 0x12414 (BB_SVD_MEM4_5)
#define PHY_BB_SVD_MEM4_5_SVD_MEM4_MSB                                   31
#define PHY_BB_SVD_MEM4_5_SVD_MEM4_LSB                                   0
#define PHY_BB_SVD_MEM4_5_SVD_MEM4_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_5_SVD_MEM4_GET(x)                                (((x) & PHY_BB_SVD_MEM4_5_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_5_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_5_SVD_MEM4_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM4_5_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_5_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_5_SVD_MEM4_RESET                                 0
#define PHY_BB_SVD_MEM4_5_ADDRESS                                        0x12414
#define PHY_BB_SVD_MEM4_5_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_5_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_5_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_5_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM4_5_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_5_RESET                                          0x00000000

// 0x12418 (BB_SVD_MEM4_6)
#define PHY_BB_SVD_MEM4_6_SVD_MEM4_MSB                                   31
#define PHY_BB_SVD_MEM4_6_SVD_MEM4_LSB                                   0
#define PHY_BB_SVD_MEM4_6_SVD_MEM4_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_6_SVD_MEM4_GET(x)                                (((x) & PHY_BB_SVD_MEM4_6_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_6_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_6_SVD_MEM4_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM4_6_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_6_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_6_SVD_MEM4_RESET                                 0
#define PHY_BB_SVD_MEM4_6_ADDRESS                                        0x12418
#define PHY_BB_SVD_MEM4_6_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_6_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_6_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_6_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM4_6_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_6_RESET                                          0x00000000

// 0x1241c (BB_SVD_MEM4_7)
#define PHY_BB_SVD_MEM4_7_SVD_MEM4_MSB                                   31
#define PHY_BB_SVD_MEM4_7_SVD_MEM4_LSB                                   0
#define PHY_BB_SVD_MEM4_7_SVD_MEM4_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_7_SVD_MEM4_GET(x)                                (((x) & PHY_BB_SVD_MEM4_7_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_7_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_7_SVD_MEM4_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM4_7_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_7_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_7_SVD_MEM4_RESET                                 0
#define PHY_BB_SVD_MEM4_7_ADDRESS                                        0x1241c
#define PHY_BB_SVD_MEM4_7_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_7_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_7_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_7_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM4_7_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_7_RESET                                          0x00000000

// 0x12420 (BB_SVD_MEM4_8)
#define PHY_BB_SVD_MEM4_8_SVD_MEM4_MSB                                   31
#define PHY_BB_SVD_MEM4_8_SVD_MEM4_LSB                                   0
#define PHY_BB_SVD_MEM4_8_SVD_MEM4_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_8_SVD_MEM4_GET(x)                                (((x) & PHY_BB_SVD_MEM4_8_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_8_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_8_SVD_MEM4_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM4_8_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_8_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_8_SVD_MEM4_RESET                                 0
#define PHY_BB_SVD_MEM4_8_ADDRESS                                        0x12420
#define PHY_BB_SVD_MEM4_8_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_8_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_8_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_8_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM4_8_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_8_RESET                                          0x00000000

// 0x12424 (BB_SVD_MEM4_9)
#define PHY_BB_SVD_MEM4_9_SVD_MEM4_MSB                                   31
#define PHY_BB_SVD_MEM4_9_SVD_MEM4_LSB                                   0
#define PHY_BB_SVD_MEM4_9_SVD_MEM4_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_9_SVD_MEM4_GET(x)                                (((x) & PHY_BB_SVD_MEM4_9_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_9_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_9_SVD_MEM4_SET(x)                                (((0 | (x)) << PHY_BB_SVD_MEM4_9_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_9_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_9_SVD_MEM4_RESET                                 0
#define PHY_BB_SVD_MEM4_9_ADDRESS                                        0x12424
#define PHY_BB_SVD_MEM4_9_HW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_9_SW_MASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_9_HW_WRITE_MASK                                  0xffffffff
#define PHY_BB_SVD_MEM4_9_SW_WRITE_MASK                                  0x00000000
#define PHY_BB_SVD_MEM4_9_RSTMASK                                        0xffffffff
#define PHY_BB_SVD_MEM4_9_RESET                                          0x00000000

// 0x12428 (BB_SVD_MEM4_10)
#define PHY_BB_SVD_MEM4_10_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_10_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_10_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_10_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_10_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_10_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_10_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_10_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_10_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_10_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_10_ADDRESS                                       0x12428
#define PHY_BB_SVD_MEM4_10_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_10_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_10_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_10_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_10_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_10_RESET                                         0x00000000

// 0x1242c (BB_SVD_MEM4_11)
#define PHY_BB_SVD_MEM4_11_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_11_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_11_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_11_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_11_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_11_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_11_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_11_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_11_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_11_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_11_ADDRESS                                       0x1242c
#define PHY_BB_SVD_MEM4_11_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_11_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_11_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_11_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_11_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_11_RESET                                         0x00000000

// 0x12430 (BB_SVD_MEM4_12)
#define PHY_BB_SVD_MEM4_12_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_12_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_12_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_12_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_12_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_12_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_12_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_12_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_12_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_12_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_12_ADDRESS                                       0x12430
#define PHY_BB_SVD_MEM4_12_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_12_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_12_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_12_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_12_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_12_RESET                                         0x00000000

// 0x12434 (BB_SVD_MEM4_13)
#define PHY_BB_SVD_MEM4_13_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_13_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_13_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_13_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_13_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_13_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_13_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_13_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_13_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_13_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_13_ADDRESS                                       0x12434
#define PHY_BB_SVD_MEM4_13_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_13_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_13_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_13_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_13_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_13_RESET                                         0x00000000

// 0x12438 (BB_SVD_MEM4_14)
#define PHY_BB_SVD_MEM4_14_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_14_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_14_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_14_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_14_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_14_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_14_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_14_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_14_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_14_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_14_ADDRESS                                       0x12438
#define PHY_BB_SVD_MEM4_14_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_14_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_14_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_14_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_14_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_14_RESET                                         0x00000000

// 0x1243c (BB_SVD_MEM4_15)
#define PHY_BB_SVD_MEM4_15_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_15_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_15_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_15_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_15_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_15_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_15_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_15_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_15_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_15_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_15_ADDRESS                                       0x1243c
#define PHY_BB_SVD_MEM4_15_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_15_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_15_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_15_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_15_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_15_RESET                                         0x00000000

// 0x12440 (BB_SVD_MEM4_16)
#define PHY_BB_SVD_MEM4_16_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_16_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_16_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_16_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_16_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_16_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_16_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_16_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_16_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_16_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_16_ADDRESS                                       0x12440
#define PHY_BB_SVD_MEM4_16_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_16_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_16_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_16_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_16_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_16_RESET                                         0x00000000

// 0x12444 (BB_SVD_MEM4_17)
#define PHY_BB_SVD_MEM4_17_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_17_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_17_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_17_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_17_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_17_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_17_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_17_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_17_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_17_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_17_ADDRESS                                       0x12444
#define PHY_BB_SVD_MEM4_17_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_17_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_17_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_17_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_17_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_17_RESET                                         0x00000000

// 0x12448 (BB_SVD_MEM4_18)
#define PHY_BB_SVD_MEM4_18_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_18_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_18_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_18_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_18_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_18_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_18_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_18_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_18_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_18_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_18_ADDRESS                                       0x12448
#define PHY_BB_SVD_MEM4_18_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_18_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_18_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_18_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_18_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_18_RESET                                         0x00000000

// 0x1244c (BB_SVD_MEM4_19)
#define PHY_BB_SVD_MEM4_19_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_19_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_19_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_19_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_19_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_19_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_19_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_19_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_19_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_19_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_19_ADDRESS                                       0x1244c
#define PHY_BB_SVD_MEM4_19_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_19_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_19_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_19_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_19_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_19_RESET                                         0x00000000

// 0x12450 (BB_SVD_MEM4_20)
#define PHY_BB_SVD_MEM4_20_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_20_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_20_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_20_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_20_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_20_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_20_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_20_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_20_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_20_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_20_ADDRESS                                       0x12450
#define PHY_BB_SVD_MEM4_20_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_20_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_20_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_20_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_20_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_20_RESET                                         0x00000000

// 0x12454 (BB_SVD_MEM4_21)
#define PHY_BB_SVD_MEM4_21_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_21_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_21_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_21_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_21_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_21_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_21_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_21_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_21_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_21_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_21_ADDRESS                                       0x12454
#define PHY_BB_SVD_MEM4_21_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_21_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_21_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_21_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_21_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_21_RESET                                         0x00000000

// 0x12458 (BB_SVD_MEM4_22)
#define PHY_BB_SVD_MEM4_22_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_22_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_22_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_22_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_22_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_22_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_22_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_22_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_22_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_22_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_22_ADDRESS                                       0x12458
#define PHY_BB_SVD_MEM4_22_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_22_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_22_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_22_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_22_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_22_RESET                                         0x00000000

// 0x1245c (BB_SVD_MEM4_23)
#define PHY_BB_SVD_MEM4_23_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_23_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_23_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_23_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_23_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_23_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_23_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_23_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_23_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_23_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_23_ADDRESS                                       0x1245c
#define PHY_BB_SVD_MEM4_23_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_23_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_23_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_23_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_23_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_23_RESET                                         0x00000000

// 0x12460 (BB_SVD_MEM4_24)
#define PHY_BB_SVD_MEM4_24_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_24_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_24_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_24_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_24_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_24_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_24_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_24_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_24_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_24_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_24_ADDRESS                                       0x12460
#define PHY_BB_SVD_MEM4_24_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_24_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_24_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_24_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_24_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_24_RESET                                         0x00000000

// 0x12464 (BB_SVD_MEM4_25)
#define PHY_BB_SVD_MEM4_25_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_25_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_25_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_25_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_25_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_25_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_25_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_25_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_25_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_25_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_25_ADDRESS                                       0x12464
#define PHY_BB_SVD_MEM4_25_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_25_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_25_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_25_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_25_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_25_RESET                                         0x00000000

// 0x12468 (BB_SVD_MEM4_26)
#define PHY_BB_SVD_MEM4_26_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_26_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_26_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_26_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_26_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_26_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_26_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_26_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_26_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_26_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_26_ADDRESS                                       0x12468
#define PHY_BB_SVD_MEM4_26_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_26_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_26_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_26_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_26_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_26_RESET                                         0x00000000

// 0x1246c (BB_SVD_MEM4_27)
#define PHY_BB_SVD_MEM4_27_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_27_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_27_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_27_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_27_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_27_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_27_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_27_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_27_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_27_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_27_ADDRESS                                       0x1246c
#define PHY_BB_SVD_MEM4_27_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_27_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_27_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_27_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_27_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_27_RESET                                         0x00000000

// 0x12470 (BB_SVD_MEM4_28)
#define PHY_BB_SVD_MEM4_28_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_28_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_28_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_28_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_28_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_28_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_28_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_28_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_28_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_28_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_28_ADDRESS                                       0x12470
#define PHY_BB_SVD_MEM4_28_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_28_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_28_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_28_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_28_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_28_RESET                                         0x00000000

// 0x12474 (BB_SVD_MEM4_29)
#define PHY_BB_SVD_MEM4_29_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_29_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_29_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_29_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_29_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_29_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_29_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_29_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_29_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_29_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_29_ADDRESS                                       0x12474
#define PHY_BB_SVD_MEM4_29_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_29_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_29_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_29_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_29_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_29_RESET                                         0x00000000

// 0x12478 (BB_SVD_MEM4_30)
#define PHY_BB_SVD_MEM4_30_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_30_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_30_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_30_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_30_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_30_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_30_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_30_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_30_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_30_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_30_ADDRESS                                       0x12478
#define PHY_BB_SVD_MEM4_30_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_30_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_30_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_30_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_30_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_30_RESET                                         0x00000000

// 0x1247c (BB_SVD_MEM4_31)
#define PHY_BB_SVD_MEM4_31_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_31_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_31_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_31_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_31_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_31_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_31_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_31_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_31_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_31_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_31_ADDRESS                                       0x1247c
#define PHY_BB_SVD_MEM4_31_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_31_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_31_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_31_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_31_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_31_RESET                                         0x00000000

// 0x12480 (BB_SVD_MEM4_32)
#define PHY_BB_SVD_MEM4_32_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_32_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_32_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_32_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_32_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_32_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_32_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_32_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_32_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_32_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_32_ADDRESS                                       0x12480
#define PHY_BB_SVD_MEM4_32_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_32_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_32_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_32_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_32_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_32_RESET                                         0x00000000

// 0x12484 (BB_SVD_MEM4_33)
#define PHY_BB_SVD_MEM4_33_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_33_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_33_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_33_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_33_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_33_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_33_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_33_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_33_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_33_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_33_ADDRESS                                       0x12484
#define PHY_BB_SVD_MEM4_33_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_33_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_33_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_33_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_33_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_33_RESET                                         0x00000000

// 0x12488 (BB_SVD_MEM4_34)
#define PHY_BB_SVD_MEM4_34_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_34_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_34_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_34_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_34_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_34_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_34_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_34_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_34_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_34_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_34_ADDRESS                                       0x12488
#define PHY_BB_SVD_MEM4_34_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_34_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_34_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_34_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_34_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_34_RESET                                         0x00000000

// 0x1248c (BB_SVD_MEM4_35)
#define PHY_BB_SVD_MEM4_35_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_35_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_35_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_35_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_35_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_35_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_35_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_35_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_35_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_35_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_35_ADDRESS                                       0x1248c
#define PHY_BB_SVD_MEM4_35_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_35_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_35_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_35_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_35_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_35_RESET                                         0x00000000

// 0x12490 (BB_SVD_MEM4_36)
#define PHY_BB_SVD_MEM4_36_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_36_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_36_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_36_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_36_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_36_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_36_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_36_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_36_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_36_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_36_ADDRESS                                       0x12490
#define PHY_BB_SVD_MEM4_36_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_36_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_36_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_36_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_36_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_36_RESET                                         0x00000000

// 0x12494 (BB_SVD_MEM4_37)
#define PHY_BB_SVD_MEM4_37_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_37_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_37_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_37_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_37_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_37_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_37_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_37_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_37_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_37_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_37_ADDRESS                                       0x12494
#define PHY_BB_SVD_MEM4_37_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_37_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_37_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_37_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_37_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_37_RESET                                         0x00000000

// 0x12498 (BB_SVD_MEM4_38)
#define PHY_BB_SVD_MEM4_38_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_38_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_38_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_38_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_38_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_38_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_38_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_38_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_38_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_38_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_38_ADDRESS                                       0x12498
#define PHY_BB_SVD_MEM4_38_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_38_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_38_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_38_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_38_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_38_RESET                                         0x00000000

// 0x1249c (BB_SVD_MEM4_39)
#define PHY_BB_SVD_MEM4_39_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_39_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_39_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_39_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_39_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_39_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_39_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_39_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_39_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_39_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_39_ADDRESS                                       0x1249c
#define PHY_BB_SVD_MEM4_39_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_39_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_39_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_39_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_39_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_39_RESET                                         0x00000000

// 0x124a0 (BB_SVD_MEM4_40)
#define PHY_BB_SVD_MEM4_40_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_40_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_40_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_40_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_40_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_40_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_40_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_40_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_40_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_40_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_40_ADDRESS                                       0x124a0
#define PHY_BB_SVD_MEM4_40_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_40_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_40_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_40_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_40_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_40_RESET                                         0x00000000

// 0x124a4 (BB_SVD_MEM4_41)
#define PHY_BB_SVD_MEM4_41_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_41_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_41_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_41_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_41_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_41_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_41_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_41_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_41_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_41_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_41_ADDRESS                                       0x124a4
#define PHY_BB_SVD_MEM4_41_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_41_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_41_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_41_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_41_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_41_RESET                                         0x00000000

// 0x124a8 (BB_SVD_MEM4_42)
#define PHY_BB_SVD_MEM4_42_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_42_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_42_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_42_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_42_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_42_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_42_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_42_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_42_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_42_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_42_ADDRESS                                       0x124a8
#define PHY_BB_SVD_MEM4_42_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_42_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_42_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_42_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_42_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_42_RESET                                         0x00000000

// 0x124ac (BB_SVD_MEM4_43)
#define PHY_BB_SVD_MEM4_43_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_43_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_43_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_43_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_43_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_43_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_43_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_43_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_43_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_43_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_43_ADDRESS                                       0x124ac
#define PHY_BB_SVD_MEM4_43_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_43_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_43_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_43_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_43_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_43_RESET                                         0x00000000

// 0x124b0 (BB_SVD_MEM4_44)
#define PHY_BB_SVD_MEM4_44_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_44_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_44_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_44_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_44_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_44_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_44_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_44_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_44_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_44_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_44_ADDRESS                                       0x124b0
#define PHY_BB_SVD_MEM4_44_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_44_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_44_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_44_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_44_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_44_RESET                                         0x00000000

// 0x124b4 (BB_SVD_MEM4_45)
#define PHY_BB_SVD_MEM4_45_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_45_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_45_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_45_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_45_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_45_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_45_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_45_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_45_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_45_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_45_ADDRESS                                       0x124b4
#define PHY_BB_SVD_MEM4_45_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_45_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_45_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_45_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_45_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_45_RESET                                         0x00000000

// 0x124b8 (BB_SVD_MEM4_46)
#define PHY_BB_SVD_MEM4_46_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_46_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_46_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_46_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_46_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_46_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_46_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_46_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_46_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_46_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_46_ADDRESS                                       0x124b8
#define PHY_BB_SVD_MEM4_46_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_46_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_46_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_46_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_46_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_46_RESET                                         0x00000000

// 0x124bc (BB_SVD_MEM4_47)
#define PHY_BB_SVD_MEM4_47_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_47_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_47_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_47_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_47_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_47_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_47_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_47_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_47_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_47_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_47_ADDRESS                                       0x124bc
#define PHY_BB_SVD_MEM4_47_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_47_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_47_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_47_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_47_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_47_RESET                                         0x00000000

// 0x124c0 (BB_SVD_MEM4_48)
#define PHY_BB_SVD_MEM4_48_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_48_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_48_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_48_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_48_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_48_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_48_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_48_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_48_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_48_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_48_ADDRESS                                       0x124c0
#define PHY_BB_SVD_MEM4_48_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_48_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_48_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_48_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_48_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_48_RESET                                         0x00000000

// 0x124c4 (BB_SVD_MEM4_49)
#define PHY_BB_SVD_MEM4_49_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_49_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_49_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_49_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_49_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_49_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_49_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_49_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_49_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_49_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_49_ADDRESS                                       0x124c4
#define PHY_BB_SVD_MEM4_49_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_49_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_49_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_49_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_49_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_49_RESET                                         0x00000000

// 0x124c8 (BB_SVD_MEM4_50)
#define PHY_BB_SVD_MEM4_50_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_50_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_50_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_50_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_50_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_50_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_50_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_50_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_50_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_50_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_50_ADDRESS                                       0x124c8
#define PHY_BB_SVD_MEM4_50_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_50_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_50_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_50_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_50_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_50_RESET                                         0x00000000

// 0x124cc (BB_SVD_MEM4_51)
#define PHY_BB_SVD_MEM4_51_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_51_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_51_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_51_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_51_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_51_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_51_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_51_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_51_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_51_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_51_ADDRESS                                       0x124cc
#define PHY_BB_SVD_MEM4_51_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_51_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_51_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_51_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_51_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_51_RESET                                         0x00000000

// 0x124d0 (BB_SVD_MEM4_52)
#define PHY_BB_SVD_MEM4_52_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_52_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_52_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_52_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_52_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_52_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_52_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_52_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_52_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_52_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_52_ADDRESS                                       0x124d0
#define PHY_BB_SVD_MEM4_52_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_52_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_52_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_52_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_52_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_52_RESET                                         0x00000000

// 0x124d4 (BB_SVD_MEM4_53)
#define PHY_BB_SVD_MEM4_53_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_53_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_53_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_53_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_53_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_53_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_53_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_53_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_53_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_53_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_53_ADDRESS                                       0x124d4
#define PHY_BB_SVD_MEM4_53_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_53_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_53_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_53_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_53_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_53_RESET                                         0x00000000

// 0x124d8 (BB_SVD_MEM4_54)
#define PHY_BB_SVD_MEM4_54_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_54_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_54_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_54_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_54_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_54_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_54_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_54_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_54_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_54_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_54_ADDRESS                                       0x124d8
#define PHY_BB_SVD_MEM4_54_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_54_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_54_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_54_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_54_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_54_RESET                                         0x00000000

// 0x124dc (BB_SVD_MEM4_55)
#define PHY_BB_SVD_MEM4_55_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_55_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_55_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_55_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_55_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_55_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_55_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_55_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_55_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_55_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_55_ADDRESS                                       0x124dc
#define PHY_BB_SVD_MEM4_55_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_55_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_55_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_55_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_55_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_55_RESET                                         0x00000000

// 0x124e0 (BB_SVD_MEM4_56)
#define PHY_BB_SVD_MEM4_56_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_56_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_56_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_56_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_56_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_56_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_56_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_56_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_56_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_56_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_56_ADDRESS                                       0x124e0
#define PHY_BB_SVD_MEM4_56_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_56_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_56_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_56_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_56_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_56_RESET                                         0x00000000

// 0x124e4 (BB_SVD_MEM4_57)
#define PHY_BB_SVD_MEM4_57_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_57_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_57_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_57_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_57_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_57_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_57_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_57_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_57_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_57_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_57_ADDRESS                                       0x124e4
#define PHY_BB_SVD_MEM4_57_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_57_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_57_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_57_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_57_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_57_RESET                                         0x00000000

// 0x124e8 (BB_SVD_MEM4_58)
#define PHY_BB_SVD_MEM4_58_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_58_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_58_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_58_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_58_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_58_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_58_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_58_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_58_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_58_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_58_ADDRESS                                       0x124e8
#define PHY_BB_SVD_MEM4_58_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_58_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_58_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_58_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_58_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_58_RESET                                         0x00000000

// 0x124ec (BB_SVD_MEM4_59)
#define PHY_BB_SVD_MEM4_59_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_59_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_59_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_59_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_59_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_59_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_59_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_59_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_59_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_59_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_59_ADDRESS                                       0x124ec
#define PHY_BB_SVD_MEM4_59_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_59_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_59_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_59_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_59_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_59_RESET                                         0x00000000

// 0x124f0 (BB_SVD_MEM4_60)
#define PHY_BB_SVD_MEM4_60_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_60_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_60_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_60_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_60_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_60_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_60_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_60_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_60_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_60_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_60_ADDRESS                                       0x124f0
#define PHY_BB_SVD_MEM4_60_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_60_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_60_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_60_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_60_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_60_RESET                                         0x00000000

// 0x124f4 (BB_SVD_MEM4_61)
#define PHY_BB_SVD_MEM4_61_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_61_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_61_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_61_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_61_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_61_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_61_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_61_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_61_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_61_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_61_ADDRESS                                       0x124f4
#define PHY_BB_SVD_MEM4_61_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_61_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_61_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_61_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_61_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_61_RESET                                         0x00000000

// 0x124f8 (BB_SVD_MEM4_62)
#define PHY_BB_SVD_MEM4_62_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_62_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_62_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_62_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_62_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_62_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_62_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_62_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_62_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_62_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_62_ADDRESS                                       0x124f8
#define PHY_BB_SVD_MEM4_62_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_62_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_62_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_62_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_62_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_62_RESET                                         0x00000000

// 0x124fc (BB_SVD_MEM4_63)
#define PHY_BB_SVD_MEM4_63_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_63_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_63_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_63_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_63_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_63_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_63_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_63_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_63_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_63_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_63_ADDRESS                                       0x124fc
#define PHY_BB_SVD_MEM4_63_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_63_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_63_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_63_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_63_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_63_RESET                                         0x00000000

// 0x12500 (BB_SVD_MEM4_64)
#define PHY_BB_SVD_MEM4_64_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_64_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_64_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_64_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_64_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_64_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_64_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_64_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_64_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_64_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_64_ADDRESS                                       0x12500
#define PHY_BB_SVD_MEM4_64_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_64_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_64_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_64_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_64_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_64_RESET                                         0x00000000

// 0x12504 (BB_SVD_MEM4_65)
#define PHY_BB_SVD_MEM4_65_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_65_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_65_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_65_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_65_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_65_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_65_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_65_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_65_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_65_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_65_ADDRESS                                       0x12504
#define PHY_BB_SVD_MEM4_65_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_65_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_65_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_65_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_65_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_65_RESET                                         0x00000000

// 0x12508 (BB_SVD_MEM4_66)
#define PHY_BB_SVD_MEM4_66_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_66_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_66_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_66_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_66_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_66_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_66_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_66_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_66_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_66_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_66_ADDRESS                                       0x12508
#define PHY_BB_SVD_MEM4_66_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_66_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_66_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_66_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_66_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_66_RESET                                         0x00000000

// 0x1250c (BB_SVD_MEM4_67)
#define PHY_BB_SVD_MEM4_67_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_67_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_67_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_67_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_67_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_67_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_67_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_67_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_67_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_67_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_67_ADDRESS                                       0x1250c
#define PHY_BB_SVD_MEM4_67_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_67_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_67_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_67_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_67_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_67_RESET                                         0x00000000

// 0x12510 (BB_SVD_MEM4_68)
#define PHY_BB_SVD_MEM4_68_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_68_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_68_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_68_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_68_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_68_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_68_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_68_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_68_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_68_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_68_ADDRESS                                       0x12510
#define PHY_BB_SVD_MEM4_68_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_68_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_68_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_68_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_68_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_68_RESET                                         0x00000000

// 0x12514 (BB_SVD_MEM4_69)
#define PHY_BB_SVD_MEM4_69_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_69_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_69_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_69_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_69_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_69_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_69_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_69_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_69_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_69_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_69_ADDRESS                                       0x12514
#define PHY_BB_SVD_MEM4_69_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_69_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_69_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_69_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_69_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_69_RESET                                         0x00000000

// 0x12518 (BB_SVD_MEM4_70)
#define PHY_BB_SVD_MEM4_70_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_70_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_70_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_70_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_70_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_70_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_70_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_70_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_70_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_70_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_70_ADDRESS                                       0x12518
#define PHY_BB_SVD_MEM4_70_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_70_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_70_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_70_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_70_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_70_RESET                                         0x00000000

// 0x1251c (BB_SVD_MEM4_71)
#define PHY_BB_SVD_MEM4_71_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_71_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_71_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_71_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_71_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_71_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_71_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_71_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_71_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_71_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_71_ADDRESS                                       0x1251c
#define PHY_BB_SVD_MEM4_71_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_71_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_71_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_71_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_71_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_71_RESET                                         0x00000000

// 0x12520 (BB_SVD_MEM4_72)
#define PHY_BB_SVD_MEM4_72_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_72_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_72_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_72_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_72_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_72_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_72_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_72_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_72_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_72_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_72_ADDRESS                                       0x12520
#define PHY_BB_SVD_MEM4_72_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_72_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_72_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_72_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_72_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_72_RESET                                         0x00000000

// 0x12524 (BB_SVD_MEM4_73)
#define PHY_BB_SVD_MEM4_73_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_73_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_73_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_73_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_73_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_73_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_73_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_73_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_73_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_73_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_73_ADDRESS                                       0x12524
#define PHY_BB_SVD_MEM4_73_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_73_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_73_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_73_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_73_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_73_RESET                                         0x00000000

// 0x12528 (BB_SVD_MEM4_74)
#define PHY_BB_SVD_MEM4_74_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_74_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_74_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_74_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_74_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_74_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_74_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_74_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_74_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_74_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_74_ADDRESS                                       0x12528
#define PHY_BB_SVD_MEM4_74_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_74_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_74_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_74_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_74_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_74_RESET                                         0x00000000

// 0x1252c (BB_SVD_MEM4_75)
#define PHY_BB_SVD_MEM4_75_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_75_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_75_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_75_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_75_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_75_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_75_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_75_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_75_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_75_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_75_ADDRESS                                       0x1252c
#define PHY_BB_SVD_MEM4_75_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_75_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_75_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_75_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_75_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_75_RESET                                         0x00000000

// 0x12530 (BB_SVD_MEM4_76)
#define PHY_BB_SVD_MEM4_76_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_76_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_76_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_76_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_76_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_76_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_76_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_76_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_76_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_76_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_76_ADDRESS                                       0x12530
#define PHY_BB_SVD_MEM4_76_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_76_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_76_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_76_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_76_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_76_RESET                                         0x00000000

// 0x12534 (BB_SVD_MEM4_77)
#define PHY_BB_SVD_MEM4_77_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_77_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_77_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_77_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_77_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_77_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_77_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_77_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_77_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_77_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_77_ADDRESS                                       0x12534
#define PHY_BB_SVD_MEM4_77_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_77_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_77_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_77_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_77_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_77_RESET                                         0x00000000

// 0x12538 (BB_SVD_MEM4_78)
#define PHY_BB_SVD_MEM4_78_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_78_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_78_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_78_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_78_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_78_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_78_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_78_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_78_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_78_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_78_ADDRESS                                       0x12538
#define PHY_BB_SVD_MEM4_78_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_78_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_78_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_78_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_78_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_78_RESET                                         0x00000000

// 0x1253c (BB_SVD_MEM4_79)
#define PHY_BB_SVD_MEM4_79_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_79_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_79_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_79_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_79_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_79_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_79_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_79_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_79_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_79_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_79_ADDRESS                                       0x1253c
#define PHY_BB_SVD_MEM4_79_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_79_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_79_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_79_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_79_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_79_RESET                                         0x00000000

// 0x12540 (BB_SVD_MEM4_80)
#define PHY_BB_SVD_MEM4_80_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_80_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_80_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_80_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_80_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_80_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_80_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_80_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_80_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_80_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_80_ADDRESS                                       0x12540
#define PHY_BB_SVD_MEM4_80_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_80_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_80_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_80_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_80_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_80_RESET                                         0x00000000

// 0x12544 (BB_SVD_MEM4_81)
#define PHY_BB_SVD_MEM4_81_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_81_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_81_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_81_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_81_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_81_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_81_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_81_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_81_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_81_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_81_ADDRESS                                       0x12544
#define PHY_BB_SVD_MEM4_81_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_81_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_81_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_81_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_81_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_81_RESET                                         0x00000000

// 0x12548 (BB_SVD_MEM4_82)
#define PHY_BB_SVD_MEM4_82_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_82_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_82_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_82_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_82_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_82_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_82_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_82_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_82_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_82_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_82_ADDRESS                                       0x12548
#define PHY_BB_SVD_MEM4_82_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_82_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_82_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_82_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_82_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_82_RESET                                         0x00000000

// 0x1254c (BB_SVD_MEM4_83)
#define PHY_BB_SVD_MEM4_83_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_83_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_83_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_83_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_83_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_83_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_83_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_83_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_83_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_83_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_83_ADDRESS                                       0x1254c
#define PHY_BB_SVD_MEM4_83_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_83_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_83_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_83_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_83_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_83_RESET                                         0x00000000

// 0x12550 (BB_SVD_MEM4_84)
#define PHY_BB_SVD_MEM4_84_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_84_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_84_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_84_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_84_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_84_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_84_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_84_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_84_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_84_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_84_ADDRESS                                       0x12550
#define PHY_BB_SVD_MEM4_84_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_84_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_84_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_84_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_84_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_84_RESET                                         0x00000000

// 0x12554 (BB_SVD_MEM4_85)
#define PHY_BB_SVD_MEM4_85_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_85_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_85_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_85_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_85_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_85_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_85_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_85_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_85_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_85_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_85_ADDRESS                                       0x12554
#define PHY_BB_SVD_MEM4_85_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_85_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_85_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_85_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_85_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_85_RESET                                         0x00000000

// 0x12558 (BB_SVD_MEM4_86)
#define PHY_BB_SVD_MEM4_86_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_86_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_86_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_86_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_86_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_86_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_86_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_86_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_86_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_86_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_86_ADDRESS                                       0x12558
#define PHY_BB_SVD_MEM4_86_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_86_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_86_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_86_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_86_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_86_RESET                                         0x00000000

// 0x1255c (BB_SVD_MEM4_87)
#define PHY_BB_SVD_MEM4_87_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_87_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_87_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_87_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_87_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_87_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_87_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_87_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_87_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_87_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_87_ADDRESS                                       0x1255c
#define PHY_BB_SVD_MEM4_87_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_87_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_87_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_87_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_87_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_87_RESET                                         0x00000000

// 0x12560 (BB_SVD_MEM4_88)
#define PHY_BB_SVD_MEM4_88_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_88_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_88_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_88_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_88_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_88_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_88_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_88_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_88_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_88_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_88_ADDRESS                                       0x12560
#define PHY_BB_SVD_MEM4_88_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_88_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_88_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_88_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_88_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_88_RESET                                         0x00000000

// 0x12564 (BB_SVD_MEM4_89)
#define PHY_BB_SVD_MEM4_89_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_89_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_89_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_89_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_89_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_89_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_89_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_89_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_89_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_89_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_89_ADDRESS                                       0x12564
#define PHY_BB_SVD_MEM4_89_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_89_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_89_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_89_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_89_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_89_RESET                                         0x00000000

// 0x12568 (BB_SVD_MEM4_90)
#define PHY_BB_SVD_MEM4_90_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_90_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_90_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_90_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_90_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_90_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_90_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_90_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_90_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_90_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_90_ADDRESS                                       0x12568
#define PHY_BB_SVD_MEM4_90_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_90_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_90_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_90_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_90_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_90_RESET                                         0x00000000

// 0x1256c (BB_SVD_MEM4_91)
#define PHY_BB_SVD_MEM4_91_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_91_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_91_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_91_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_91_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_91_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_91_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_91_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_91_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_91_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_91_ADDRESS                                       0x1256c
#define PHY_BB_SVD_MEM4_91_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_91_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_91_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_91_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_91_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_91_RESET                                         0x00000000

// 0x12570 (BB_SVD_MEM4_92)
#define PHY_BB_SVD_MEM4_92_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_92_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_92_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_92_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_92_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_92_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_92_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_92_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_92_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_92_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_92_ADDRESS                                       0x12570
#define PHY_BB_SVD_MEM4_92_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_92_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_92_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_92_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_92_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_92_RESET                                         0x00000000

// 0x12574 (BB_SVD_MEM4_93)
#define PHY_BB_SVD_MEM4_93_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_93_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_93_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_93_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_93_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_93_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_93_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_93_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_93_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_93_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_93_ADDRESS                                       0x12574
#define PHY_BB_SVD_MEM4_93_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_93_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_93_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_93_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_93_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_93_RESET                                         0x00000000

// 0x12578 (BB_SVD_MEM4_94)
#define PHY_BB_SVD_MEM4_94_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_94_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_94_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_94_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_94_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_94_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_94_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_94_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_94_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_94_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_94_ADDRESS                                       0x12578
#define PHY_BB_SVD_MEM4_94_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_94_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_94_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_94_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_94_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_94_RESET                                         0x00000000

// 0x1257c (BB_SVD_MEM4_95)
#define PHY_BB_SVD_MEM4_95_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_95_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_95_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_95_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_95_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_95_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_95_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_95_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_95_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_95_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_95_ADDRESS                                       0x1257c
#define PHY_BB_SVD_MEM4_95_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_95_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_95_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_95_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_95_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_95_RESET                                         0x00000000

// 0x12580 (BB_SVD_MEM4_96)
#define PHY_BB_SVD_MEM4_96_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_96_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_96_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_96_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_96_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_96_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_96_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_96_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_96_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_96_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_96_ADDRESS                                       0x12580
#define PHY_BB_SVD_MEM4_96_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_96_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_96_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_96_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_96_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_96_RESET                                         0x00000000

// 0x12584 (BB_SVD_MEM4_97)
#define PHY_BB_SVD_MEM4_97_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_97_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_97_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_97_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_97_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_97_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_97_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_97_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_97_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_97_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_97_ADDRESS                                       0x12584
#define PHY_BB_SVD_MEM4_97_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_97_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_97_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_97_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_97_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_97_RESET                                         0x00000000

// 0x12588 (BB_SVD_MEM4_98)
#define PHY_BB_SVD_MEM4_98_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_98_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_98_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_98_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_98_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_98_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_98_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_98_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_98_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_98_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_98_ADDRESS                                       0x12588
#define PHY_BB_SVD_MEM4_98_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_98_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_98_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_98_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_98_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_98_RESET                                         0x00000000

// 0x1258c (BB_SVD_MEM4_99)
#define PHY_BB_SVD_MEM4_99_SVD_MEM4_MSB                                  31
#define PHY_BB_SVD_MEM4_99_SVD_MEM4_LSB                                  0
#define PHY_BB_SVD_MEM4_99_SVD_MEM4_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_99_SVD_MEM4_GET(x)                               (((x) & PHY_BB_SVD_MEM4_99_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_99_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_99_SVD_MEM4_SET(x)                               (((0 | (x)) << PHY_BB_SVD_MEM4_99_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_99_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_99_SVD_MEM4_RESET                                0
#define PHY_BB_SVD_MEM4_99_ADDRESS                                       0x1258c
#define PHY_BB_SVD_MEM4_99_HW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_99_SW_MASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_99_HW_WRITE_MASK                                 0xffffffff
#define PHY_BB_SVD_MEM4_99_SW_WRITE_MASK                                 0x00000000
#define PHY_BB_SVD_MEM4_99_RSTMASK                                       0xffffffff
#define PHY_BB_SVD_MEM4_99_RESET                                         0x00000000

// 0x12590 (BB_SVD_MEM4_100)
#define PHY_BB_SVD_MEM4_100_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_100_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_100_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_100_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_100_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_100_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_100_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_100_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_100_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_100_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_100_ADDRESS                                      0x12590
#define PHY_BB_SVD_MEM4_100_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_100_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_100_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_100_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_100_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_100_RESET                                        0x00000000

// 0x12594 (BB_SVD_MEM4_101)
#define PHY_BB_SVD_MEM4_101_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_101_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_101_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_101_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_101_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_101_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_101_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_101_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_101_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_101_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_101_ADDRESS                                      0x12594
#define PHY_BB_SVD_MEM4_101_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_101_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_101_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_101_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_101_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_101_RESET                                        0x00000000

// 0x12598 (BB_SVD_MEM4_102)
#define PHY_BB_SVD_MEM4_102_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_102_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_102_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_102_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_102_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_102_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_102_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_102_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_102_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_102_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_102_ADDRESS                                      0x12598
#define PHY_BB_SVD_MEM4_102_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_102_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_102_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_102_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_102_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_102_RESET                                        0x00000000

// 0x1259c (BB_SVD_MEM4_103)
#define PHY_BB_SVD_MEM4_103_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_103_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_103_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_103_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_103_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_103_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_103_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_103_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_103_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_103_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_103_ADDRESS                                      0x1259c
#define PHY_BB_SVD_MEM4_103_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_103_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_103_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_103_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_103_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_103_RESET                                        0x00000000

// 0x125a0 (BB_SVD_MEM4_104)
#define PHY_BB_SVD_MEM4_104_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_104_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_104_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_104_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_104_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_104_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_104_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_104_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_104_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_104_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_104_ADDRESS                                      0x125a0
#define PHY_BB_SVD_MEM4_104_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_104_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_104_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_104_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_104_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_104_RESET                                        0x00000000

// 0x125a4 (BB_SVD_MEM4_105)
#define PHY_BB_SVD_MEM4_105_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_105_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_105_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_105_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_105_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_105_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_105_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_105_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_105_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_105_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_105_ADDRESS                                      0x125a4
#define PHY_BB_SVD_MEM4_105_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_105_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_105_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_105_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_105_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_105_RESET                                        0x00000000

// 0x125a8 (BB_SVD_MEM4_106)
#define PHY_BB_SVD_MEM4_106_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_106_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_106_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_106_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_106_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_106_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_106_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_106_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_106_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_106_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_106_ADDRESS                                      0x125a8
#define PHY_BB_SVD_MEM4_106_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_106_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_106_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_106_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_106_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_106_RESET                                        0x00000000

// 0x125ac (BB_SVD_MEM4_107)
#define PHY_BB_SVD_MEM4_107_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_107_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_107_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_107_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_107_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_107_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_107_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_107_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_107_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_107_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_107_ADDRESS                                      0x125ac
#define PHY_BB_SVD_MEM4_107_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_107_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_107_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_107_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_107_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_107_RESET                                        0x00000000

// 0x125b0 (BB_SVD_MEM4_108)
#define PHY_BB_SVD_MEM4_108_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_108_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_108_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_108_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_108_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_108_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_108_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_108_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_108_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_108_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_108_ADDRESS                                      0x125b0
#define PHY_BB_SVD_MEM4_108_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_108_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_108_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_108_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_108_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_108_RESET                                        0x00000000

// 0x125b4 (BB_SVD_MEM4_109)
#define PHY_BB_SVD_MEM4_109_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_109_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_109_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_109_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_109_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_109_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_109_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_109_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_109_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_109_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_109_ADDRESS                                      0x125b4
#define PHY_BB_SVD_MEM4_109_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_109_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_109_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_109_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_109_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_109_RESET                                        0x00000000

// 0x125b8 (BB_SVD_MEM4_110)
#define PHY_BB_SVD_MEM4_110_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_110_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_110_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_110_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_110_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_110_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_110_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_110_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_110_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_110_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_110_ADDRESS                                      0x125b8
#define PHY_BB_SVD_MEM4_110_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_110_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_110_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_110_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_110_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_110_RESET                                        0x00000000

// 0x125bc (BB_SVD_MEM4_111)
#define PHY_BB_SVD_MEM4_111_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_111_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_111_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_111_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_111_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_111_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_111_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_111_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_111_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_111_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_111_ADDRESS                                      0x125bc
#define PHY_BB_SVD_MEM4_111_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_111_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_111_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_111_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_111_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_111_RESET                                        0x00000000

// 0x125c0 (BB_SVD_MEM4_112)
#define PHY_BB_SVD_MEM4_112_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_112_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_112_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_112_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_112_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_112_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_112_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_112_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_112_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_112_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_112_ADDRESS                                      0x125c0
#define PHY_BB_SVD_MEM4_112_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_112_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_112_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_112_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_112_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_112_RESET                                        0x00000000

// 0x125c4 (BB_SVD_MEM4_113)
#define PHY_BB_SVD_MEM4_113_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_113_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_113_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_113_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_113_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_113_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_113_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_113_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_113_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_113_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_113_ADDRESS                                      0x125c4
#define PHY_BB_SVD_MEM4_113_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_113_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_113_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_113_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_113_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_113_RESET                                        0x00000000

// 0x125c8 (BB_SVD_MEM4_114)
#define PHY_BB_SVD_MEM4_114_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_114_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_114_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_114_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_114_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_114_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_114_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_114_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_114_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_114_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_114_ADDRESS                                      0x125c8
#define PHY_BB_SVD_MEM4_114_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_114_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_114_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_114_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_114_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_114_RESET                                        0x00000000

// 0x125cc (BB_SVD_MEM4_115)
#define PHY_BB_SVD_MEM4_115_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_115_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_115_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_115_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_115_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_115_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_115_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_115_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_115_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_115_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_115_ADDRESS                                      0x125cc
#define PHY_BB_SVD_MEM4_115_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_115_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_115_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_115_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_115_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_115_RESET                                        0x00000000

// 0x125d0 (BB_SVD_MEM4_116)
#define PHY_BB_SVD_MEM4_116_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_116_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_116_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_116_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_116_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_116_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_116_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_116_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_116_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_116_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_116_ADDRESS                                      0x125d0
#define PHY_BB_SVD_MEM4_116_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_116_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_116_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_116_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_116_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_116_RESET                                        0x00000000

// 0x125d4 (BB_SVD_MEM4_117)
#define PHY_BB_SVD_MEM4_117_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_117_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_117_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_117_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_117_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_117_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_117_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_117_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_117_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_117_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_117_ADDRESS                                      0x125d4
#define PHY_BB_SVD_MEM4_117_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_117_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_117_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_117_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_117_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_117_RESET                                        0x00000000

// 0x125d8 (BB_SVD_MEM4_118)
#define PHY_BB_SVD_MEM4_118_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_118_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_118_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_118_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_118_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_118_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_118_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_118_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_118_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_118_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_118_ADDRESS                                      0x125d8
#define PHY_BB_SVD_MEM4_118_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_118_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_118_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_118_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_118_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_118_RESET                                        0x00000000

// 0x125dc (BB_SVD_MEM4_119)
#define PHY_BB_SVD_MEM4_119_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_119_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_119_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_119_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_119_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_119_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_119_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_119_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_119_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_119_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_119_ADDRESS                                      0x125dc
#define PHY_BB_SVD_MEM4_119_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_119_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_119_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_119_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_119_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_119_RESET                                        0x00000000

// 0x125e0 (BB_SVD_MEM4_120)
#define PHY_BB_SVD_MEM4_120_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_120_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_120_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_120_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_120_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_120_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_120_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_120_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_120_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_120_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_120_ADDRESS                                      0x125e0
#define PHY_BB_SVD_MEM4_120_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_120_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_120_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_120_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_120_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_120_RESET                                        0x00000000

// 0x125e4 (BB_SVD_MEM4_121)
#define PHY_BB_SVD_MEM4_121_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_121_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_121_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_121_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_121_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_121_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_121_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_121_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_121_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_121_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_121_ADDRESS                                      0x125e4
#define PHY_BB_SVD_MEM4_121_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_121_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_121_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_121_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_121_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_121_RESET                                        0x00000000

// 0x125e8 (BB_SVD_MEM4_122)
#define PHY_BB_SVD_MEM4_122_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_122_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_122_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_122_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_122_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_122_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_122_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_122_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_122_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_122_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_122_ADDRESS                                      0x125e8
#define PHY_BB_SVD_MEM4_122_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_122_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_122_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_122_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_122_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_122_RESET                                        0x00000000

// 0x125ec (BB_SVD_MEM4_123)
#define PHY_BB_SVD_MEM4_123_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_123_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_123_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_123_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_123_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_123_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_123_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_123_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_123_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_123_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_123_ADDRESS                                      0x125ec
#define PHY_BB_SVD_MEM4_123_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_123_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_123_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_123_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_123_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_123_RESET                                        0x00000000

// 0x125f0 (BB_SVD_MEM4_124)
#define PHY_BB_SVD_MEM4_124_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_124_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_124_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_124_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_124_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_124_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_124_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_124_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_124_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_124_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_124_ADDRESS                                      0x125f0
#define PHY_BB_SVD_MEM4_124_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_124_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_124_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_124_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_124_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_124_RESET                                        0x00000000

// 0x125f4 (BB_SVD_MEM4_125)
#define PHY_BB_SVD_MEM4_125_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_125_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_125_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_125_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_125_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_125_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_125_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_125_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_125_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_125_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_125_ADDRESS                                      0x125f4
#define PHY_BB_SVD_MEM4_125_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_125_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_125_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_125_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_125_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_125_RESET                                        0x00000000

// 0x125f8 (BB_SVD_MEM4_126)
#define PHY_BB_SVD_MEM4_126_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_126_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_126_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_126_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_126_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_126_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_126_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_126_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_126_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_126_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_126_ADDRESS                                      0x125f8
#define PHY_BB_SVD_MEM4_126_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_126_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_126_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_126_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_126_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_126_RESET                                        0x00000000

// 0x125fc (BB_SVD_MEM4_127)
#define PHY_BB_SVD_MEM4_127_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_127_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_127_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_127_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_127_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_127_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_127_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_127_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_127_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_127_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_127_ADDRESS                                      0x125fc
#define PHY_BB_SVD_MEM4_127_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_127_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_127_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_127_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_127_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_127_RESET                                        0x00000000

// 0x12600 (BB_SVD_MEM4_128)
#define PHY_BB_SVD_MEM4_128_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_128_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_128_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_128_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_128_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_128_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_128_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_128_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_128_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_128_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_128_ADDRESS                                      0x12600
#define PHY_BB_SVD_MEM4_128_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_128_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_128_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_128_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_128_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_128_RESET                                        0x00000000

// 0x12604 (BB_SVD_MEM4_129)
#define PHY_BB_SVD_MEM4_129_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_129_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_129_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_129_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_129_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_129_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_129_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_129_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_129_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_129_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_129_ADDRESS                                      0x12604
#define PHY_BB_SVD_MEM4_129_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_129_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_129_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_129_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_129_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_129_RESET                                        0x00000000

// 0x12608 (BB_SVD_MEM4_130)
#define PHY_BB_SVD_MEM4_130_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_130_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_130_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_130_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_130_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_130_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_130_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_130_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_130_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_130_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_130_ADDRESS                                      0x12608
#define PHY_BB_SVD_MEM4_130_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_130_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_130_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_130_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_130_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_130_RESET                                        0x00000000

// 0x1260c (BB_SVD_MEM4_131)
#define PHY_BB_SVD_MEM4_131_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_131_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_131_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_131_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_131_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_131_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_131_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_131_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_131_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_131_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_131_ADDRESS                                      0x1260c
#define PHY_BB_SVD_MEM4_131_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_131_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_131_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_131_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_131_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_131_RESET                                        0x00000000

// 0x12610 (BB_SVD_MEM4_132)
#define PHY_BB_SVD_MEM4_132_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_132_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_132_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_132_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_132_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_132_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_132_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_132_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_132_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_132_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_132_ADDRESS                                      0x12610
#define PHY_BB_SVD_MEM4_132_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_132_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_132_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_132_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_132_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_132_RESET                                        0x00000000

// 0x12614 (BB_SVD_MEM4_133)
#define PHY_BB_SVD_MEM4_133_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_133_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_133_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_133_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_133_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_133_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_133_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_133_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_133_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_133_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_133_ADDRESS                                      0x12614
#define PHY_BB_SVD_MEM4_133_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_133_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_133_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_133_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_133_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_133_RESET                                        0x00000000

// 0x12618 (BB_SVD_MEM4_134)
#define PHY_BB_SVD_MEM4_134_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_134_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_134_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_134_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_134_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_134_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_134_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_134_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_134_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_134_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_134_ADDRESS                                      0x12618
#define PHY_BB_SVD_MEM4_134_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_134_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_134_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_134_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_134_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_134_RESET                                        0x00000000

// 0x1261c (BB_SVD_MEM4_135)
#define PHY_BB_SVD_MEM4_135_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_135_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_135_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_135_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_135_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_135_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_135_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_135_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_135_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_135_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_135_ADDRESS                                      0x1261c
#define PHY_BB_SVD_MEM4_135_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_135_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_135_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_135_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_135_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_135_RESET                                        0x00000000

// 0x12620 (BB_SVD_MEM4_136)
#define PHY_BB_SVD_MEM4_136_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_136_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_136_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_136_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_136_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_136_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_136_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_136_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_136_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_136_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_136_ADDRESS                                      0x12620
#define PHY_BB_SVD_MEM4_136_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_136_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_136_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_136_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_136_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_136_RESET                                        0x00000000

// 0x12624 (BB_SVD_MEM4_137)
#define PHY_BB_SVD_MEM4_137_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_137_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_137_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_137_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_137_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_137_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_137_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_137_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_137_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_137_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_137_ADDRESS                                      0x12624
#define PHY_BB_SVD_MEM4_137_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_137_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_137_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_137_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_137_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_137_RESET                                        0x00000000

// 0x12628 (BB_SVD_MEM4_138)
#define PHY_BB_SVD_MEM4_138_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_138_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_138_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_138_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_138_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_138_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_138_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_138_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_138_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_138_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_138_ADDRESS                                      0x12628
#define PHY_BB_SVD_MEM4_138_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_138_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_138_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_138_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_138_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_138_RESET                                        0x00000000

// 0x1262c (BB_SVD_MEM4_139)
#define PHY_BB_SVD_MEM4_139_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_139_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_139_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_139_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_139_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_139_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_139_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_139_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_139_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_139_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_139_ADDRESS                                      0x1262c
#define PHY_BB_SVD_MEM4_139_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_139_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_139_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_139_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_139_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_139_RESET                                        0x00000000

// 0x12630 (BB_SVD_MEM4_140)
#define PHY_BB_SVD_MEM4_140_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_140_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_140_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_140_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_140_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_140_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_140_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_140_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_140_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_140_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_140_ADDRESS                                      0x12630
#define PHY_BB_SVD_MEM4_140_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_140_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_140_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_140_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_140_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_140_RESET                                        0x00000000

// 0x12634 (BB_SVD_MEM4_141)
#define PHY_BB_SVD_MEM4_141_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_141_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_141_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_141_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_141_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_141_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_141_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_141_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_141_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_141_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_141_ADDRESS                                      0x12634
#define PHY_BB_SVD_MEM4_141_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_141_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_141_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_141_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_141_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_141_RESET                                        0x00000000

// 0x12638 (BB_SVD_MEM4_142)
#define PHY_BB_SVD_MEM4_142_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_142_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_142_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_142_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_142_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_142_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_142_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_142_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_142_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_142_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_142_ADDRESS                                      0x12638
#define PHY_BB_SVD_MEM4_142_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_142_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_142_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_142_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_142_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_142_RESET                                        0x00000000

// 0x1263c (BB_SVD_MEM4_143)
#define PHY_BB_SVD_MEM4_143_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_143_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_143_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_143_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_143_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_143_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_143_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_143_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_143_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_143_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_143_ADDRESS                                      0x1263c
#define PHY_BB_SVD_MEM4_143_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_143_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_143_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_143_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_143_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_143_RESET                                        0x00000000

// 0x12640 (BB_SVD_MEM4_144)
#define PHY_BB_SVD_MEM4_144_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_144_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_144_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_144_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_144_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_144_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_144_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_144_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_144_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_144_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_144_ADDRESS                                      0x12640
#define PHY_BB_SVD_MEM4_144_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_144_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_144_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_144_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_144_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_144_RESET                                        0x00000000

// 0x12644 (BB_SVD_MEM4_145)
#define PHY_BB_SVD_MEM4_145_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_145_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_145_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_145_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_145_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_145_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_145_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_145_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_145_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_145_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_145_ADDRESS                                      0x12644
#define PHY_BB_SVD_MEM4_145_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_145_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_145_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_145_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_145_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_145_RESET                                        0x00000000

// 0x12648 (BB_SVD_MEM4_146)
#define PHY_BB_SVD_MEM4_146_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_146_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_146_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_146_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_146_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_146_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_146_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_146_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_146_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_146_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_146_ADDRESS                                      0x12648
#define PHY_BB_SVD_MEM4_146_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_146_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_146_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_146_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_146_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_146_RESET                                        0x00000000

// 0x1264c (BB_SVD_MEM4_147)
#define PHY_BB_SVD_MEM4_147_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_147_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_147_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_147_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_147_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_147_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_147_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_147_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_147_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_147_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_147_ADDRESS                                      0x1264c
#define PHY_BB_SVD_MEM4_147_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_147_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_147_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_147_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_147_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_147_RESET                                        0x00000000

// 0x12650 (BB_SVD_MEM4_148)
#define PHY_BB_SVD_MEM4_148_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_148_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_148_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_148_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_148_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_148_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_148_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_148_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_148_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_148_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_148_ADDRESS                                      0x12650
#define PHY_BB_SVD_MEM4_148_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_148_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_148_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_148_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_148_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_148_RESET                                        0x00000000

// 0x12654 (BB_SVD_MEM4_149)
#define PHY_BB_SVD_MEM4_149_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_149_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_149_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_149_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_149_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_149_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_149_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_149_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_149_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_149_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_149_ADDRESS                                      0x12654
#define PHY_BB_SVD_MEM4_149_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_149_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_149_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_149_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_149_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_149_RESET                                        0x00000000

// 0x12658 (BB_SVD_MEM4_150)
#define PHY_BB_SVD_MEM4_150_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_150_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_150_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_150_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_150_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_150_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_150_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_150_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_150_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_150_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_150_ADDRESS                                      0x12658
#define PHY_BB_SVD_MEM4_150_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_150_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_150_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_150_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_150_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_150_RESET                                        0x00000000

// 0x1265c (BB_SVD_MEM4_151)
#define PHY_BB_SVD_MEM4_151_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_151_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_151_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_151_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_151_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_151_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_151_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_151_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_151_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_151_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_151_ADDRESS                                      0x1265c
#define PHY_BB_SVD_MEM4_151_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_151_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_151_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_151_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_151_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_151_RESET                                        0x00000000

// 0x12660 (BB_SVD_MEM4_152)
#define PHY_BB_SVD_MEM4_152_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_152_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_152_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_152_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_152_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_152_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_152_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_152_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_152_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_152_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_152_ADDRESS                                      0x12660
#define PHY_BB_SVD_MEM4_152_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_152_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_152_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_152_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_152_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_152_RESET                                        0x00000000

// 0x12664 (BB_SVD_MEM4_153)
#define PHY_BB_SVD_MEM4_153_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_153_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_153_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_153_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_153_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_153_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_153_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_153_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_153_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_153_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_153_ADDRESS                                      0x12664
#define PHY_BB_SVD_MEM4_153_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_153_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_153_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_153_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_153_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_153_RESET                                        0x00000000

// 0x12668 (BB_SVD_MEM4_154)
#define PHY_BB_SVD_MEM4_154_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_154_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_154_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_154_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_154_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_154_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_154_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_154_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_154_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_154_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_154_ADDRESS                                      0x12668
#define PHY_BB_SVD_MEM4_154_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_154_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_154_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_154_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_154_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_154_RESET                                        0x00000000

// 0x1266c (BB_SVD_MEM4_155)
#define PHY_BB_SVD_MEM4_155_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_155_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_155_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_155_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_155_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_155_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_155_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_155_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_155_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_155_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_155_ADDRESS                                      0x1266c
#define PHY_BB_SVD_MEM4_155_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_155_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_155_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_155_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_155_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_155_RESET                                        0x00000000

// 0x12670 (BB_SVD_MEM4_156)
#define PHY_BB_SVD_MEM4_156_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_156_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_156_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_156_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_156_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_156_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_156_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_156_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_156_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_156_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_156_ADDRESS                                      0x12670
#define PHY_BB_SVD_MEM4_156_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_156_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_156_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_156_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_156_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_156_RESET                                        0x00000000

// 0x12674 (BB_SVD_MEM4_157)
#define PHY_BB_SVD_MEM4_157_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_157_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_157_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_157_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_157_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_157_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_157_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_157_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_157_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_157_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_157_ADDRESS                                      0x12674
#define PHY_BB_SVD_MEM4_157_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_157_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_157_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_157_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_157_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_157_RESET                                        0x00000000

// 0x12678 (BB_SVD_MEM4_158)
#define PHY_BB_SVD_MEM4_158_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_158_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_158_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_158_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_158_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_158_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_158_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_158_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_158_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_158_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_158_ADDRESS                                      0x12678
#define PHY_BB_SVD_MEM4_158_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_158_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_158_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_158_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_158_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_158_RESET                                        0x00000000

// 0x1267c (BB_SVD_MEM4_159)
#define PHY_BB_SVD_MEM4_159_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_159_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_159_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_159_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_159_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_159_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_159_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_159_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_159_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_159_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_159_ADDRESS                                      0x1267c
#define PHY_BB_SVD_MEM4_159_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_159_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_159_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_159_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_159_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_159_RESET                                        0x00000000

// 0x12680 (BB_SVD_MEM4_160)
#define PHY_BB_SVD_MEM4_160_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_160_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_160_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_160_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_160_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_160_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_160_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_160_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_160_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_160_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_160_ADDRESS                                      0x12680
#define PHY_BB_SVD_MEM4_160_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_160_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_160_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_160_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_160_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_160_RESET                                        0x00000000

// 0x12684 (BB_SVD_MEM4_161)
#define PHY_BB_SVD_MEM4_161_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_161_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_161_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_161_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_161_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_161_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_161_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_161_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_161_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_161_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_161_ADDRESS                                      0x12684
#define PHY_BB_SVD_MEM4_161_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_161_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_161_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_161_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_161_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_161_RESET                                        0x00000000

// 0x12688 (BB_SVD_MEM4_162)
#define PHY_BB_SVD_MEM4_162_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_162_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_162_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_162_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_162_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_162_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_162_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_162_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_162_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_162_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_162_ADDRESS                                      0x12688
#define PHY_BB_SVD_MEM4_162_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_162_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_162_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_162_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_162_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_162_RESET                                        0x00000000

// 0x1268c (BB_SVD_MEM4_163)
#define PHY_BB_SVD_MEM4_163_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_163_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_163_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_163_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_163_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_163_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_163_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_163_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_163_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_163_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_163_ADDRESS                                      0x1268c
#define PHY_BB_SVD_MEM4_163_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_163_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_163_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_163_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_163_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_163_RESET                                        0x00000000

// 0x12690 (BB_SVD_MEM4_164)
#define PHY_BB_SVD_MEM4_164_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_164_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_164_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_164_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_164_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_164_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_164_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_164_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_164_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_164_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_164_ADDRESS                                      0x12690
#define PHY_BB_SVD_MEM4_164_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_164_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_164_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_164_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_164_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_164_RESET                                        0x00000000

// 0x12694 (BB_SVD_MEM4_165)
#define PHY_BB_SVD_MEM4_165_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_165_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_165_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_165_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_165_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_165_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_165_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_165_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_165_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_165_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_165_ADDRESS                                      0x12694
#define PHY_BB_SVD_MEM4_165_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_165_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_165_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_165_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_165_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_165_RESET                                        0x00000000

// 0x12698 (BB_SVD_MEM4_166)
#define PHY_BB_SVD_MEM4_166_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_166_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_166_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_166_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_166_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_166_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_166_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_166_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_166_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_166_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_166_ADDRESS                                      0x12698
#define PHY_BB_SVD_MEM4_166_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_166_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_166_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_166_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_166_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_166_RESET                                        0x00000000

// 0x1269c (BB_SVD_MEM4_167)
#define PHY_BB_SVD_MEM4_167_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_167_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_167_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_167_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_167_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_167_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_167_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_167_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_167_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_167_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_167_ADDRESS                                      0x1269c
#define PHY_BB_SVD_MEM4_167_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_167_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_167_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_167_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_167_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_167_RESET                                        0x00000000

// 0x126a0 (BB_SVD_MEM4_168)
#define PHY_BB_SVD_MEM4_168_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_168_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_168_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_168_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_168_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_168_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_168_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_168_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_168_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_168_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_168_ADDRESS                                      0x126a0
#define PHY_BB_SVD_MEM4_168_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_168_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_168_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_168_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_168_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_168_RESET                                        0x00000000

// 0x126a4 (BB_SVD_MEM4_169)
#define PHY_BB_SVD_MEM4_169_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_169_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_169_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_169_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_169_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_169_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_169_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_169_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_169_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_169_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_169_ADDRESS                                      0x126a4
#define PHY_BB_SVD_MEM4_169_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_169_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_169_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_169_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_169_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_169_RESET                                        0x00000000

// 0x126a8 (BB_SVD_MEM4_170)
#define PHY_BB_SVD_MEM4_170_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_170_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_170_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_170_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_170_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_170_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_170_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_170_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_170_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_170_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_170_ADDRESS                                      0x126a8
#define PHY_BB_SVD_MEM4_170_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_170_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_170_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_170_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_170_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_170_RESET                                        0x00000000

// 0x126ac (BB_SVD_MEM4_171)
#define PHY_BB_SVD_MEM4_171_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_171_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_171_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_171_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_171_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_171_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_171_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_171_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_171_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_171_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_171_ADDRESS                                      0x126ac
#define PHY_BB_SVD_MEM4_171_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_171_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_171_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_171_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_171_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_171_RESET                                        0x00000000

// 0x126b0 (BB_SVD_MEM4_172)
#define PHY_BB_SVD_MEM4_172_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_172_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_172_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_172_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_172_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_172_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_172_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_172_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_172_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_172_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_172_ADDRESS                                      0x126b0
#define PHY_BB_SVD_MEM4_172_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_172_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_172_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_172_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_172_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_172_RESET                                        0x00000000

// 0x126b4 (BB_SVD_MEM4_173)
#define PHY_BB_SVD_MEM4_173_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_173_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_173_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_173_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_173_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_173_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_173_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_173_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_173_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_173_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_173_ADDRESS                                      0x126b4
#define PHY_BB_SVD_MEM4_173_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_173_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_173_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_173_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_173_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_173_RESET                                        0x00000000

// 0x126b8 (BB_SVD_MEM4_174)
#define PHY_BB_SVD_MEM4_174_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_174_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_174_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_174_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_174_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_174_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_174_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_174_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_174_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_174_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_174_ADDRESS                                      0x126b8
#define PHY_BB_SVD_MEM4_174_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_174_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_174_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_174_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_174_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_174_RESET                                        0x00000000

// 0x126bc (BB_SVD_MEM4_175)
#define PHY_BB_SVD_MEM4_175_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_175_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_175_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_175_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_175_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_175_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_175_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_175_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_175_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_175_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_175_ADDRESS                                      0x126bc
#define PHY_BB_SVD_MEM4_175_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_175_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_175_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_175_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_175_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_175_RESET                                        0x00000000

// 0x126c0 (BB_SVD_MEM4_176)
#define PHY_BB_SVD_MEM4_176_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_176_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_176_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_176_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_176_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_176_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_176_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_176_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_176_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_176_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_176_ADDRESS                                      0x126c0
#define PHY_BB_SVD_MEM4_176_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_176_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_176_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_176_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_176_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_176_RESET                                        0x00000000

// 0x126c4 (BB_SVD_MEM4_177)
#define PHY_BB_SVD_MEM4_177_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_177_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_177_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_177_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_177_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_177_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_177_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_177_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_177_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_177_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_177_ADDRESS                                      0x126c4
#define PHY_BB_SVD_MEM4_177_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_177_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_177_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_177_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_177_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_177_RESET                                        0x00000000

// 0x126c8 (BB_SVD_MEM4_178)
#define PHY_BB_SVD_MEM4_178_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_178_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_178_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_178_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_178_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_178_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_178_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_178_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_178_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_178_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_178_ADDRESS                                      0x126c8
#define PHY_BB_SVD_MEM4_178_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_178_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_178_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_178_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_178_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_178_RESET                                        0x00000000

// 0x126cc (BB_SVD_MEM4_179)
#define PHY_BB_SVD_MEM4_179_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_179_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_179_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_179_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_179_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_179_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_179_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_179_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_179_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_179_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_179_ADDRESS                                      0x126cc
#define PHY_BB_SVD_MEM4_179_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_179_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_179_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_179_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_179_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_179_RESET                                        0x00000000

// 0x126d0 (BB_SVD_MEM4_180)
#define PHY_BB_SVD_MEM4_180_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_180_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_180_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_180_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_180_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_180_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_180_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_180_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_180_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_180_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_180_ADDRESS                                      0x126d0
#define PHY_BB_SVD_MEM4_180_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_180_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_180_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_180_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_180_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_180_RESET                                        0x00000000

// 0x126d4 (BB_SVD_MEM4_181)
#define PHY_BB_SVD_MEM4_181_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_181_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_181_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_181_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_181_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_181_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_181_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_181_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_181_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_181_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_181_ADDRESS                                      0x126d4
#define PHY_BB_SVD_MEM4_181_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_181_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_181_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_181_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_181_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_181_RESET                                        0x00000000

// 0x126d8 (BB_SVD_MEM4_182)
#define PHY_BB_SVD_MEM4_182_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_182_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_182_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_182_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_182_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_182_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_182_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_182_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_182_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_182_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_182_ADDRESS                                      0x126d8
#define PHY_BB_SVD_MEM4_182_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_182_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_182_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_182_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_182_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_182_RESET                                        0x00000000

// 0x126dc (BB_SVD_MEM4_183)
#define PHY_BB_SVD_MEM4_183_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_183_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_183_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_183_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_183_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_183_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_183_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_183_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_183_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_183_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_183_ADDRESS                                      0x126dc
#define PHY_BB_SVD_MEM4_183_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_183_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_183_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_183_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_183_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_183_RESET                                        0x00000000

// 0x126e0 (BB_SVD_MEM4_184)
#define PHY_BB_SVD_MEM4_184_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_184_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_184_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_184_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_184_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_184_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_184_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_184_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_184_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_184_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_184_ADDRESS                                      0x126e0
#define PHY_BB_SVD_MEM4_184_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_184_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_184_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_184_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_184_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_184_RESET                                        0x00000000

// 0x126e4 (BB_SVD_MEM4_185)
#define PHY_BB_SVD_MEM4_185_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_185_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_185_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_185_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_185_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_185_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_185_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_185_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_185_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_185_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_185_ADDRESS                                      0x126e4
#define PHY_BB_SVD_MEM4_185_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_185_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_185_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_185_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_185_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_185_RESET                                        0x00000000

// 0x126e8 (BB_SVD_MEM4_186)
#define PHY_BB_SVD_MEM4_186_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_186_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_186_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_186_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_186_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_186_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_186_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_186_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_186_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_186_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_186_ADDRESS                                      0x126e8
#define PHY_BB_SVD_MEM4_186_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_186_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_186_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_186_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_186_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_186_RESET                                        0x00000000

// 0x126ec (BB_SVD_MEM4_187)
#define PHY_BB_SVD_MEM4_187_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_187_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_187_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_187_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_187_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_187_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_187_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_187_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_187_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_187_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_187_ADDRESS                                      0x126ec
#define PHY_BB_SVD_MEM4_187_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_187_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_187_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_187_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_187_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_187_RESET                                        0x00000000

// 0x126f0 (BB_SVD_MEM4_188)
#define PHY_BB_SVD_MEM4_188_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_188_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_188_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_188_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_188_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_188_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_188_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_188_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_188_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_188_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_188_ADDRESS                                      0x126f0
#define PHY_BB_SVD_MEM4_188_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_188_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_188_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_188_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_188_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_188_RESET                                        0x00000000

// 0x126f4 (BB_SVD_MEM4_189)
#define PHY_BB_SVD_MEM4_189_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_189_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_189_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_189_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_189_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_189_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_189_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_189_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_189_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_189_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_189_ADDRESS                                      0x126f4
#define PHY_BB_SVD_MEM4_189_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_189_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_189_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_189_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_189_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_189_RESET                                        0x00000000

// 0x126f8 (BB_SVD_MEM4_190)
#define PHY_BB_SVD_MEM4_190_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_190_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_190_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_190_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_190_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_190_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_190_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_190_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_190_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_190_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_190_ADDRESS                                      0x126f8
#define PHY_BB_SVD_MEM4_190_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_190_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_190_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_190_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_190_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_190_RESET                                        0x00000000

// 0x126fc (BB_SVD_MEM4_191)
#define PHY_BB_SVD_MEM4_191_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_191_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_191_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_191_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_191_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_191_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_191_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_191_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_191_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_191_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_191_ADDRESS                                      0x126fc
#define PHY_BB_SVD_MEM4_191_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_191_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_191_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_191_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_191_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_191_RESET                                        0x00000000

// 0x12700 (BB_SVD_MEM4_192)
#define PHY_BB_SVD_MEM4_192_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_192_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_192_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_192_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_192_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_192_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_192_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_192_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_192_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_192_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_192_ADDRESS                                      0x12700
#define PHY_BB_SVD_MEM4_192_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_192_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_192_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_192_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_192_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_192_RESET                                        0x00000000

// 0x12704 (BB_SVD_MEM4_193)
#define PHY_BB_SVD_MEM4_193_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_193_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_193_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_193_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_193_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_193_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_193_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_193_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_193_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_193_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_193_ADDRESS                                      0x12704
#define PHY_BB_SVD_MEM4_193_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_193_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_193_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_193_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_193_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_193_RESET                                        0x00000000

// 0x12708 (BB_SVD_MEM4_194)
#define PHY_BB_SVD_MEM4_194_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_194_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_194_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_194_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_194_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_194_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_194_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_194_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_194_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_194_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_194_ADDRESS                                      0x12708
#define PHY_BB_SVD_MEM4_194_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_194_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_194_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_194_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_194_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_194_RESET                                        0x00000000

// 0x1270c (BB_SVD_MEM4_195)
#define PHY_BB_SVD_MEM4_195_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_195_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_195_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_195_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_195_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_195_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_195_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_195_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_195_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_195_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_195_ADDRESS                                      0x1270c
#define PHY_BB_SVD_MEM4_195_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_195_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_195_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_195_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_195_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_195_RESET                                        0x00000000

// 0x12710 (BB_SVD_MEM4_196)
#define PHY_BB_SVD_MEM4_196_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_196_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_196_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_196_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_196_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_196_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_196_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_196_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_196_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_196_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_196_ADDRESS                                      0x12710
#define PHY_BB_SVD_MEM4_196_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_196_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_196_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_196_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_196_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_196_RESET                                        0x00000000

// 0x12714 (BB_SVD_MEM4_197)
#define PHY_BB_SVD_MEM4_197_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_197_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_197_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_197_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_197_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_197_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_197_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_197_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_197_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_197_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_197_ADDRESS                                      0x12714
#define PHY_BB_SVD_MEM4_197_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_197_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_197_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_197_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_197_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_197_RESET                                        0x00000000

// 0x12718 (BB_SVD_MEM4_198)
#define PHY_BB_SVD_MEM4_198_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_198_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_198_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_198_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_198_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_198_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_198_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_198_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_198_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_198_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_198_ADDRESS                                      0x12718
#define PHY_BB_SVD_MEM4_198_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_198_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_198_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_198_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_198_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_198_RESET                                        0x00000000

// 0x1271c (BB_SVD_MEM4_199)
#define PHY_BB_SVD_MEM4_199_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_199_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_199_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_199_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_199_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_199_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_199_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_199_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_199_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_199_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_199_ADDRESS                                      0x1271c
#define PHY_BB_SVD_MEM4_199_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_199_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_199_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_199_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_199_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_199_RESET                                        0x00000000

// 0x12720 (BB_SVD_MEM4_200)
#define PHY_BB_SVD_MEM4_200_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_200_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_200_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_200_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_200_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_200_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_200_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_200_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_200_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_200_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_200_ADDRESS                                      0x12720
#define PHY_BB_SVD_MEM4_200_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_200_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_200_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_200_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_200_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_200_RESET                                        0x00000000

// 0x12724 (BB_SVD_MEM4_201)
#define PHY_BB_SVD_MEM4_201_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_201_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_201_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_201_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_201_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_201_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_201_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_201_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_201_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_201_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_201_ADDRESS                                      0x12724
#define PHY_BB_SVD_MEM4_201_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_201_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_201_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_201_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_201_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_201_RESET                                        0x00000000

// 0x12728 (BB_SVD_MEM4_202)
#define PHY_BB_SVD_MEM4_202_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_202_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_202_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_202_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_202_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_202_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_202_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_202_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_202_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_202_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_202_ADDRESS                                      0x12728
#define PHY_BB_SVD_MEM4_202_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_202_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_202_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_202_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_202_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_202_RESET                                        0x00000000

// 0x1272c (BB_SVD_MEM4_203)
#define PHY_BB_SVD_MEM4_203_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_203_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_203_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_203_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_203_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_203_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_203_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_203_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_203_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_203_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_203_ADDRESS                                      0x1272c
#define PHY_BB_SVD_MEM4_203_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_203_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_203_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_203_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_203_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_203_RESET                                        0x00000000

// 0x12730 (BB_SVD_MEM4_204)
#define PHY_BB_SVD_MEM4_204_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_204_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_204_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_204_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_204_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_204_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_204_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_204_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_204_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_204_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_204_ADDRESS                                      0x12730
#define PHY_BB_SVD_MEM4_204_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_204_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_204_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_204_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_204_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_204_RESET                                        0x00000000

// 0x12734 (BB_SVD_MEM4_205)
#define PHY_BB_SVD_MEM4_205_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_205_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_205_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_205_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_205_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_205_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_205_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_205_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_205_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_205_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_205_ADDRESS                                      0x12734
#define PHY_BB_SVD_MEM4_205_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_205_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_205_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_205_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_205_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_205_RESET                                        0x00000000

// 0x12738 (BB_SVD_MEM4_206)
#define PHY_BB_SVD_MEM4_206_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_206_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_206_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_206_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_206_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_206_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_206_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_206_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_206_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_206_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_206_ADDRESS                                      0x12738
#define PHY_BB_SVD_MEM4_206_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_206_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_206_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_206_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_206_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_206_RESET                                        0x00000000

// 0x1273c (BB_SVD_MEM4_207)
#define PHY_BB_SVD_MEM4_207_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_207_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_207_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_207_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_207_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_207_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_207_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_207_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_207_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_207_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_207_ADDRESS                                      0x1273c
#define PHY_BB_SVD_MEM4_207_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_207_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_207_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_207_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_207_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_207_RESET                                        0x00000000

// 0x12740 (BB_SVD_MEM4_208)
#define PHY_BB_SVD_MEM4_208_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_208_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_208_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_208_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_208_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_208_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_208_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_208_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_208_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_208_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_208_ADDRESS                                      0x12740
#define PHY_BB_SVD_MEM4_208_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_208_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_208_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_208_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_208_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_208_RESET                                        0x00000000

// 0x12744 (BB_SVD_MEM4_209)
#define PHY_BB_SVD_MEM4_209_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_209_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_209_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_209_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_209_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_209_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_209_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_209_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_209_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_209_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_209_ADDRESS                                      0x12744
#define PHY_BB_SVD_MEM4_209_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_209_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_209_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_209_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_209_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_209_RESET                                        0x00000000

// 0x12748 (BB_SVD_MEM4_210)
#define PHY_BB_SVD_MEM4_210_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_210_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_210_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_210_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_210_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_210_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_210_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_210_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_210_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_210_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_210_ADDRESS                                      0x12748
#define PHY_BB_SVD_MEM4_210_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_210_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_210_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_210_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_210_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_210_RESET                                        0x00000000

// 0x1274c (BB_SVD_MEM4_211)
#define PHY_BB_SVD_MEM4_211_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_211_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_211_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_211_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_211_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_211_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_211_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_211_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_211_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_211_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_211_ADDRESS                                      0x1274c
#define PHY_BB_SVD_MEM4_211_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_211_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_211_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_211_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_211_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_211_RESET                                        0x00000000

// 0x12750 (BB_SVD_MEM4_212)
#define PHY_BB_SVD_MEM4_212_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_212_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_212_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_212_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_212_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_212_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_212_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_212_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_212_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_212_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_212_ADDRESS                                      0x12750
#define PHY_BB_SVD_MEM4_212_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_212_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_212_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_212_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_212_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_212_RESET                                        0x00000000

// 0x12754 (BB_SVD_MEM4_213)
#define PHY_BB_SVD_MEM4_213_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_213_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_213_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_213_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_213_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_213_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_213_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_213_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_213_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_213_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_213_ADDRESS                                      0x12754
#define PHY_BB_SVD_MEM4_213_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_213_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_213_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_213_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_213_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_213_RESET                                        0x00000000

// 0x12758 (BB_SVD_MEM4_214)
#define PHY_BB_SVD_MEM4_214_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_214_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_214_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_214_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_214_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_214_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_214_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_214_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_214_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_214_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_214_ADDRESS                                      0x12758
#define PHY_BB_SVD_MEM4_214_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_214_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_214_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_214_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_214_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_214_RESET                                        0x00000000

// 0x1275c (BB_SVD_MEM4_215)
#define PHY_BB_SVD_MEM4_215_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_215_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_215_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_215_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_215_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_215_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_215_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_215_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_215_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_215_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_215_ADDRESS                                      0x1275c
#define PHY_BB_SVD_MEM4_215_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_215_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_215_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_215_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_215_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_215_RESET                                        0x00000000

// 0x12760 (BB_SVD_MEM4_216)
#define PHY_BB_SVD_MEM4_216_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_216_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_216_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_216_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_216_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_216_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_216_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_216_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_216_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_216_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_216_ADDRESS                                      0x12760
#define PHY_BB_SVD_MEM4_216_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_216_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_216_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_216_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_216_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_216_RESET                                        0x00000000

// 0x12764 (BB_SVD_MEM4_217)
#define PHY_BB_SVD_MEM4_217_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_217_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_217_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_217_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_217_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_217_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_217_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_217_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_217_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_217_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_217_ADDRESS                                      0x12764
#define PHY_BB_SVD_MEM4_217_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_217_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_217_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_217_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_217_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_217_RESET                                        0x00000000

// 0x12768 (BB_SVD_MEM4_218)
#define PHY_BB_SVD_MEM4_218_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_218_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_218_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_218_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_218_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_218_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_218_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_218_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_218_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_218_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_218_ADDRESS                                      0x12768
#define PHY_BB_SVD_MEM4_218_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_218_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_218_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_218_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_218_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_218_RESET                                        0x00000000

// 0x1276c (BB_SVD_MEM4_219)
#define PHY_BB_SVD_MEM4_219_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_219_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_219_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_219_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_219_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_219_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_219_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_219_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_219_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_219_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_219_ADDRESS                                      0x1276c
#define PHY_BB_SVD_MEM4_219_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_219_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_219_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_219_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_219_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_219_RESET                                        0x00000000

// 0x12770 (BB_SVD_MEM4_220)
#define PHY_BB_SVD_MEM4_220_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_220_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_220_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_220_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_220_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_220_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_220_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_220_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_220_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_220_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_220_ADDRESS                                      0x12770
#define PHY_BB_SVD_MEM4_220_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_220_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_220_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_220_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_220_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_220_RESET                                        0x00000000

// 0x12774 (BB_SVD_MEM4_221)
#define PHY_BB_SVD_MEM4_221_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_221_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_221_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_221_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_221_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_221_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_221_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_221_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_221_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_221_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_221_ADDRESS                                      0x12774
#define PHY_BB_SVD_MEM4_221_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_221_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_221_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_221_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_221_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_221_RESET                                        0x00000000

// 0x12778 (BB_SVD_MEM4_222)
#define PHY_BB_SVD_MEM4_222_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_222_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_222_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_222_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_222_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_222_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_222_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_222_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_222_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_222_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_222_ADDRESS                                      0x12778
#define PHY_BB_SVD_MEM4_222_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_222_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_222_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_222_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_222_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_222_RESET                                        0x00000000

// 0x1277c (BB_SVD_MEM4_223)
#define PHY_BB_SVD_MEM4_223_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_223_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_223_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_223_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_223_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_223_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_223_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_223_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_223_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_223_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_223_ADDRESS                                      0x1277c
#define PHY_BB_SVD_MEM4_223_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_223_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_223_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_223_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_223_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_223_RESET                                        0x00000000

// 0x12780 (BB_SVD_MEM4_224)
#define PHY_BB_SVD_MEM4_224_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_224_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_224_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_224_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_224_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_224_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_224_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_224_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_224_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_224_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_224_ADDRESS                                      0x12780
#define PHY_BB_SVD_MEM4_224_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_224_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_224_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_224_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_224_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_224_RESET                                        0x00000000

// 0x12784 (BB_SVD_MEM4_225)
#define PHY_BB_SVD_MEM4_225_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_225_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_225_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_225_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_225_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_225_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_225_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_225_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_225_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_225_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_225_ADDRESS                                      0x12784
#define PHY_BB_SVD_MEM4_225_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_225_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_225_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_225_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_225_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_225_RESET                                        0x00000000

// 0x12788 (BB_SVD_MEM4_226)
#define PHY_BB_SVD_MEM4_226_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_226_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_226_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_226_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_226_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_226_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_226_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_226_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_226_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_226_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_226_ADDRESS                                      0x12788
#define PHY_BB_SVD_MEM4_226_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_226_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_226_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_226_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_226_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_226_RESET                                        0x00000000

// 0x1278c (BB_SVD_MEM4_227)
#define PHY_BB_SVD_MEM4_227_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_227_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_227_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_227_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_227_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_227_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_227_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_227_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_227_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_227_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_227_ADDRESS                                      0x1278c
#define PHY_BB_SVD_MEM4_227_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_227_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_227_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_227_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_227_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_227_RESET                                        0x00000000

// 0x12790 (BB_SVD_MEM4_228)
#define PHY_BB_SVD_MEM4_228_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_228_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_228_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_228_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_228_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_228_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_228_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_228_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_228_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_228_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_228_ADDRESS                                      0x12790
#define PHY_BB_SVD_MEM4_228_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_228_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_228_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_228_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_228_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_228_RESET                                        0x00000000

// 0x12794 (BB_SVD_MEM4_229)
#define PHY_BB_SVD_MEM4_229_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_229_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_229_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_229_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_229_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_229_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_229_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_229_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_229_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_229_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_229_ADDRESS                                      0x12794
#define PHY_BB_SVD_MEM4_229_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_229_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_229_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_229_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_229_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_229_RESET                                        0x00000000

// 0x12798 (BB_SVD_MEM4_230)
#define PHY_BB_SVD_MEM4_230_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_230_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_230_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_230_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_230_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_230_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_230_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_230_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_230_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_230_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_230_ADDRESS                                      0x12798
#define PHY_BB_SVD_MEM4_230_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_230_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_230_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_230_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_230_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_230_RESET                                        0x00000000

// 0x1279c (BB_SVD_MEM4_231)
#define PHY_BB_SVD_MEM4_231_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_231_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_231_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_231_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_231_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_231_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_231_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_231_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_231_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_231_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_231_ADDRESS                                      0x1279c
#define PHY_BB_SVD_MEM4_231_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_231_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_231_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_231_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_231_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_231_RESET                                        0x00000000

// 0x127a0 (BB_SVD_MEM4_232)
#define PHY_BB_SVD_MEM4_232_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_232_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_232_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_232_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_232_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_232_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_232_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_232_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_232_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_232_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_232_ADDRESS                                      0x127a0
#define PHY_BB_SVD_MEM4_232_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_232_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_232_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_232_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_232_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_232_RESET                                        0x00000000

// 0x127a4 (BB_SVD_MEM4_233)
#define PHY_BB_SVD_MEM4_233_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_233_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_233_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_233_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_233_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_233_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_233_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_233_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_233_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_233_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_233_ADDRESS                                      0x127a4
#define PHY_BB_SVD_MEM4_233_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_233_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_233_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_233_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_233_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_233_RESET                                        0x00000000

// 0x127a8 (BB_SVD_MEM4_234)
#define PHY_BB_SVD_MEM4_234_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_234_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_234_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_234_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_234_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_234_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_234_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_234_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_234_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_234_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_234_ADDRESS                                      0x127a8
#define PHY_BB_SVD_MEM4_234_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_234_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_234_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_234_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_234_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_234_RESET                                        0x00000000

// 0x127ac (BB_SVD_MEM4_235)
#define PHY_BB_SVD_MEM4_235_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_235_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_235_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_235_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_235_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_235_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_235_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_235_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_235_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_235_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_235_ADDRESS                                      0x127ac
#define PHY_BB_SVD_MEM4_235_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_235_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_235_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_235_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_235_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_235_RESET                                        0x00000000

// 0x127b0 (BB_SVD_MEM4_236)
#define PHY_BB_SVD_MEM4_236_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_236_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_236_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_236_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_236_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_236_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_236_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_236_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_236_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_236_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_236_ADDRESS                                      0x127b0
#define PHY_BB_SVD_MEM4_236_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_236_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_236_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_236_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_236_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_236_RESET                                        0x00000000

// 0x127b4 (BB_SVD_MEM4_237)
#define PHY_BB_SVD_MEM4_237_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_237_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_237_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_237_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_237_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_237_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_237_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_237_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_237_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_237_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_237_ADDRESS                                      0x127b4
#define PHY_BB_SVD_MEM4_237_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_237_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_237_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_237_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_237_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_237_RESET                                        0x00000000

// 0x127b8 (BB_SVD_MEM4_238)
#define PHY_BB_SVD_MEM4_238_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_238_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_238_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_238_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_238_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_238_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_238_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_238_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_238_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_238_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_238_ADDRESS                                      0x127b8
#define PHY_BB_SVD_MEM4_238_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_238_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_238_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_238_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_238_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_238_RESET                                        0x00000000

// 0x127bc (BB_SVD_MEM4_239)
#define PHY_BB_SVD_MEM4_239_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_239_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_239_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_239_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_239_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_239_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_239_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_239_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_239_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_239_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_239_ADDRESS                                      0x127bc
#define PHY_BB_SVD_MEM4_239_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_239_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_239_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_239_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_239_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_239_RESET                                        0x00000000

// 0x127c0 (BB_SVD_MEM4_240)
#define PHY_BB_SVD_MEM4_240_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_240_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_240_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_240_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_240_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_240_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_240_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_240_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_240_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_240_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_240_ADDRESS                                      0x127c0
#define PHY_BB_SVD_MEM4_240_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_240_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_240_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_240_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_240_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_240_RESET                                        0x00000000

// 0x127c4 (BB_SVD_MEM4_241)
#define PHY_BB_SVD_MEM4_241_SVD_MEM4_MSB                                 31
#define PHY_BB_SVD_MEM4_241_SVD_MEM4_LSB                                 0
#define PHY_BB_SVD_MEM4_241_SVD_MEM4_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_241_SVD_MEM4_GET(x)                              (((x) & PHY_BB_SVD_MEM4_241_SVD_MEM4_MASK) >> PHY_BB_SVD_MEM4_241_SVD_MEM4_LSB)
#define PHY_BB_SVD_MEM4_241_SVD_MEM4_SET(x)                              (((0 | (x)) << PHY_BB_SVD_MEM4_241_SVD_MEM4_LSB) & PHY_BB_SVD_MEM4_241_SVD_MEM4_MASK)
#define PHY_BB_SVD_MEM4_241_SVD_MEM4_RESET                               0
#define PHY_BB_SVD_MEM4_241_ADDRESS                                      0x127c4
#define PHY_BB_SVD_MEM4_241_HW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_241_SW_MASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_241_HW_WRITE_MASK                                0xffffffff
#define PHY_BB_SVD_MEM4_241_SW_WRITE_MASK                                0x00000000
#define PHY_BB_SVD_MEM4_241_RSTMASK                                      0xffffffff
#define PHY_BB_SVD_MEM4_241_RESET                                        0x00000000


#endif /* _BB_REG_MAP_H_ */
