
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000180                       # Number of seconds simulated
sim_ticks                                   180389500                       # Number of ticks simulated
final_tick                                  180389500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71240                       # Simulator instruction rate (inst/s)
host_op_rate                                   132042                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               34204153                       # Simulator tick rate (ticks/s)
host_mem_usage                                4901912                       # Number of bytes of host memory used
host_seconds                                     5.27                       # Real time elapsed on the host
sim_insts                                      375710                       # Number of instructions simulated
sim_ops                                        696373                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           49536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.dcache.prefetcher        31360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.icache.prefetcher       309568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::feature_extraction_datapath.cache.prefetcher          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             396672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        49536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49536                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data               88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.dcache.prefetcher          490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.icache.prefetcher         4837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::feature_extraction_datapath.cache.prefetcher            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6198                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          274605784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           31221329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.dcache.prefetcher    173846039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.icache.prefetcher   1716108754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::feature_extraction_datapath.cache.prefetcher      3193091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2198974996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     274605784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        274605784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         274605784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          31221329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dcache.prefetcher    173846039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.icache.prefetcher   1716108754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::feature_extraction_datapath.cache.prefetcher      3193091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2198974996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6212                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6212                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 397248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  397568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     180387501                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6212                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    382.446602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   299.435853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.029384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           46      4.47%      4.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          281     27.28%     31.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          402     39.03%     70.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           50      4.85%     75.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           57      5.53%     81.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           30      2.91%     84.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      1.55%     85.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      1.94%     87.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          128     12.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1030                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    219575192                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               335956442                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   31035000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35346.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4995.98                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54081.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2202.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2203.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       4.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5168                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      29038.55                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5926200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3134670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29195460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         12907440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             29301420                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               372000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        41122650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         2947680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          4705740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              129613260                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            718.518872                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            115156154                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       355000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       5466000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     17306000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7675254                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      59412346                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     90174900                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1492260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   774180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                15086820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         12907440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             16862310                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               487680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        52647480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         3578880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          4720140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              108557190                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            601.793286                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            142147925                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       684750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       5466000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     17366000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      9322004                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      32090825                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    115459921                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  124760                       # Number of BP lookups
system.cpu.branchPred.condPredicted            124760                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              5176                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               110086                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    5118                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1116                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          110086                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              77029                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            33057                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3074                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      114522                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       37819                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1131                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           119                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       45892                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           143                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   182                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       180389500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           360780                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              78027                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         488568                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      124760                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              82147                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        167007                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   10522                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           439                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           69                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                     45805                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1219                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             250860                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.646261                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.261520                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    95490     38.07%     38.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6537      2.61%     40.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4843      1.93%     42.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5233      2.09%     44.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     6917      2.76%     47.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    61423     24.48%     71.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3957      1.58%     73.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     7426      2.96%     76.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    59034     23.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               250860                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.345806                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.354199                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    73750                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 23866                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    144216                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  3767                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   5261                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 885513                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   5261                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    77095                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   16086                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6021                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    144301                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  2096                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 863404                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    40                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    366                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   1347                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              985873                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               2263712                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1205894                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             33341                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                802412                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   183461                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                290                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            295                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      5819                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               121856                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               44590                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              3259                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1688                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     815873                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1002                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    773440                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1982                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          120501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       178004                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            820                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        250860                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.083154                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.461104                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               73690     29.37%     29.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               14465      5.77%     35.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               18022      7.18%     42.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               18843      7.51%     49.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               18634      7.43%     57.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               73566     29.33%     86.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               16981      6.77%     93.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               11122      4.43%     97.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5537      2.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          250860                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4849     86.05%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     9      0.16%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    153      2.72%     88.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   570     10.12%     99.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 6      0.11%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               48      0.85%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3192      0.41%      0.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                602258     77.87%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  534      0.07%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1140      0.15%     78.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               10533      1.36%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               114739     14.83%     94.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               38746      5.01%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1798      0.23%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            500      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 773440                       # Type of FU issued
system.cpu.iq.rate                           2.143800                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        5635                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007286                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1773737                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            917179                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       740692                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               31620                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              20242                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        15312                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 760111                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   15772                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             8348                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16709                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9999                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          146                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            19                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   5261                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   14607                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   803                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              816875                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               140                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                121856                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                44590                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                491                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     15                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   783                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             54                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1402                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         5104                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 6506                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                761143                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                114278                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             12297                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       152091                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   106353                       # Number of branches executed
system.cpu.iew.exec_stores                      37813                       # Number of stores executed
system.cpu.iew.exec_rate                     2.109715                       # Inst execution rate
system.cpu.iew.wb_sent                         759068                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        756004                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    560849                       # num instructions producing a value
system.cpu.iew.wb_consumers                    828364                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.095471                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.677056                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          120442                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             182                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              5224                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       231993                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.001698                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.730654                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        72222     31.13%     31.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        23487     10.12%     41.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        15533      6.70%     47.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        19856      8.56%     56.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         8390      3.62%     60.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        60935     26.27%     86.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2935      1.27%     87.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2673      1.15%     88.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        25962     11.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       231993                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               375710                       # Number of instructions committed
system.cpu.commit.committedOps                 696373                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         139738                       # Number of memory references committed
system.cpu.commit.loads                        105147                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     101571                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      14150                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    683718                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 3411                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1747      0.25%      0.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           543178     78.00%     78.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             527      0.08%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1127      0.16%     78.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          10056      1.44%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          103755     14.90%     94.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          34221      4.91%     99.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1392      0.20%     99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          370      0.05%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            696373                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 25962                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1022833                       # The number of ROB reads
system.cpu.rob.rob_writes                     1653032                       # The number of ROB writes
system.cpu.timesIdled                             868                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          109920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      375710                       # Number of Instructions Simulated
system.cpu.committedOps                        696373                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.960262                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.960262                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.041383                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.041383                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1033690                       # number of integer regfile reads
system.cpu.int_regfile_writes                  600180                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     27952                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    13770                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    548194                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   256323                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  367201                       # number of misc regfile reads
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.num_hwpf_issued       769734                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified      1102103                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit       328739                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull          105                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage         13833                       # number of prefetches not generated due to page crossing
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 9                       # number of replacements
system.cpu.dcache.tags.tagsinuse           512.338643                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              139310                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               578                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            241.020761                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    79.255007                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.dcache.prefetcher   433.083636                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.077397                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.dcache.prefetcher     0.422933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.500331                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          481                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          464                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.469727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.085938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            279573                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           279573                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       104756                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          104756                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        34551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          34551                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        139307                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           139307                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       139307                       # number of overall hits
system.cpu.dcache.overall_hits::total          139307                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          145                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           145                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           40                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          185                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            185                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          185                       # number of overall misses
system.cpu.dcache.overall_misses::total           185                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     12796500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12796500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      3425500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3425500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     16222000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     16222000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     16222000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     16222000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       104901                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       104901                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        34591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        34591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       139492                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       139492                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       139492                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       139492                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001382                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001382                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001156                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001156                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001326                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001326                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001326                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001326                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 88251.724138                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88251.724138                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85637.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85637.500000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 87686.486486                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87686.486486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 87686.486486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87686.486486                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 9                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           90                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           92                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           92                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           55                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           38                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::cpu.dcache.prefetcher          499                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          499                       # number of HardPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           93                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           93                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           93                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.dcache.prefetcher          499                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          592                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5118500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5118500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      3367500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3367500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::cpu.dcache.prefetcher     48961918                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     48961918                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      8486000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8486000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      8486000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.dcache.prefetcher     48961918                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     57447918                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000524                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000524                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001099                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001099                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000667                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004244                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 93063.636364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93063.636364                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 88618.421053                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88618.421053                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 98120.076152                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 98120.076152                       # average HardPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 91247.311828                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91247.311828                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 91247.311828                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 98120.076152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 97040.402027                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.prefetcher.num_hwpf_issued       335091                       # number of hwpf issued
system.cpu.icache.prefetcher.pfIdentified       339881                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfBufferHit         4182                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull           65                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         26559                       # number of prefetches not generated due to page crossing
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              5105                       # number of replacements
system.cpu.icache.tags.tagsinuse           491.328708                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44542                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5611                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.938335                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    48.272028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.icache.prefetcher   443.056680                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.094281                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.icache.prefetcher     0.865345                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.959626                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          450                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0          135                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             97221                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            97221                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        44542                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           44542                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         44542                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            44542                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        44542                       # number of overall hits
system.cpu.icache.overall_hits::total           44542                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1263                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1263                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1263                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1263                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1263                       # number of overall misses
system.cpu.icache.overall_misses::total          1263                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     84593000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     84593000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     84593000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     84593000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     84593000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     84593000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        45805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        45805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        45805                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        45805                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        45805                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        45805                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.027573                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.027573                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.027573                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.027573                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.027573                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.027573                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66977.830562                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66977.830562                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 66977.830562                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66977.830562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 66977.830562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66977.830562                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              3169                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          488                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          488                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          488                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          488                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          488                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          488                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          775                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          775                       # number of ReadReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::cpu.icache.prefetcher         4850                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         4850                       # number of HardPFReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          775                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          775                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          775                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.icache.prefetcher         4850                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5625                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     66127000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66127000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::cpu.icache.prefetcher    408395129                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    408395129                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     66127000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66127000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     66127000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.icache.prefetcher    408395129                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    474522129                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.016920                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016920                       # mshr miss rate for ReadReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.016920                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016920                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.016920                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.122803                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 85325.161290                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85325.161290                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::cpu.icache.prefetcher 84205.181237                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 84205.181237                       # average HardPFReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 85325.161290                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85325.161290                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 85325.161290                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.icache.prefetcher 84205.181237                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84359.489600                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.clk_domain.clock        10000                       # Clock period in ticks
system.feature_extraction_datapath.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache_queue_reads            0                       # Number of reads to the feature_extraction_datapath.cache_queue
system.feature_extraction_datapath.cache_queue_writes            0                       # Number of writes to the feature_extraction_datapath.cache_queue
system.feature_extraction_datapath.total_dcache_loads          143                       # Total number of dcache loads
system.feature_extraction_datapath.total_dcache_stores          150                       # Total number of dcache stores.
system.feature_extraction_datapath.dcache_latency::samples          293                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::mean 14649.464164                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::gmean 12736.769744                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::stdev  9526.411153                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::0-2047            0      0.00%      0.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::2048-4095            0      0.00%      0.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::4096-6143            0      0.00%      0.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::6144-8191            0      0.00%      0.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::8192-10239          229     78.16%     78.16% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::10240-12287            0      0.00%     78.16% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::12288-14335            0      0.00%     78.16% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::14336-16383            0      0.00%     78.16% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::16384-18431            0      0.00%     78.16% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::18432-20479           14      4.78%     82.94% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::20480-22527            0      0.00%     82.94% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::22528-24575            3      1.02%     83.96% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::24576-26623            0      0.00%     83.96% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::26624-28671            0      0.00%     83.96% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::28672-30719           22      7.51%     91.47% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::30720-32767            0      0.00%     91.47% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::32768-34815            3      1.02%     92.49% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::34816-36863            0      0.00%     92.49% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::36864-38911            0      0.00%     92.49% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::38912-40959           20      6.83%     99.32% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::40960-43007            0      0.00%     99.32% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::43008-45055            2      0.68%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::45056-47103            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::47104-49151            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::49152-51199            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::51200-53247            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::53248-55295            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::55296-57343            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::57344-59391            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::59392-61439            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::total          293                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_queue_time::samples          293                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::mean 29590.443686                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::gmean 25149.114893                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::stdev 59367.408765                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::0-65535          292     99.66%     99.66% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::65536-131071            0      0.00%     99.66% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::131072-196607            0      0.00%     99.66% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::196608-262143            0      0.00%     99.66% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::262144-327679            0      0.00%     99.66% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::327680-393215            0      0.00%     99.66% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::393216-458751            0      0.00%     99.66% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::458752-524287            0      0.00%     99.66% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::524288-589823            0      0.00%     99.66% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::589824-655359            0      0.00%     99.66% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::655360-720895            0      0.00%     99.66% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::720896-786431            0      0.00%     99.66% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::786432-851967            0      0.00%     99.66% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::851968-917503            0      0.00%     99.66% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::917504-983039            0      0.00%     99.66% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::983040-1.04858e+06            1      0.34%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.31072e+06-1.37626e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.37626e+06-1.44179e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.44179e+06-1.50733e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.50733e+06-1.57286e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.57286e+06-1.6384e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.6384e+06-1.70394e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.70394e+06-1.76947e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.76947e+06-1.83501e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.83501e+06-1.90054e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.90054e+06-1.96608e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::total          293                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.total_acp_loads            0                       # Total number of ACP loads
system.feature_extraction_datapath.total_acp_stores            0                       # Total number of ACP stores.
system.feature_extraction_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::mean          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::gmean          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::stdev          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::0            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::1            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::2            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::3            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::4            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::5            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::6            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::7            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::8            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::9            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::10            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::11            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::12            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::13            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::14            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::15            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::16            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::17            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::18            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::19            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::20            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::21            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::22            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::23            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::24            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::25            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::26            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::27            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::28            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::29            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::total            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::0            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::1            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::2            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::3            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::4            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::5            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::6            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::7            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::8            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::9            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::10            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::11            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::12            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::13            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::14            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::15            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::16            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::17            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::18            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::19            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::20            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::21            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::22            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::23            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::24            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::25            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::26            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::27            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::28            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::29            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.dma_setup_cycles            0                       # Total number of cycles spent on setting up DMA transfers.
system.feature_extraction_datapath.sim_cycles         2712                       # Total accelerator cycles
system.feature_extraction_datapath.tlb.hits          293                       # TLB hits
system.feature_extraction_datapath.tlb.misses            1                       # TLB misses
system.feature_extraction_datapath.tlb.reads          294                       # TLB reads
system.feature_extraction_datapath.tlb.updates            1                       # TLB updates
system.feature_extraction_datapath.tlb.hitRate     0.996599                       # TLB hit rate
system.feature_extraction_datapath.cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.prefetcher.num_hwpf_issued         1225                       # number of hwpf issued
system.feature_extraction_datapath.cache.prefetcher.pfIdentified         2247                       # number of prefetch candidates identified
system.feature_extraction_datapath.cache.prefetcher.pfBufferHit         1016                       # number of redundant prefetches already in prefetch queue
system.feature_extraction_datapath.cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.feature_extraction_datapath.cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.feature_extraction_datapath.cache.prefetcher.pfSpanPage          105                       # number of prefetches not generated due to page crossing
system.feature_extraction_datapath.cache.tags.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.tags.replacements            0                       # number of replacements
system.feature_extraction_datapath.cache.tags.tagsinuse    31.372441                       # Cycle average of tags in use
system.feature_extraction_datapath.cache.tags.total_refs          282                       # Total number of references to valid blocks.
system.feature_extraction_datapath.cache.tags.sampled_refs           37                       # Sample count of references to valid blocks.
system.feature_extraction_datapath.cache.tags.avg_refs     7.621622                       # Average number of references to valid blocks.
system.feature_extraction_datapath.cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.feature_extraction_datapath.cache.tags.occ_blocks::feature_extraction_datapath.cache     2.616242                       # Average occupied blocks per requestor
system.feature_extraction_datapath.cache.tags.occ_blocks::feature_extraction_datapath.cache.prefetcher    28.756200                       # Average occupied blocks per requestor
system.feature_extraction_datapath.cache.tags.occ_percent::feature_extraction_datapath.cache     0.005110                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_percent::feature_extraction_datapath.cache.prefetcher     0.056164                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_percent::total     0.061274                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_task_id_blocks::1022           34                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_blocks::1024            3                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.age_task_id_blocks_1022::2           34                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_percent::1022     0.066406                       # Percentage of cache occupancy per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_percent::1024     0.005859                       # Percentage of cache occupancy per task id
system.feature_extraction_datapath.cache.tags.tag_accesses         1216                       # Number of tag accesses
system.feature_extraction_datapath.cache.tags.data_accesses         1216                       # Number of data accesses
system.feature_extraction_datapath.cache.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.ReadReq_hits::feature_extraction_datapath.cache          141                       # number of ReadReq hits
system.feature_extraction_datapath.cache.ReadReq_hits::total          141                       # number of ReadReq hits
system.feature_extraction_datapath.cache.WriteReq_hits::feature_extraction_datapath.cache           89                       # number of WriteReq hits
system.feature_extraction_datapath.cache.WriteReq_hits::total           89                       # number of WriteReq hits
system.feature_extraction_datapath.cache.demand_hits::feature_extraction_datapath.cache          230                       # number of demand (read+write) hits
system.feature_extraction_datapath.cache.demand_hits::total          230                       # number of demand (read+write) hits
system.feature_extraction_datapath.cache.overall_hits::feature_extraction_datapath.cache          230                       # number of overall hits
system.feature_extraction_datapath.cache.overall_hits::total          230                       # number of overall hits
system.feature_extraction_datapath.cache.ReadReq_misses::feature_extraction_datapath.cache            2                       # number of ReadReq misses
system.feature_extraction_datapath.cache.ReadReq_misses::total            2                       # number of ReadReq misses
system.feature_extraction_datapath.cache.WriteReq_misses::feature_extraction_datapath.cache           62                       # number of WriteReq misses
system.feature_extraction_datapath.cache.WriteReq_misses::total           62                       # number of WriteReq misses
system.feature_extraction_datapath.cache.demand_misses::feature_extraction_datapath.cache           64                       # number of demand (read+write) misses
system.feature_extraction_datapath.cache.demand_misses::total           64                       # number of demand (read+write) misses
system.feature_extraction_datapath.cache.overall_misses::feature_extraction_datapath.cache           64                       # number of overall misses
system.feature_extraction_datapath.cache.overall_misses::total           64                       # number of overall misses
system.feature_extraction_datapath.cache.ReadReq_miss_latency::feature_extraction_datapath.cache        80000                       # number of ReadReq miss cycles
system.feature_extraction_datapath.cache.ReadReq_miss_latency::total        80000                       # number of ReadReq miss cycles
system.feature_extraction_datapath.cache.WriteReq_miss_latency::feature_extraction_datapath.cache      1932000                       # number of WriteReq miss cycles
system.feature_extraction_datapath.cache.WriteReq_miss_latency::total      1932000                       # number of WriteReq miss cycles
system.feature_extraction_datapath.cache.demand_miss_latency::feature_extraction_datapath.cache      2012000                       # number of demand (read+write) miss cycles
system.feature_extraction_datapath.cache.demand_miss_latency::total      2012000                       # number of demand (read+write) miss cycles
system.feature_extraction_datapath.cache.overall_miss_latency::feature_extraction_datapath.cache      2012000                       # number of overall miss cycles
system.feature_extraction_datapath.cache.overall_miss_latency::total      2012000                       # number of overall miss cycles
system.feature_extraction_datapath.cache.ReadReq_accesses::feature_extraction_datapath.cache          143                       # number of ReadReq accesses(hits+misses)
system.feature_extraction_datapath.cache.ReadReq_accesses::total          143                       # number of ReadReq accesses(hits+misses)
system.feature_extraction_datapath.cache.WriteReq_accesses::feature_extraction_datapath.cache          151                       # number of WriteReq accesses(hits+misses)
system.feature_extraction_datapath.cache.WriteReq_accesses::total          151                       # number of WriteReq accesses(hits+misses)
system.feature_extraction_datapath.cache.demand_accesses::feature_extraction_datapath.cache          294                       # number of demand (read+write) accesses
system.feature_extraction_datapath.cache.demand_accesses::total          294                       # number of demand (read+write) accesses
system.feature_extraction_datapath.cache.overall_accesses::feature_extraction_datapath.cache          294                       # number of overall (read+write) accesses
system.feature_extraction_datapath.cache.overall_accesses::total          294                       # number of overall (read+write) accesses
system.feature_extraction_datapath.cache.ReadReq_miss_rate::feature_extraction_datapath.cache     0.013986                       # miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.ReadReq_miss_rate::total     0.013986                       # miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.WriteReq_miss_rate::feature_extraction_datapath.cache     0.410596                       # miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.WriteReq_miss_rate::total     0.410596                       # miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.demand_miss_rate::feature_extraction_datapath.cache     0.217687                       # miss rate for demand accesses
system.feature_extraction_datapath.cache.demand_miss_rate::total     0.217687                       # miss rate for demand accesses
system.feature_extraction_datapath.cache.overall_miss_rate::feature_extraction_datapath.cache     0.217687                       # miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_miss_rate::total     0.217687                       # miss rate for overall accesses
system.feature_extraction_datapath.cache.ReadReq_avg_miss_latency::feature_extraction_datapath.cache        40000                       # average ReadReq miss latency
system.feature_extraction_datapath.cache.ReadReq_avg_miss_latency::total        40000                       # average ReadReq miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_miss_latency::feature_extraction_datapath.cache 31161.290323                       # average WriteReq miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_miss_latency::total 31161.290323                       # average WriteReq miss latency
system.feature_extraction_datapath.cache.demand_avg_miss_latency::feature_extraction_datapath.cache 31437.500000                       # average overall miss latency
system.feature_extraction_datapath.cache.demand_avg_miss_latency::total 31437.500000                       # average overall miss latency
system.feature_extraction_datapath.cache.overall_avg_miss_latency::feature_extraction_datapath.cache 31437.500000                       # average overall miss latency
system.feature_extraction_datapath.cache.overall_avg_miss_latency::total 31437.500000                       # average overall miss latency
system.feature_extraction_datapath.cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked::no_targets            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.cache.WriteReq_mshr_hits::feature_extraction_datapath.cache           51                       # number of WriteReq MSHR hits
system.feature_extraction_datapath.cache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.feature_extraction_datapath.cache.demand_mshr_hits::feature_extraction_datapath.cache           51                       # number of demand (read+write) MSHR hits
system.feature_extraction_datapath.cache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.feature_extraction_datapath.cache.overall_mshr_hits::feature_extraction_datapath.cache           51                       # number of overall MSHR hits
system.feature_extraction_datapath.cache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.feature_extraction_datapath.cache.ReadReq_mshr_misses::feature_extraction_datapath.cache            2                       # number of ReadReq MSHR misses
system.feature_extraction_datapath.cache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.feature_extraction_datapath.cache.WriteReq_mshr_misses::feature_extraction_datapath.cache           11                       # number of WriteReq MSHR misses
system.feature_extraction_datapath.cache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.feature_extraction_datapath.cache.HardPFReq_mshr_misses::feature_extraction_datapath.cache.prefetcher           36                       # number of HardPFReq MSHR misses
system.feature_extraction_datapath.cache.HardPFReq_mshr_misses::total           36                       # number of HardPFReq MSHR misses
system.feature_extraction_datapath.cache.demand_mshr_misses::feature_extraction_datapath.cache           13                       # number of demand (read+write) MSHR misses
system.feature_extraction_datapath.cache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::feature_extraction_datapath.cache           13                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::feature_extraction_datapath.cache.prefetcher           36                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_latency::feature_extraction_datapath.cache        42000                       # number of ReadReq MSHR miss cycles
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_latency::total        42000                       # number of ReadReq MSHR miss cycles
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_latency::feature_extraction_datapath.cache       231000                       # number of WriteReq MSHR miss cycles
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_latency::total       231000                       # number of WriteReq MSHR miss cycles
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher      2458945                       # number of HardPFReq MSHR miss cycles
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_latency::total      2458945                       # number of HardPFReq MSHR miss cycles
system.feature_extraction_datapath.cache.demand_mshr_miss_latency::feature_extraction_datapath.cache       273000                       # number of demand (read+write) MSHR miss cycles
system.feature_extraction_datapath.cache.demand_mshr_miss_latency::total       273000                       # number of demand (read+write) MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::feature_extraction_datapath.cache       273000                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher      2458945                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::total      2731945                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_rate::feature_extraction_datapath.cache     0.013986                       # mshr miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_rate::total     0.013986                       # mshr miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_rate::feature_extraction_datapath.cache     0.072848                       # mshr miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_rate::total     0.072848                       # mshr miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_rate::feature_extraction_datapath.cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.feature_extraction_datapath.cache.demand_mshr_miss_rate::feature_extraction_datapath.cache     0.044218                       # mshr miss rate for demand accesses
system.feature_extraction_datapath.cache.demand_mshr_miss_rate::total     0.044218                       # mshr miss rate for demand accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::feature_extraction_datapath.cache     0.044218                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::feature_extraction_datapath.cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::total     0.166667                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.ReadReq_avg_mshr_miss_latency::feature_extraction_datapath.cache        21000                       # average ReadReq mshr miss latency
system.feature_extraction_datapath.cache.ReadReq_avg_mshr_miss_latency::total        21000                       # average ReadReq mshr miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_mshr_miss_latency::feature_extraction_datapath.cache        21000                       # average WriteReq mshr miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_mshr_miss_latency::total        21000                       # average WriteReq mshr miss latency
system.feature_extraction_datapath.cache.HardPFReq_avg_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher 68304.027778                       # average HardPFReq mshr miss latency
system.feature_extraction_datapath.cache.HardPFReq_avg_mshr_miss_latency::total 68304.027778                       # average HardPFReq mshr miss latency
system.feature_extraction_datapath.cache.demand_avg_mshr_miss_latency::feature_extraction_datapath.cache        21000                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.demand_avg_mshr_miss_latency::total        21000                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::feature_extraction_datapath.cache        21000                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher 68304.027778                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::total 55753.979592                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         11379                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         5186                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           35                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    180389500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6203                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5113                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              10                       # Transaction distribution
system.membus.trans_dist::ReadExReq                37                       # Transaction distribution
system.membus.trans_dist::ReadExResp               37                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6217                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        16340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.feature_extraction_datapath.cache.mem_side::system.mem_ctrls.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.feature_extraction_datapath.cache.mem_side::total           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       359104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       359104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        36992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        36992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.feature_extraction_datapath.cache.mem_side::system.mem_ctrls.port          576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.feature_extraction_datapath.cache.mem_side::total          576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  396672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               52                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6266                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.017236                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.130160                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6158     98.28%     98.28% # Request fanout histogram
system.membus.snoop_fanout::1                     108      1.72%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6266                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12566352                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28933463                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            3018564                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)
system.membus.respLayer6.occupancy             211257                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
