 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Sun Aug 21 23:22:59 2022
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/System/Backend/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          643
Number of nets:                          2246
Number of cells:                         1577
Number of combinational cells:           1274
Number of sequential cells:               270
Number of macros/black boxes:               0
Number of buf/inv:                        310
Number of references:                      12

Combinational area:              13082.550743
Buf/Inv area:                     1539.123622
Noncombinational area:            7442.627447
Macro/Black Box area:                0.000000
Net Interconnect area:          579322.855255

Total cell area:                 20525.178190
Total area:                     599848.033445

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  ------------------------------------------------
SYS_TOP                           20525.1782    100.0     14.1204     0.0000  0.0000  SYS_TOP
U0_ALU                             6967.2407     33.9   1527.3566   460.0897  0.0000  ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16
U0_ALU/add_39                       231.8099      1.1    231.8099     0.0000  0.0000  ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_0
U0_ALU/div_57                      2333.3961     11.4   2333.3961     0.0000  0.0000  ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW_div_uns_0
U0_ALU/mult_51                     2151.0076     10.5   1908.6074     0.0000  0.0000  ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW02_mult_0
U0_ALU/mult_51/FS_1                 242.4002      1.2    242.4002     0.0000  0.0000  ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_1
U0_ALU/sub_45                       263.5808      1.3    263.5808     0.0000  0.0000  ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_sub_0
U0_CLK_GATE                          21.1806      0.1      0.0000    21.1806  0.0000  CLK_GATE
U0_ClkDiv                           573.0529      2.8    391.8411   181.2118  0.0000  ClkDiv_RATIO_WIDTH6
U0_RST_SYNC_1                        84.7224      0.4     32.9476    51.7748  0.0000  RST_SYNC_NUM_STAGES2_0
U0_RST_SYNC_2                        80.0156      0.4     28.2408    51.7748  0.0000  RST_SYNC_NUM_STAGES2_1
U0_Reg_File                        6954.2970     33.9   2858.2044  4096.0927  0.0000  Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8
U0_SYS_CTRL                        1396.7429      6.8    793.0958   603.6471  0.0000  SYS_CTRL
U0_UART                            3479.5019     17.0      0.0000     0.0000  0.0000  UART
U0_UART/U0_UART_Tx                  949.5969      4.6      0.0000     0.0000  0.0000  UART_Tx
U0_UART/U0_UART_Tx/U0               200.0390      1.0     85.8991   114.1399  0.0000  UART_Tx_FSM
U0_UART/U0_UART_Tx/U1               518.9247      2.5    198.8623   320.0624  0.0000  serializer
U0_UART/U0_UART_Tx/U2               125.9069      0.6     98.8428    27.0641  0.0000  Parity_Calc
U0_UART/U0_UART_Tx/U3               104.7263      0.5     78.8389    25.8874  0.0000  MUX_8x1
U0_UART/U1_UART_Rx                 2529.9050     12.3      0.0000     0.0000  0.0000  UART_Rx
U0_UART/U1_UART_Rx/U0_FSM           840.1638      4.1    736.6142   103.5496  0.0000  UART_Rx_FSM
U0_UART/U1_UART_Rx/U1_Sampler       509.5111      2.5    431.8489    77.6622  0.0000  data_sampling
U0_UART/U1_UART_Rx/U2_Deserializer
                                    302.4119      1.5     95.3127   207.0992  0.0000  deserializer
U0_UART/U1_UART_Rx/U3_Counter       638.9481      3.1    355.3634   283.5847  0.0000  edge_bit_counter
U0_UART/U1_UART_Rx/U4_Parity        148.2642      0.7    122.3768    25.8874  0.0000  parity_check
U0_UART/U1_UART_Rx/U5_Start          37.6544      0.2     11.7670    25.8874  0.0000  start_check
U0_UART/U1_UART_Rx/U6_Stop           52.9515      0.3     27.0641    25.8874  0.0000  stop_check
U0_bit_synchronizer                  58.8350      0.3      0.0000    58.8350  0.0000  bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_0
U0_data_sync_1                      491.8606      2.4    115.3166   282.4080  0.0000  data_synchronizer_BUS_WIDTH8_NUM_STAGES2_0
U0_data_sync_1/U0                    58.8350      0.3      0.0000    58.8350  0.0000  bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_2
U0_data_sync_1/U1                    35.3010      0.2      5.8835    29.4175  0.0000  pulse_generator_0
U0_data_sync_2                      403.6081      2.0     87.0758   232.9866  0.0000  data_synchronizer_BUS_WIDTH8_NUM_STAGES2_1
U0_data_sync_2/U0                    51.7748      0.3      0.0000    51.7748  0.0000  bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_1
U0_data_sync_2/U1                    31.7709      0.2      5.8835    25.8874  0.0000  pulse_generator_1
--------------------------------  ----------  -------  ----------  ---------  ------  ------------------------------------------------
Total                                                  13082.5507  7442.6274  0.0000

1
