$date
	Sun Mar  2 20:03:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_seq_mealy $end
$var wire 1 ! Y $end
$var reg 1 " X $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " X $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var parameter 3 % IDLE $end
$var parameter 3 & S1 $end
$var parameter 3 ' S10 $end
$var parameter 3 ( S101 $end
$var parameter 3 ) S1011 $end
$var parameter 3 * S10110 $end
$var reg 1 ! Y $end
$var reg 3 + nxt_state [2:0] $end
$var reg 3 , state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 *
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 ,
b0 +
1$
0#
0"
0!
$end
#5
1#
#10
0#
0$
#15
1#
#20
b1 +
0#
1"
#25
b1 ,
1#
#30
b10 +
0#
0"
#35
b0 +
b10 ,
1#
#40
b11 +
0#
1"
#45
b100 +
b11 ,
1#
#50
0#
#55
b10 +
b100 ,
1#
#60
b101 +
0#
0"
#65
b0 +
1!
b101 ,
1#
#70
b11 +
0#
1"
#75
b100 +
0!
b11 ,
1#
#80
0#
#85
b10 +
b100 ,
1#
#90
b101 +
0#
0"
#95
b0 +
1!
b101 ,
1#
#100
0#
#105
0!
b0 ,
1#
#110
0#
