Return-Path: <devicetree+bounces-137942-lists+devicetree=lfdr.de@vger.kernel.org>
X-Original-To: lists+devicetree@lfdr.de
Delivered-To: lists+devicetree@lfdr.de
Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org [IPv6:2604:1380:40f1:3f00::1])
	by mail.lfdr.de (Postfix) with ESMTPS id 77B0DA0B278
	for <lists+devicetree@lfdr.de>; Mon, 13 Jan 2025 10:15:38 +0100 (CET)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sy.mirrors.kernel.org (Postfix) with ESMTPS id E8ECB7A262C
	for <lists+devicetree@lfdr.de>; Mon, 13 Jan 2025 09:15:29 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 031EA2343AE;
	Mon, 13 Jan 2025 09:15:32 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="L+r4fbGU"
X-Original-To: devicetree@vger.kernel.org
Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2042.outbound.protection.outlook.com [40.107.20.42])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9AF52233D92;
	Mon, 13 Jan 2025 09:15:29 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.20.42
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1736759731; cv=fail; b=Rnk+Jon6PAGAhjtIjVOrB/F04fiG83q2DvqBMEswYPQh1BrXK5nKdQB+Ao+f8MLPWNAOSkEv7g6DIwAdOTt/Y0u42G2WADYohurwSxzjX2XXk4Zj6WSLNn5VbkJwbbSEHPbCmA76nJW2BK+87zQr2VSbW2G8HmL+ivzzwqiPWqQ=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1736759731; c=relaxed/simple;
	bh=BQXc5BBdUXP4wHDattirMPgzAnJTaQ6OaM/c6WnBZac=;
	h=Message-ID:Date:Subject:To:Cc:References:From:In-Reply-To:
	 Content-Type:MIME-Version; b=PKCm7xEY4Z+8xALoZ6CTsO/7i3VVQXrPHa+8QQ2DnV5e3odHE+dw4J1Odphtxxc6NKhge59waBc/aXCSRK8EAsi9R4bC15Yl394ho2LKGdYqbdyQ1qLuHs2rOOXB3S/OkP4+ulpwR+ZdNfRutlXRPk+Lw+A76O4aoIY4g3qnbOg=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com; spf=pass smtp.mailfrom=oss.nxp.com; dkim=pass (2048-bit key) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b=L+r4fbGU; arc=fail smtp.client-ip=40.107.20.42
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.nxp.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.nxp.com
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=NX792n0pipH5cg/nWySAA+W7Rah4zFPsY0nimEnboVKuoSouYIFB9X3d8At7uAUxFrcZpDkUoNxG/WVsxj+d3f8N9loQoBjamqRChakxvA1ETUTlHtjvVvQKH3bVLjrdPRY7j0whLY36l2EP2uKFgm3dvEFIA6s3RjC+odpVV6XMpmG+uifrGdwP3dA4D3JF5wUiMbagZ1TQ+ALY5amRCfC5Mm7fr9xaWpVcAE6J2ucwa9/zVcTxxiXHWbfHLgXZcsEcC7NeMT8ODR2mLuZxSENLYsmcKuepY1ZdydSCCLu4um+TVoZmwz8mW07A0SqkyCnP+w+P03ro5eOOTrbH/w==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=UnbTmzQ7eZrAuY1oxk8FSXMW+3vT0ghEEPYWv9si7bE=;
 b=ogJ0rHKyFoDr6U/kmAxc7hXSDrAD7J6YedhTAM4a+Si94aw3aro2oJIK2F7LmgnqHatLkQeXkEug9snEo7P98PPnS7+Wz9P8RIesUNlkG9zLJlL4XTRFNoQfePHXUR1kvG/5U4efeNlEewJmwQ6FBdD680exr/5yhvamJafuGobB4tm0OqMvePW0skhcu1JJJOU1XFv1u2P7fPt924qx0gMzmG4XB+UgKY1xdxq8t31AIpViWWSog9NCFlbgNOZ+7Yp752TsdXmEH3AxIa5DRX1fnzwpvbwbyNhB7UFGDyirTbBxJ9blSsGFgPAHl3T1Nur2g1iADpqmpDrdpLvHwA==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com;
 dkim=pass header.d=oss.nxp.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com;
 s=selector1-NXP1-onmicrosoft-com;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=UnbTmzQ7eZrAuY1oxk8FSXMW+3vT0ghEEPYWv9si7bE=;
 b=L+r4fbGUnKuIApEOjhFrGA16axw4gNDRdOsp66NsQJZU4En1FC7FV/yiO5FUIUEG9sG1sEY1fsI9TMqEuQ8u4OzTPUxl1xQAiyigwBj6Nh3Fc9k+cDRpPb8XbFuZzYXKIgLzruH4WluUFcKV3Wq3a3d2mToTDXVdZziKkSuhnfzhEzhkzeeZ3uD6qf/oVBOEmpkOUO+1QhQRgfM9t3U8HpMXswTXkZ0ail22//YpYNTnMgc8FbQ4BL7DqGlZHUt1zzm8nJper1f4VqrP6e6Qt5BHU2nI8Qaf8i5iQoxdDfmXTIsv11I6fYgRx+t3ugoFla0XQ9Tvo3sGT+fmBLJxmQ==
Authentication-Results: dkim=none (message not signed)
 header.d=none;dmarc=none action=none header.from=oss.nxp.com;
Received: from DU0PR04MB9251.eurprd04.prod.outlook.com (2603:10a6:10:352::15)
 by AS4PR04MB9289.eurprd04.prod.outlook.com (2603:10a6:20b:4e4::5) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8335.15; Mon, 13 Jan
 2025 09:15:26 +0000
Received: from DU0PR04MB9251.eurprd04.prod.outlook.com
 ([fe80::708f:69ee:15df:6ebd]) by DU0PR04MB9251.eurprd04.prod.outlook.com
 ([fe80::708f:69ee:15df:6ebd%5]) with mapi id 15.20.8335.017; Mon, 13 Jan 2025
 09:15:26 +0000
Message-ID: <bdf12d3a-dfb9-44f5-b95b-4dd38859b6fe@oss.nxp.com>
Date: Mon, 13 Jan 2025 11:15:22 +0200
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v4 1/4] arm64: dts: s32g: add 'I2C' common board support
To: Frank Li <Frank.li@nxp.com>
Cc: Chester Lin <chester62515@gmail.com>, Matthias Brugger
 <mbrugger@suse.com>, Ghennadi Procopciuc <ghennadi.procopciuc@oss.nxp.com>,
 Shawn Guo <shawnguo@kernel.org>, Sascha Hauer <s.hauer@pengutronix.de>,
 Fabio Estevam <festevam@gmail.com>, Rob Herring <robh@kernel.org>,
 Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley
 <conor+dt@kernel.org>, Pengutronix Kernel Team <kernel@pengutronix.de>,
 linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev,
 devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
 NXP S32 Linux <s32@nxp.com>, Christophe Lizzi <clizzi@redhat.com>,
 Alberto Ruiz <aruizrui@redhat.com>, Enric Balletbo <eballetb@redhat.com>
References: <20241220123916.1452582-1-ciprianmarian.costea@oss.nxp.com>
 <20241220123916.1452582-2-ciprianmarian.costea@oss.nxp.com>
 <Z2WQ8j2kIQ462dxX@lizhi-Precision-Tower-5810>
Content-Language: en-US
From: Ciprian Marian Costea <ciprianmarian.costea@oss.nxp.com>
In-Reply-To: <Z2WQ8j2kIQ462dxX@lizhi-Precision-Tower-5810>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
X-ClientProxiedBy: AS4P250CA0018.EURP250.PROD.OUTLOOK.COM
 (2603:10a6:20b:5e3::13) To DU0PR04MB9251.eurprd04.prod.outlook.com
 (2603:10a6:10:352::15)
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: DU0PR04MB9251:EE_|AS4PR04MB9289:EE_
X-MS-Office365-Filtering-Correlation-Id: d73863eb-e0b5-4d47-ff11-08dd33b2d0ea
X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|376014|7416014|366016;
X-Microsoft-Antispam-Message-Info:
	=?utf-8?B?THI0eFFyN0RPS0p4cUhKZXR4WTNIRU9LeFV1TzZIekNnVVRMcGdTTktWTGRx?=
 =?utf-8?B?M0NKUGZmYXg2Ri9uSytJWHhGcVUxOWdSWElWMUw5WE1MclkweTQraFNITWI2?=
 =?utf-8?B?K20wck5HV0RpWmRITGJhOU9XOW5VNko5R1AwaGZMdWZCempWNzdhbEJJUGZo?=
 =?utf-8?B?OW5kcmluV3JiTTlYSm55RCtEdWs3bzNpT3lzczBYbFljUmdPRmxIOVZTVEVN?=
 =?utf-8?B?OHNNVlRvMzN5ajJHTXoydWxXZVJ2N0hsM04rRHd3ZzNuemQrSkcwdjFzaUdT?=
 =?utf-8?B?WnN0c2ZPM0lSQ0l0T2ZmUGFWYjNjelRyYWRYeUZlUlJvazByZFUwVm14Qnlj?=
 =?utf-8?B?azg0TCtPK2RBT2ZoQlZkZWV6QzBxWDFRVHd5d1BlRStUandpa21Gdm5YMUsz?=
 =?utf-8?B?dHlxcUx5enZqb3BBT3RDUjV3Z1pycEU5dVhNVDdFdEgvQUlHWU5aaXB1YXNu?=
 =?utf-8?B?dEtyNk5XVmFEWDluRkFkSDYrYW1HTnNWMEd2eTBURk92L3kwM3hSbTFpZ2tZ?=
 =?utf-8?B?SFd4bldxMFNmUTE3Y3hMYVFFWVhmeEM5T0RDcU5CNGI2U1FjYmtZNE5FU01J?=
 =?utf-8?B?SkdvbXprL3VqQnNmUjlvV1ZWZm82bVlybHNvcitNMDd6aXNqekllQjMxKzJl?=
 =?utf-8?B?dGxSdWJpM1IrNUZNWVVEbHEyRXlxRXhjS1JUODQ5SGxXRTBUcFdQSnhTZWNw?=
 =?utf-8?B?N0NnbjBhRDN5YWxNK0lMV3l3SDlMU3BXNmpKYTVSTmV3cER0cVFjZzROQ0Zh?=
 =?utf-8?B?Q2t1dHNMVlpNUjJpamRUTDNCZWJaMkNWaXptajI1a0JIQm5jdmI2OW1wM3dl?=
 =?utf-8?B?N2hiN0lVZmIxb0JjbCsvN1pvSnpKcE5Fd1lCMU5RVklPb2xvTkg0Y2lxWHp4?=
 =?utf-8?B?ZU8yL21DVWpPTEF3NXRDYmo5dU11S3UwemFnSyt3bnVhcWV3RWxsTEYvOTNi?=
 =?utf-8?B?YWl6OGxQZ1U0anlQblpWK1ViVEJPWkRwaERDUmNPdjFubWhZTkQwc3VlQkZa?=
 =?utf-8?B?eks3NHpZNFNFem44akFJVFVKMWZnM3RTaGdRZ2xaQTd0c3lMbWVVRDAxMkRB?=
 =?utf-8?B?SDUrZFU5a3FLWENsR2wrY3ZsRDY1RmVyWGlBKzBFUE1qb08xRStyK20vU3Vj?=
 =?utf-8?B?aWJKOGM1WVpmOVR2MmE5S05NenFlRWZpRnRjb2wxMXEvQWNHRUo3Z3hYRUNn?=
 =?utf-8?B?OHlqeGorL0d5Qzc5NWlFM3l3SFR2UXBRY1VtTFM1N055alQzSXBxWjMxcWdN?=
 =?utf-8?B?RjdCUkZldk5WVExlT2hjUEs2b0Z3THZacUdyL0RqYldTbm1BS3JlK0RyMnd0?=
 =?utf-8?B?eU9TblJ6Z3lHb2w1c1RLeXBnNzVJQjJkcVprcitQVVR1SWNkS1lySncxWjFU?=
 =?utf-8?B?VXg3clljSyswMTZ1Z3ZwajZIcTJMY3dWakkvZmpUajd0M1lKRnlLcSszU3Bt?=
 =?utf-8?B?SUFpOFFESTdHdngxQXdRdU5vUGNrVlhRRDdpVVRReFhkMDRnak03TjduczFS?=
 =?utf-8?B?VkJ2Yk5NdlNVQmxvVkRJMGhtdlFwL3o4cVVUTEhtQjh6VHFPc3VCR3lYaFB5?=
 =?utf-8?B?Y3BsUEhUMTJicElISWxJKzB0Q0lEV2FmUFZEQkR4SUdRMTkyOVlBTDVteEJW?=
 =?utf-8?B?OWxHMHpnNzVvT3c0c0NxRnRnNWxPNmQ0UTlIbU9STmNLbVVlQ0preE1EUlZq?=
 =?utf-8?B?NWxYSUc0SHYrdUhyc3RJVGJuSjBUQXE3K2RieHJyVDFrZVIzS1VJRU96bTRh?=
 =?utf-8?B?TlZQV29HTHQ0WVprRUxBMlNkRjM5SmdOcUlmaU92MUpjT3hSUFpFU2JnVzhW?=
 =?utf-8?B?T3NibGcweWNPV0dEY2IyVzlDZ0UwYVdscE5UREhYS2JKTHlnTmJUSFpvSkZO?=
 =?utf-8?Q?mxW+EEhMRF9Ni?=
X-Forefront-Antispam-Report:
	CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9251.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(376014)(7416014)(366016);DIR:OUT;SFP:1101;
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?czNVT2l0MXB0ZFFySmJYV3VFTFVNZmgyY2ZpWE92M0xTWmorNXMrMHp5NlZQ?=
 =?utf-8?B?QlVSZ2o1K0xieDZidEJSUUdzRFVQd0hkbU9TSXJzcmJRQUZORHJpdWFiemti?=
 =?utf-8?B?SmVzekIzOVM1ZDFLMHB0WHIrUllyc2xqMFVxdkxwcXVpSmpSNkZzZmVPaTNQ?=
 =?utf-8?B?aTNkeHZBbVF1TXlNS1dnV0hDZEM0eWRYbFZZS3BWc0JpMGpWZU9rcG00OFEw?=
 =?utf-8?B?eEd0Tk82N3ZGMVNNOGEyVXA3d3dvVVV1UXhBV214b2dYSFduRUpsQTJiV3hU?=
 =?utf-8?B?OHdnVDl2ZmFEQTFPcFhGOU1CbjFhL01rWVRLc29NeDMwTXZqajA2Q2gyNFpT?=
 =?utf-8?B?bTFPTmlER0gxbmFGMlNHNFVCTDFtaFplUkU0TUpuWEVRUGYzdG5WWjdhNG5Y?=
 =?utf-8?B?eDJUSm94RDliM1d5TnBHOXl5Y0JPa3lXMzFHcVphSENKVjJNTzN6Y3FsM2dv?=
 =?utf-8?B?azRaRTNKRFVkQTBvYk1QQ0pYOTg0R2FCV0pvTU9NZUthbkFwZnREeCtXS3FK?=
 =?utf-8?B?bkIyQVBNQ3FUV2F5a01ncnJjOXJHOWpWQU02SkJ0WUpNR1Y1NkQ3RHNIYWlO?=
 =?utf-8?B?aEE5UlVTZER3VGtxWGdyQm45aEFOT05qY0FSL3hzWDBnL29semQ4YmVNazlx?=
 =?utf-8?B?NHFTQW9VOGdNZS9TNG1nZHRCNXNrazlWdFdlYWhQdDBTb3NBSzdVNFAyeTdI?=
 =?utf-8?B?d0RrMlZxQ0RIMmJUU2MzUkxDbzBoZDBnQi9JdWJYZXFhK29kVmkrTXZNeld2?=
 =?utf-8?B?TGpXU1NKUjJqdy9iWWhML1pXUEs5TndKdFRlMlBxQ2cvMXVXZjkxS1l1TXR3?=
 =?utf-8?B?NHoxYjRpWFFwbklBbk5Ta0tYOXczaGVPSTZZNEd5VjRhZ3dlVktKRmN1UWhx?=
 =?utf-8?B?NDV2NUM5MXR5ZVZueEJkWDM2V1YrckRWeGdVL1BCVUZjV21kdHRFd1dvMWdi?=
 =?utf-8?B?TitnRFhSSmxzQjlYeUFSYmxyVWpudElOM0RhZjJ0cHg0QkhjTFpTdVZwdlNl?=
 =?utf-8?B?WWZEbWpsTjdTRzRwU3Q4cXd2VEJJQ0phY1E2MFArS1VXNkd1aUV2QlBBTWpa?=
 =?utf-8?B?cGR0VUYrc2JON3QvQ2ZHNEh5V2RJTDRTTHpJVzZXYlU0RHBpTFFEUGNqTG9q?=
 =?utf-8?B?UzRYem92RjdUMGxkTGtNVzlXVHJyY0RuRXp3cmdobmEyaGhmWWZXU3N4SnQz?=
 =?utf-8?B?VUdXM3h1amNTcmYwY0FPaGUzVzBsT0JScUZZNXE1cXJUcUcrQ0cySURKdVpN?=
 =?utf-8?B?R2xrazJrcmV2aGZteVE0Yll3c2lmUHR1d21HWE5yLzNLdVZtdEZqVFE0UmZl?=
 =?utf-8?B?bHg0RXFuZXU4SnV4RWpiQUFMRXZNdWdBNm56bHhlOENLWXluUm50TkM2RWYv?=
 =?utf-8?B?Mk9GN05mUk15bi9rVUV1UGs1aUtNa09CbkhaVWFsRktrN1RUWHBtTGJNeXBn?=
 =?utf-8?B?MVYwSlROSjhFZFNGWWNqOUpGVXVydUltT2pFaldua0k0Ui8zSGViYUhEVDBV?=
 =?utf-8?B?QkZzVE9jWkthNlhVZjhuRmN0Lyticjg4L3lHdEFDR1JOUk0rS2d4ckMzb1U2?=
 =?utf-8?B?S1B2bXZVTytxVXlOSVhDSTVoaFFxSVFXbmo5cmlKS25JTkU3c1daaDBra3Ni?=
 =?utf-8?B?bE8vcndBUnFLWlAzak9pMFhCd2c3Y0R5Njl0cEszcG9SUkJ1cnpaZzlHVjFC?=
 =?utf-8?B?VWxEdjZHdUNTZ1RmMlRpVjMxZ2FEcW1Wd0ttTktTaUZ0cHNVVWpiTUExcDZ1?=
 =?utf-8?B?bXlvZHN2S3hzYk9SaFcvV290cGlja01jSjdNWnVsdXhWUFAxMHFEdVdJRE9T?=
 =?utf-8?B?SjgvZ05iNGVNUXp6aWdLeUNxS3hEMDl5MUk3UkpRZWx3YzJNZXIwVlcxM0Vr?=
 =?utf-8?B?ZUo4elN3bXRXYWFsU0tYYzdDYmdwOGVOZzlueXNVTzE4d0lQNWQ1U3RwOC9D?=
 =?utf-8?B?cnAvZjZPYndIM3hsbmNRMG5DYXgvblNjN1Uyck9qQVVsUFoxV3l6MUY5N2VV?=
 =?utf-8?B?MmlBMTRORG5yVE4rZUVOdGF6YllrRWdsZHp4M055ZlZKelFnaERRVG9UVUh1?=
 =?utf-8?B?QWpBL2VKblM0TitaMGV2MUFOcWpjTmdlTndwUlkyT1hSV0RWOFhvTjRNcnZV?=
 =?utf-8?B?M1Fnd1phcHBURmZGRWs1aUVJRGcwL0t6TWh5T3FwNzViOUxxc05qTmc4aXVt?=
 =?utf-8?Q?WpAAYgD5Oz6k0TCmIECfyTk=3D?=
X-OriginatorOrg: oss.nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: d73863eb-e0b5-4d47-ff11-08dd33b2d0ea
X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9251.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Jan 2025 09:15:26.2109
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: KeTyZEG5ySRpTqxDq2+8v0p0iNuetGCfopbBj9SGtqiapjGVYyu3pPOcdV1FIdoXB1Y2RzyRE8KUZRMMmqH11UbWYJHueRU+kG8a0EwpF7Q=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS4PR04MB9289

On 12/20/2024 5:44 PM, Frank Li wrote:
> On Fri, Dec 20, 2024 at 02:39:13PM +0200, Ciprian Costea wrote:
> 

Hello Frank,

> Subject is wrong, this patch is not for common board
> 
> Simple said:  "Add I2C[0..2] support for s32g2 and s32g3"
> 
>> From: Ciprian Marian Costea <ciprianmarian.costea@oss.nxp.com>
>>
>> On both 'S32G2' and 'S32G3' SoCs there are five i2c controllers available
>> (i2c0-i2c4). Specific S32G2/S32G3 based board 'i2c' dts device support
>> will be added in further commits.
> 
> This commit have not touch "based board".
> 
> So"Add I2C[0..2] for S32G and S32G3 SoCs commit dts."
> 
> Allow only copy subject here for such simple add some nodes.
> 

Thanks. I will update accordingly in V5.

>>
>> Signed-off-by: Ciprian Marian Costea <ciprianmarian.costea@oss.nxp.com>
>> ---
>>   arch/arm64/boot/dts/freescale/s32g2.dtsi | 55 ++++++++++++++++++++++
>>   arch/arm64/boot/dts/freescale/s32g3.dtsi | 60 ++++++++++++++++++++++++
>>   2 files changed, 115 insertions(+)
>>
>> diff --git a/arch/arm64/boot/dts/freescale/s32g2.dtsi b/arch/arm64/boot/dts/freescale/s32g2.dtsi
>> index 7be430b78c83..1a9683c234b7 100644
>> --- a/arch/arm64/boot/dts/freescale/s32g2.dtsi
>> +++ b/arch/arm64/boot/dts/freescale/s32g2.dtsi
>> @@ -333,6 +333,39 @@ uart1: serial@401cc000 {
>>   			status = "disabled";
>>   		};
>>
>> +		i2c0: i2c@401e4000 {
>> +			compatible = "nxp,s32g2-i2c";
>> +			#address-cells = <1>;
>> +			#size-cells = <0>;
>> +			reg = <0x401e4000 0x1000>;
> 
> reg should just after compatible.
> 
> Frank
> 

Ok, I have nothing against this. I will update in V5 as I see now newer 
dtsi follow this.

>> +			interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
>> +			clocks = <&clks 40>;
>> +			clock-names = "ipg";
>> +			status = "disabled";
>> +		};
>> +
>> +		i2c1: i2c@401e8000 {
>> +			compatible = "nxp,s32g2-i2c";
>> +			#address-cells = <1>;
>> +			#size-cells = <0>;
>> +			reg = <0x401e8000 0x1000>;
>> +			interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
>> +			clocks = <&clks 40>;
>> +			clock-names = "ipg";
>> +			status = "disabled";
>> +		};
>> +
>> +		i2c2: i2c@401ec000 {
>> +			compatible = "nxp,s32g2-i2c";
>> +			#address-cells = <1>;
>> +			#size-cells = <0>;
>> +			reg = <0x401ec000 0x1000>;
>> +			interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
>> +			clocks = <&clks 40>;
>> +			clock-names = "ipg";
>> +			status = "disabled";
>> +		};
>> +
>>   		uart2: serial@402bc000 {
>>   			compatible = "nxp,s32g2-linflexuart",
>>   				     "fsl,s32v234-linflexuart";
>> @@ -341,6 +374,28 @@ uart2: serial@402bc000 {
>>   			status = "disabled";
>>   		};
>>
>> +		i2c3: i2c@402d8000 {
>> +			compatible = "nxp,s32g2-i2c";
>> +			#address-cells = <1>;
>> +			#size-cells = <0>;
>> +			reg = <0x402d8000 0x1000>;
>> +			interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
>> +			clocks = <&clks 40>;
>> +			clock-names = "ipg";
>> +			status = "disabled";
>> +		};
>> +
>> +		i2c4: i2c@402dc000 {
>> +			compatible = "nxp,s32g2-i2c";
>> +			#address-cells = <1>;
>> +			#size-cells = <0>;
>> +			reg = <0x402dc000 0x1000>;
>> +			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
>> +			clocks = <&clks 40>;
>> +			clock-names = "ipg";
>> +			status = "disabled";
>> +		};
>> +
>>   		usdhc0: mmc@402f0000 {
>>   			compatible = "nxp,s32g2-usdhc";
>>   			reg = <0x402f0000 0x1000>;
>> diff --git a/arch/arm64/boot/dts/freescale/s32g3.dtsi b/arch/arm64/boot/dts/freescale/s32g3.dtsi
>> index 6c572ffe37ca..5d28b439906d 100644
>> --- a/arch/arm64/boot/dts/freescale/s32g3.dtsi
>> +++ b/arch/arm64/boot/dts/freescale/s32g3.dtsi
>> @@ -390,6 +390,42 @@ uart1: serial@401cc000 {
>>   			status = "disabled";
>>   		};
>>
>> +		i2c0: i2c@401e4000 {
>> +			compatible = "nxp,s32g3-i2c",
>> +				     "nxp,s32g2-i2c";
>> +			#address-cells = <1>;
>> +			#size-cells = <0>;
>> +			reg = <0x401e4000 0x1000>;
>> +			interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
>> +			clocks = <&clks 40>;
>> +			clock-names = "ipg";
>> +			status = "disabled";
>> +		};
>> +
>> +		i2c1: i2c@401e8000 {
>> +			compatible = "nxp,s32g3-i2c",
>> +				     "nxp,s32g2-i2c";
>> +			#address-cells = <1>;
>> +			#size-cells = <0>;
>> +			reg = <0x401e8000 0x1000>;
>> +			interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
>> +			clocks = <&clks 40>;
>> +			clock-names = "ipg";
>> +			status = "disabled";
>> +		};
>> +
>> +		i2c2: i2c@401ec000 {
>> +			compatible = "nxp,s32g3-i2c",
>> +				     "nxp,s32g2-i2c";
>> +			#address-cells = <1>;
>> +			#size-cells = <0>;
>> +			reg = <0x401ec000 0x1000>;
>> +			interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
>> +			clocks = <&clks 40>;
>> +			clock-names = "ipg";
>> +			status = "disabled";
>> +		};
>> +
>>   		uart2: serial@402bc000 {
>>   			compatible = "nxp,s32g3-linflexuart",
>>   				     "fsl,s32v234-linflexuart";
>> @@ -398,6 +434,30 @@ uart2: serial@402bc000 {
>>   			status = "disabled";
>>   		};
>>
>> +		i2c3: i2c@402d8000 {
>> +			compatible = "nxp,s32g3-i2c",
>> +				     "nxp,s32g2-i2c";
>> +			#address-cells = <1>;
>> +			#size-cells = <0>;
>> +			reg = <0x402d8000 0x1000>;
>> +			interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
>> +			clocks = <&clks 40>;
>> +			clock-names = "ipg";
>> +			status = "disabled";
>> +		};
>> +
>> +		i2c4: i2c@402dc000 {
>> +			compatible = "nxp,s32g3-i2c",
>> +				     "nxp,s32g2-i2c";
>> +			#address-cells = <1>;
>> +			#size-cells = <0>;
>> +			reg = <0x402dc000 0x1000>;
>> +			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
>> +			clocks = <&clks 40>;
>> +			clock-names = "ipg";
>> +			status = "disabled";
>> +		};
>> +
>>   		usdhc0: mmc@402f0000 {
>>   			compatible = "nxp,s32g3-usdhc",
>>   				     "nxp,s32g2-usdhc";
>> --
>> 2.45.2
>>

Best Regards,
Ciprian


