#-- Synopsys, Inc.
#-- Version E-2011.03LC
#-- Project file C:\users\tmcphillips\designs\projects\mach64\veriloghdl\06_dipsto7segmentdisplay\run_options.txt
#-- Written on Wed Jan 25 17:15:00 2012


#project files
add_file -verilog "C:/ispLEVER_Classic1_5/ispcpld/../cae_library/synthesis/verilog/mach.v"
add_file -verilog "./mach64_verilog_project.h"
add_file -verilog "./dipsto7segmentdisplay.v"


#implementation: "06_dipsto7segmentdisplay"
impl -add 06_dipsto7segmentdisplay -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -num_critical_paths 3
set_option -num_startend_points 0

#device options
set_option -technology ispmach4000b
set_option -part LC4064B
set_option -package T44C
set_option -speed_grade -2.5
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "DIPsTo7SegmentDisplay"

# mapper_options
set_option -frequency 200
set_option -auto_constrain_io 1
set_option -write_verilog 0
set_option -write_vhdl 0

# Lattice ispMACH4000
set_option -maxfanin 20
set_option -maxterms 16
set_option -areadelay 0
set_option -disable_io_insertion 0

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 1
set_option -resource_sharing 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./DIPsTo7SegmentDisplay.edi"

#set log file 
set_option log_file "C:/users/tmcphillips/designs/projects/mach64/veriloghdl/06_dipsto7segmentdisplay/dipsto7segmentdisplay.srf" 
impl -active "06_dipsto7segmentdisplay"
