<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Coherencia: observacion proyecto 3. Subproyecto 1: Eliminacion de riesgo estructural: Fichero Fuente LAB4/observacion/proyecto_2/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Coherencia: observacion proyecto 3. Subproyecto 1: Eliminacion de riesgo estructural
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generado por Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Buscar');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Página&#160;principal</span></a></li>
      <li><a href="namespaces.html"><span>Paquetes</span></a></li>
      <li><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li class="current"><a href="files.html"><span>Archivos</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Buscar" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>Lista&#160;de&#160;archivos</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_46d6b64a4fd45746196c67d343a9efc2.html">LAB4</a></li><li class="navelem"><a class="el" href="dir_50185ca5f72c27b51fc10353d8ef9065.html">observacion</a></li><li class="navelem"><a class="el" href="dir_88a5890a90cde642c058016bb9dc9976.html">proyecto_2</a></li><li class="navelem"><a class="el" href="dir_7368bb3ea2548abb3b689f2747d9b665.html">memoria_con_interface_bus</a></li><li class="navelem"><a class="el" href="dir_dd8c7c758b6e62472616071fcd275e39.html">ensam_memo_interface</a></li><li class="navelem"><a class="el" href="dir_90850627df1456c6c45c4e415a269307.html">CODIGO</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mem_con_interface_bus.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mem__con__interface__bus_8vhd.html">Ir a la documentación de este archivo.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="keyword">--</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">-- Copyright (c) 2017 XXXX, UPC</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">-- All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">-- </span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus.html#a0a6af6eef40212dbaf130d57ce711256">    6</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div><div class="line"><a name="l00007"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus.html#acd03516902501cd1c7296a98e22c6fcb">    7</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classcomponentes__memoria__interface__pkg.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_1164.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus.html#a1de3d6a72279acdc8f85b56c5cfe12cd">    9</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classparam__disenyo__pkg.html">param_disenyo_pkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00010"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus.html#ad99836d916b1c9a26103c9737001f80f">   10</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classinterface__cache__bus__pkg.html">interface_cache_bus_pkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00011"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus.html#aea76850c5ed52a8fb140d19b1233cd9c">   11</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classcomponentes__interfaces__bus__pkg.html">componentes_interfaces_bus_pkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus.html#aa6d022cc056e90916e0b89853527fdd8">   12</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classcomponentes__memoria__pkg.html">componentes_memoria_pkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus.html#a8b72c1af73f4d0cd515ce902ebf4b6f1">   13</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classmultis__pkg.html">multis_pkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus.html#a01f17b3e67712d62142dc6d3e14931e8">   14</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classinterface__observador__pkg.html">interface_observador_pkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus.html">   17</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classmem__con__interface__bus.html">mem_con_interface_bus</a> <span class="keywordflow">is</span>                             </div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus.html#a9a2054ec7f63792c3956fe7264bbd941">   18</a></span>&#160;   <span class="keywordflow">port</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classmem__con__interface__bus.html#a9a2054ec7f63792c3956fe7264bbd941">reloj</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus.html#aaaf76b3c92306baf67cc09a1ff48254d">pcero</a></span><span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="comment">std_logic</span>;</div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus.html#af64e8a77cc07a5dc7c0dea1b3efe8933">   19</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus.html#af64e8a77cc07a5dc7c0dea1b3efe8933">mpet_info_bus</a></span><span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="vhdlchar"><a class="code" href="classinterface__cache__bus__pkg.html#a5223f94b2dc616b550b647adafe1d6c9">tp_peticion_info</a></span>;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus.html#ab9ef19df5c2fc07d68c78b881bf6a859">   20</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus.html#ab9ef19df5c2fc07d68c78b881bf6a859">mresp_info_bus</a></span><span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classinterface__cache__bus__pkg.html#af80e9f1d61dbdf0c2b51cd4504e060c5">tp_respuesta_info</a></span>;</div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus.html#a7d1425b7199574585021310ce3aedf2d">   21</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus.html#a7d1425b7199574585021310ce3aedf2d">obs_s</a></span><span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classinterface__observador__pkg.html#a174cc0b72ad75c8e4deb60305bab868f">tp_observacion</a></span>;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus.html#a242c70bbc68c77ae2e5f83c2c9bbca86">   22</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus.html#a242c70bbc68c77ae2e5f83c2c9bbca86">mpet_cntl_bus</a></span><span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="vhdlchar"><a class="code" href="classinterface__cache__bus__pkg.html#af9ec14ada64f8ce0524385a61b2bf33c">tp_peticion_control</a></span>;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus.html#aa43c9704496d5457df58bbd3c421ee77">   23</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus.html#aa43c9704496d5457df58bbd3c421ee77">mresp_cntl_bus</a></span><span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classinterface__cache__bus__pkg.html#ae5d0d576c4f07d27c758bbb8ea19f840">tp_respuesta_control</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keywordflow">end</span> <span class="vhdlchar">mem_con_interface_bus</span>;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus_1_1estructural.html">   26</a></span>&#160;<span class="keywordflow">architecture</span> estructural <span class="keywordflow">of</span> <a class="code" href="classmem__con__interface__bus.html">mem_con_interface_bus</a> is</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus_1_1estructural.html#a9cf9fc4f75a5c253ee2890ac0daeebd9">   28</a></span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#a9cf9fc4f75a5c253ee2890ac0daeebd9">mpet_info_s</a></span><span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classinterface__cache__bus__pkg.html#a5223f94b2dc616b550b647adafe1d6c9">tp_peticion_info</a></span>;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus_1_1estructural.html#a85f29f98e420a9c0554b3d21df4c60cf">   29</a></span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#a85f29f98e420a9c0554b3d21df4c60cf">mresp_info_e</a></span><span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classinterface__cache__bus__pkg.html#af80e9f1d61dbdf0c2b51cd4504e060c5">tp_respuesta_info</a></span>;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus_1_1estructural.html#abfb101730ffda63600badb6bc3d17207">   30</a></span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#abfb101730ffda63600badb6bc3d17207">mpet_cntl_s</a></span><span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classinterface__cache__bus__pkg.html#af9ec14ada64f8ce0524385a61b2bf33c">tp_peticion_control</a></span>;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus_1_1estructural.html#a4f5bfddd990a8b15e518100df6c8d6a8">   31</a></span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#a4f5bfddd990a8b15e518100df6c8d6a8">mresp_cntl_e</a></span><span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classinterface__cache__bus__pkg.html#ae5d0d576c4f07d27c758bbb8ea19f840">tp_respuesta_control</a></span>;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus_1_1estructural.html#ab11ad9b3d8d66352afacef5705be68e8">   33</a></span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#ab11ad9b3d8d66352afacef5705be68e8">LD</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#a89a8ca000d037f56be9c746a8116b10d">ED_mem</a></span><span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classparam__disenyo__pkg.html#ad1d7a7ce03bdb0b995bf8d185cac7670">st_elem_dat</a></span>;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus_1_1estructural.html#abf2db280becbe080e1faf90b9713d2da">   34</a></span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#abf2db280becbe080e1faf90b9713d2da">dir_mem</a></span><span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classparam__disenyo__pkg.html#af5558a29c9523b6be76a05eac5ca0fa6">st_dir</a></span>;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus_1_1estructural.html#a17c75e4b60df4678de6984acbabefca0">   35</a></span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#a17c75e4b60df4678de6984acbabefca0">MPET_mem</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#abf326a6c513ab2968e0f365cc2f1095e">MLES_mem</a></span><span class="vhdlchar">:</span> <span class="comment">std_logic</span>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus_1_1estructural.html#a02363b66ba23d505816dbed6cf5fe9dc">   36</a></span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#a02363b66ba23d505816dbed6cf5fe9dc">iden</a></span><span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classmultis__pkg.html#a7ac5d857f589e42490a7104e0093f20c">iden_proc</a></span>;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus_1_1estructural.html#a7c8af1d403f1e61dd41d6d26bd190eb4">   37</a></span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#a7c8af1d403f1e61dd41d6d26bd190eb4">obs_e</a></span><span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classinterface__observador__pkg.html#a174cc0b72ad75c8e4deb60305bab868f">tp_observacion</a></span>;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classmem__con__interface__bus_1_1estructural.html#ac437c9b825521643ec09e256cbfe09c4">   38</a></span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#ac437c9b825521643ec09e256cbfe09c4">respt_cnt_mem</a></span><span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classinterface__cache__bus__pkg.html#ae5d0d576c4f07d27c758bbb8ea19f840">tp_respuesta_control</a></span>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="vhdlkeyword">begin</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">-- interface con el bus: informacion</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;inter_Mem_BUS_IN: <a class="code" href="classinterface__mem__bus__info.html">interface_mem_bus_info</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span>(<a class="code" href="classinterface__mem__bus__info.html#a9a2054ec7f63792c3956fe7264bbd941">reloj</a> =&gt; <a class="code" href="classmem__con__interface__bus.html#a9a2054ec7f63792c3956fe7264bbd941">reloj</a>, <a class="code" href="classinterface__mem__bus__info.html#aaaf76b3c92306baf67cc09a1ff48254d">pcero</a> =&gt; <a class="code" href="classmem__con__interface__bus.html#aaaf76b3c92306baf67cc09a1ff48254d">pcero</a>, </div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                                    <a class="code" href="classinterface__mem__bus__info.html#af64e8a77cc07a5dc7c0dea1b3efe8933">mpet_info_bus</a> =&gt; <a class="code" href="classmem__con__interface__bus.html#af64e8a77cc07a5dc7c0dea1b3efe8933">mpet_info_bus</a>, <a class="code" href="classinterface__mem__bus__info.html#acc35ea2c8413317440fa180f2de2af6f">mpet_info_s</a> =&gt; <a class="code" href="classmem__con__interface__bus_1_1estructural.html#a9cf9fc4f75a5c253ee2890ac0daeebd9">mpet_info_s</a>, </div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                                    <a class="code" href="classinterface__mem__bus__info.html#a2a067eedeedceb539ec7cf3dc2678c54">mresp_info_e</a> =&gt; <a class="code" href="classmem__con__interface__bus_1_1estructural.html#a85f29f98e420a9c0554b3d21df4c60cf">mresp_info_e</a>, <a class="code" href="classinterface__mem__bus__info.html#ab9ef19df5c2fc07d68c78b881bf6a859">mresp_info_bus</a> =&gt; <a class="code" href="classmem__con__interface__bus.html#ab9ef19df5c2fc07d68c78b881bf6a859">mresp_info_bus</a><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">-- interconexiones</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#abf2db280becbe080e1faf90b9713d2da">dir_mem</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#a9cf9fc4f75a5c253ee2890ac0daeebd9">mpet_info_s</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classinterface__cache__bus__pkg.html#a9eb323dea18bc31075b8cb8ec5556a76">dir</a></span>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#a89a8ca000d037f56be9c746a8116b10d">ED_mem</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#a9cf9fc4f75a5c253ee2890ac0daeebd9">mpet_info_s</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classinterface__cache__bus__pkg.html#a75ee5fb2506d4a8f720746269fd3a59b">dato_E</a></span>; </div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#a85f29f98e420a9c0554b3d21df4c60cf">mresp_info_e</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classinterface__cache__bus__pkg.html#abb0a3f1f90c28fc47a3a899cfab3aae2">mdato_bus</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#ab11ad9b3d8d66352afacef5705be68e8">LD</a></span>;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">-- interface con el bus: informacion</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;inter_Mem_BUS_CON_obs: <a class="code" href="classinterface__mem__bus__control.html">interface_mem_bus_control</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span> (<a class="code" href="classinterface__mem__bus__control.html#a9a2054ec7f63792c3956fe7264bbd941">reloj</a> =&gt; <a class="code" href="classmem__con__interface__bus.html#a9a2054ec7f63792c3956fe7264bbd941">reloj</a>, <a class="code" href="classinterface__mem__bus__control.html#aaaf76b3c92306baf67cc09a1ff48254d">pcero</a> =&gt; <a class="code" href="classmem__con__interface__bus.html#aaaf76b3c92306baf67cc09a1ff48254d">pcero</a>, </div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                                    <a class="code" href="classinterface__mem__bus__control.html#a242c70bbc68c77ae2e5f83c2c9bbca86">mpet_cntl_bus</a> =&gt; <a class="code" href="classmem__con__interface__bus.html#a242c70bbc68c77ae2e5f83c2c9bbca86">mpet_cntl_bus</a>, <a class="code" href="classinterface__mem__bus__control.html#a6ec25164a12492ee8cd1f812245388ea">mpet_cntl_s</a> =&gt; <a class="code" href="classmem__con__interface__bus_1_1estructural.html#abfb101730ffda63600badb6bc3d17207">mpet_cntl_s</a>, </div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                    <a class="code" href="classinterface__mem__bus__control.html#a803fccd0d3a5204644c0b4af8930d039">obs_e</a> =&gt; <a class="code" href="classmem__con__interface__bus_1_1estructural.html#a7c8af1d403f1e61dd41d6d26bd190eb4">obs_e</a>, <a class="code" href="classinterface__mem__bus__control.html#a7d1425b7199574585021310ce3aedf2d">obs_s</a> =&gt; <a class="code" href="classmem__con__interface__bus.html#a7d1425b7199574585021310ce3aedf2d">obs_s</a>,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                    <a class="code" href="classinterface__mem__bus__control.html#a10ae8855ffad44bec70be49fee256c83">mresp_cntl_e</a> =&gt; <a class="code" href="classmem__con__interface__bus_1_1estructural.html#a4f5bfddd990a8b15e518100df6c8d6a8">mresp_cntl_e</a>, <a class="code" href="classinterface__mem__bus__control.html#aa43c9704496d5457df58bbd3c421ee77">mresp_cntl_bus</a> =&gt; <a class="code" href="classmem__con__interface__bus.html#aa43c9704496d5457df58bbd3c421ee77">mresp_cntl_bus</a><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">-- interconexiones</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#a17c75e4b60df4678de6984acbabefca0">MPET_mem</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#abfb101730ffda63600badb6bc3d17207">mpet_cntl_s</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classinterface__cache__bus__pkg.html#a7e8a37b21e5349875d7ab99e1057f4e2">mpet</a></span>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#abf326a6c513ab2968e0f365cc2f1095e">MLES_mem</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#abfb101730ffda63600badb6bc3d17207">mpet_cntl_s</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classinterface__cache__bus__pkg.html#ab7a734c26ddc29d4ebf4c5665dbab878">mles</a></span>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#a4f5bfddd990a8b15e518100df6c8d6a8">mresp_cntl_e</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#ac437c9b825521643ec09e256cbfe09c4">respt_cnt_mem</a></span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#a02363b66ba23d505816dbed6cf5fe9dc">iden</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#abfb101730ffda63600badb6bc3d17207">mpet_cntl_s</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classmem__con__interface__bus_1_1estructural.html#a02363b66ba23d505816dbed6cf5fe9dc">iden</a></span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">-- memoria</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<a class="code" href="classmem__con__interface__bus_1_1estructural.html#ab14364a1ad764f2593145d63e452eab0">memoria</a>: <a class="code" href="classensamblado__memoria.html">ensamblado_memoria</a> <span class="keywordflow">port</span> <span class="keywordflow">map</span> (<a class="code" href="classensamblado__memoria.html#a9a2054ec7f63792c3956fe7264bbd941">reloj</a> =&gt; <a class="code" href="classmem__con__interface__bus.html#a9a2054ec7f63792c3956fe7264bbd941">reloj</a>, <a class="code" href="classensamblado__memoria.html#ac51161938e0f6935a2ebbbd61a6b78a1">ED</a> =&gt; <a class="code" href="classmem__con__interface__bus_1_1estructural.html#a89a8ca000d037f56be9c746a8116b10d">ED_mem</a>, <a class="code" href="classensamblado__memoria.html#a43f047c5eb6c40ebf5047bcdafc66556">dir</a> =&gt; <a class="code" href="classmem__con__interface__bus_1_1estructural.html#abf2db280becbe080e1faf90b9713d2da">dir_mem</a>, <a class="code" href="classensamblado__memoria.html#a7edf85f22482656cc0cdf1723889d719">MPET</a> =&gt; <a class="code" href="classmem__con__interface__bus_1_1estructural.html#a17c75e4b60df4678de6984acbabefca0">MPET_mem</a>, <a class="code" href="classensamblado__memoria.html#a2159234629ceae09a98108d2fcda37f2">MLES</a> =&gt; <a class="code" href="classmem__con__interface__bus_1_1estructural.html#abf326a6c513ab2968e0f365cc2f1095e">MLES_mem</a>, <a class="code" href="classensamblado__memoria.html#afcd5db071344b43615e233b2269b11fa">iden</a> =&gt; <a class="code" href="classmem__con__interface__bus_1_1estructural.html#a02363b66ba23d505816dbed6cf5fe9dc">iden</a>, <a class="code" href="classensamblado__memoria.html#a7d1425b7199574585021310ce3aedf2d">obs_s</a> =&gt; <a class="code" href="classmem__con__interface__bus_1_1estructural.html#a7c8af1d403f1e61dd41d6d26bd190eb4">obs_e</a>, <a class="code" href="classensamblado__memoria.html#aa42351244fd71f817250d9eef9249723">respt_cnt_mem</a> =&gt; <a class="code" href="classmem__con__interface__bus_1_1estructural.html#ac437c9b825521643ec09e256cbfe09c4">respt_cnt_mem</a>, <a class="code" href="classensamblado__memoria.html#a5f404ce9e93e75586bf0975962acf1d6">LD</a> =&gt; <a class="code" href="classmem__con__interface__bus_1_1estructural.html#ab11ad9b3d8d66352afacef5705be68e8">LD</a><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keywordflow">end</span>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="ttc" id="classinterface__cache__bus__pkg_html"><div class="ttname"><a href="classinterface__cache__bus__pkg.html">interface_cache_bus_pkg</a></div><div class="ttdef"><b>Definition:</b> <a href="interface__cache__bus__pkg_8vhd_source.html#l00012">interface_cache_bus_pkg.vhd:12</a></div></div>
<div class="ttc" id="classinterface__observador__pkg_html"><div class="ttname"><a href="classinterface__observador__pkg.html">interface_observador_pkg</a></div><div class="ttdef"><b>Definition:</b> <a href="interface__observador__pkg_8vhd_source.html#l00012">interface_observador_pkg.vhd:12</a></div></div>
<div class="ttc" id="classinterface__mem__bus__control_html_a6ec25164a12492ee8cd1f812245388ea"><div class="ttname"><a href="classinterface__mem__bus__control.html#a6ec25164a12492ee8cd1f812245388ea">interface_mem_bus_control.mpet_cntl_s</a></div><div class="ttdeci">out mpet_cntl_stp_peticion_control  </div><div class="ttdef"><b>Definition:</b> <a href="interface__mem__bus__control_8vhd_source.html#l00020">interface_mem_bus_control.vhd:20</a></div></div>
<div class="ttc" id="classinterface__cache__bus__pkg_html_af80e9f1d61dbdf0c2b51cd4504e060c5"><div class="ttname"><a href="classinterface__cache__bus__pkg.html#af80e9f1d61dbdf0c2b51cd4504e060c5">interface_cache_bus_pkg.tp_respuesta_info</a></div><div class="ttdeci">tp_respuesta_info</div><div class="ttdef"><b>Definition:</b> <a href="interface__cache__bus__pkg_8vhd_source.html#l00020">interface_cache_bus_pkg.vhd:20</a></div></div>
<div class="ttc" id="classinterface__observador__pkg_html_a174cc0b72ad75c8e4deb60305bab868f"><div class="ttname"><a href="classinterface__observador__pkg.html#a174cc0b72ad75c8e4deb60305bab868f">interface_observador_pkg.tp_observacion</a></div><div class="ttdeci">tp_observacion</div><div class="ttdef"><b>Definition:</b> <a href="interface__observador__pkg_8vhd_source.html#l00014">interface_observador_pkg.vhd:14</a></div></div>
<div class="ttc" id="classensamblado__memoria_html_afcd5db071344b43615e233b2269b11fa"><div class="ttname"><a href="classensamblado__memoria.html#afcd5db071344b43615e233b2269b11fa">ensamblado_memoria.iden</a></div><div class="ttdeci">in ideniden_proc  </div><div class="ttdef"><b>Definition:</b> <a href="ensamblado__memoria_8vhd_source.html#l00021">ensamblado_memoria.vhd:21</a></div></div>
<div class="ttc" id="classensamblado__memoria_html_a9a2054ec7f63792c3956fe7264bbd941"><div class="ttname"><a href="classensamblado__memoria.html#a9a2054ec7f63792c3956fe7264bbd941">ensamblado_memoria.reloj</a></div><div class="ttdeci">in relojstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="ensamblado__memoria_8vhd_source.html#l00017">ensamblado_memoria.vhd:17</a></div></div>
<div class="ttc" id="classparam__disenyo__pkg_html"><div class="ttname"><a href="classparam__disenyo__pkg.html">param_disenyo_pkg</a></div><div class="ttdef"><b>Definition:</b> <a href="param__disenyo__pkg_8vhd_source.html#l00011">param_disenyo_pkg.vhd:11</a></div></div>
<div class="ttc" id="classensamblado__memoria_html_ac51161938e0f6935a2ebbbd61a6b78a1"><div class="ttname"><a href="classensamblado__memoria.html#ac51161938e0f6935a2ebbbd61a6b78a1">ensamblado_memoria.ED</a></div><div class="ttdeci">in EDst_elem_dat  </div><div class="ttdef"><b>Definition:</b> <a href="ensamblado__memoria_8vhd_source.html#l00018">ensamblado_memoria.vhd:18</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_html_a9a2054ec7f63792c3956fe7264bbd941"><div class="ttname"><a href="classmem__con__interface__bus.html#a9a2054ec7f63792c3956fe7264bbd941">mem_con_interface_bus.reloj</a></div><div class="ttdeci">in relojstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00018">mem_con_interface_bus.vhd:18</a></div></div>
<div class="ttc" id="classinterface__mem__bus__info_html_a2a067eedeedceb539ec7cf3dc2678c54"><div class="ttname"><a href="classinterface__mem__bus__info.html#a2a067eedeedceb539ec7cf3dc2678c54">interface_mem_bus_info.mresp_info_e</a></div><div class="ttdeci">in mresp_info_etp_respuesta_info  </div><div class="ttdef"><b>Definition:</b> <a href="interface__mem__bus__info_8vhd_source.html#l00018">interface_mem_bus_info.vhd:18</a></div></div>
<div class="ttc" id="classensamblado__memoria_html_aa42351244fd71f817250d9eef9249723"><div class="ttname"><a href="classensamblado__memoria.html#aa42351244fd71f817250d9eef9249723">ensamblado_memoria.respt_cnt_mem</a></div><div class="ttdeci">out respt_cnt_memtp_respuesta_control  </div><div class="ttdef"><b>Definition:</b> <a href="ensamblado__memoria_8vhd_source.html#l00023">ensamblado_memoria.vhd:23</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_1_1estructural_html_abf2db280becbe080e1faf90b9713d2da"><div class="ttname"><a href="classmem__con__interface__bus_1_1estructural.html#abf2db280becbe080e1faf90b9713d2da">mem_con_interface_bus.estructural.dir_mem</a></div><div class="ttdeci">st_dir   dir_mem</div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00034">mem_con_interface_bus.vhd:34</a></div></div>
<div class="ttc" id="classinterface__cache__bus__pkg_html_ab7a734c26ddc29d4ebf4c5665dbab878"><div class="ttname"><a href="classinterface__cache__bus__pkg.html#ab7a734c26ddc29d4ebf4c5665dbab878">interface_cache_bus_pkg.mles</a></div><div class="ttdeci">std_logic   mles</div><div class="ttdef"><b>Definition:</b> <a href="interface__cache__bus__pkg_8vhd_source.html#l00026">interface_cache_bus_pkg.vhd:26</a></div></div>
<div class="ttc" id="classinterface__mem__bus__info_html"><div class="ttname"><a href="classinterface__mem__bus__info.html">interface_mem_bus_info</a></div><div class="ttdef"><b>Definition:</b> <a href="interface__mem__bus__info_8vhd_source.html#l00014">interface_mem_bus_info.vhd:14</a></div></div>
<div class="ttc" id="classinterface__mem__bus__control_html_a9a2054ec7f63792c3956fe7264bbd941"><div class="ttname"><a href="classinterface__mem__bus__control.html#a9a2054ec7f63792c3956fe7264bbd941">interface_mem_bus_control.reloj</a></div><div class="ttdeci">in relojstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="interface__mem__bus__control_8vhd_source.html#l00018">interface_mem_bus_control.vhd:18</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_1_1estructural_html_a85f29f98e420a9c0554b3d21df4c60cf"><div class="ttname"><a href="classmem__con__interface__bus_1_1estructural.html#a85f29f98e420a9c0554b3d21df4c60cf">mem_con_interface_bus.estructural.mresp_info_e</a></div><div class="ttdeci">tp_respuesta_info   mresp_info_e</div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00029">mem_con_interface_bus.vhd:29</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_html_af64e8a77cc07a5dc7c0dea1b3efe8933"><div class="ttname"><a href="classmem__con__interface__bus.html#af64e8a77cc07a5dc7c0dea1b3efe8933">mem_con_interface_bus.mpet_info_bus</a></div><div class="ttdeci">in mpet_info_bustp_peticion_info  </div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00019">mem_con_interface_bus.vhd:19</a></div></div>
<div class="ttc" id="classinterface__mem__bus__info_html_a9a2054ec7f63792c3956fe7264bbd941"><div class="ttname"><a href="classinterface__mem__bus__info.html#a9a2054ec7f63792c3956fe7264bbd941">interface_mem_bus_info.reloj</a></div><div class="ttdeci">in relojstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="interface__mem__bus__info_8vhd_source.html#l00015">interface_mem_bus_info.vhd:15</a></div></div>
<div class="ttc" id="classinterface__cache__bus__pkg_html_a9eb323dea18bc31075b8cb8ec5556a76"><div class="ttname"><a href="classinterface__cache__bus__pkg.html#a9eb323dea18bc31075b8cb8ec5556a76">interface_cache_bus_pkg.dir</a></div><div class="ttdeci">st_dir   dir</div><div class="ttdef"><b>Definition:</b> <a href="interface__cache__bus__pkg_8vhd_source.html#l00016">interface_cache_bus_pkg.vhd:16</a></div></div>
<div class="ttc" id="classmultis__pkg_html_a7ac5d857f589e42490a7104e0093f20c"><div class="ttname"><a href="classmultis__pkg.html#a7ac5d857f589e42490a7104e0093f20c">multis_pkg.iden_proc</a></div><div class="ttdeci">std_logic_vector(   Nproc_bits downto  0)   iden_proc</div><div class="ttdef"><b>Definition:</b> <a href="multis__pkg_8vhd_source.html#l00018">multis_pkg.vhd:18</a></div></div>
<div class="ttc" id="classensamblado__memoria_html_a7d1425b7199574585021310ce3aedf2d"><div class="ttname"><a href="classensamblado__memoria.html#a7d1425b7199574585021310ce3aedf2d">ensamblado_memoria.obs_s</a></div><div class="ttdeci">out obs_stp_observacion  </div><div class="ttdef"><b>Definition:</b> <a href="ensamblado__memoria_8vhd_source.html#l00022">ensamblado_memoria.vhd:22</a></div></div>
<div class="ttc" id="classensamblado__memoria_html_a7edf85f22482656cc0cdf1723889d719"><div class="ttname"><a href="classensamblado__memoria.html#a7edf85f22482656cc0cdf1723889d719">ensamblado_memoria.MPET</a></div><div class="ttdeci">in MPETstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="ensamblado__memoria_8vhd_source.html#l00020">ensamblado_memoria.vhd:20</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_1_1estructural_html_ab11ad9b3d8d66352afacef5705be68e8"><div class="ttname"><a href="classmem__con__interface__bus_1_1estructural.html#ab11ad9b3d8d66352afacef5705be68e8">mem_con_interface_bus.estructural.LD</a></div><div class="ttdeci">st_elem_dat   LD</div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00033">mem_con_interface_bus.vhd:33</a></div></div>
<div class="ttc" id="classinterface__cache__bus__pkg_html_af9ec14ada64f8ce0524385a61b2bf33c"><div class="ttname"><a href="classinterface__cache__bus__pkg.html#af9ec14ada64f8ce0524385a61b2bf33c">interface_cache_bus_pkg.tp_peticion_control</a></div><div class="ttdeci">tp_peticion_control</div><div class="ttdef"><b>Definition:</b> <a href="interface__cache__bus__pkg_8vhd_source.html#l00024">interface_cache_bus_pkg.vhd:24</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_1_1estructural_html_a7c8af1d403f1e61dd41d6d26bd190eb4"><div class="ttname"><a href="classmem__con__interface__bus_1_1estructural.html#a7c8af1d403f1e61dd41d6d26bd190eb4">mem_con_interface_bus.estructural.obs_e</a></div><div class="ttdeci">tp_observacion   obs_e</div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00037">mem_con_interface_bus.vhd:37</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_1_1estructural_html_a17c75e4b60df4678de6984acbabefca0"><div class="ttname"><a href="classmem__con__interface__bus_1_1estructural.html#a17c75e4b60df4678de6984acbabefca0">mem_con_interface_bus.estructural.MPET_mem</a></div><div class="ttdeci">std_logic   MPET_mem</div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00035">mem_con_interface_bus.vhd:35</a></div></div>
<div class="ttc" id="classinterface__mem__bus__info_html_acc35ea2c8413317440fa180f2de2af6f"><div class="ttname"><a href="classinterface__mem__bus__info.html#acc35ea2c8413317440fa180f2de2af6f">interface_mem_bus_info.mpet_info_s</a></div><div class="ttdeci">out mpet_info_stp_peticion_info  </div><div class="ttdef"><b>Definition:</b> <a href="interface__mem__bus__info_8vhd_source.html#l00017">interface_mem_bus_info.vhd:17</a></div></div>
<div class="ttc" id="classparam__disenyo__pkg_html_af5558a29c9523b6be76a05eac5ca0fa6"><div class="ttname"><a href="classparam__disenyo__pkg.html#af5558a29c9523b6be76a05eac5ca0fa6">param_disenyo_pkg.st_dir</a></div><div class="ttdeci">std_logic_vector(   dir_bits- 1 downto  0)   st_dir</div><div class="ttdef"><b>Definition:</b> <a href="param__disenyo__pkg_8vhd_source.html#l00024">param_disenyo_pkg.vhd:24</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_1_1estructural_html_a89a8ca000d037f56be9c746a8116b10d"><div class="ttname"><a href="classmem__con__interface__bus_1_1estructural.html#a89a8ca000d037f56be9c746a8116b10d">mem_con_interface_bus.estructural.ED_mem</a></div><div class="ttdeci">st_elem_dat   ED_mem</div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00033">mem_con_interface_bus.vhd:33</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_1_1estructural_html_abf326a6c513ab2968e0f365cc2f1095e"><div class="ttname"><a href="classmem__con__interface__bus_1_1estructural.html#abf326a6c513ab2968e0f365cc2f1095e">mem_con_interface_bus.estructural.MLES_mem</a></div><div class="ttdeci">std_logic   MLES_mem</div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00035">mem_con_interface_bus.vhd:35</a></div></div>
<div class="ttc" id="classinterface__cache__bus__pkg_html_abb0a3f1f90c28fc47a3a899cfab3aae2"><div class="ttname"><a href="classinterface__cache__bus__pkg.html#abb0a3f1f90c28fc47a3a899cfab3aae2">interface_cache_bus_pkg.mdato_bus</a></div><div class="ttdeci">st_palabra_dat   mdato_bus</div><div class="ttdef"><b>Definition:</b> <a href="interface__cache__bus__pkg_8vhd_source.html#l00021">interface_cache_bus_pkg.vhd:21</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_html_aaaf76b3c92306baf67cc09a1ff48254d"><div class="ttname"><a href="classmem__con__interface__bus.html#aaaf76b3c92306baf67cc09a1ff48254d">mem_con_interface_bus.pcero</a></div><div class="ttdeci">in pcerostd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00018">mem_con_interface_bus.vhd:18</a></div></div>
<div class="ttc" id="classmultis__pkg_html"><div class="ttname"><a href="classmultis__pkg.html">multis_pkg</a></div><div class="ttdef"><b>Definition:</b> <a href="multis__pkg_8vhd_source.html#l00013">multis_pkg.vhd:13</a></div></div>
<div class="ttc" id="classcomponentes__memoria__interface__pkg_html_a0a6af6eef40212dbaf130d57ce711256"><div class="ttname"><a href="classcomponentes__memoria__interface__pkg.html#a0a6af6eef40212dbaf130d57ce711256">componentes_memoria_interface_pkg.ieee</a></div><div class="ttdeci">_library_ ieeeieee</div><div class="ttdef"><b>Definition:</b> <a href="componentes__memoria__interface__pkg_8vhd_source.html#l00006">componentes_memoria_interface_pkg.vhd:6</a></div></div>
<div class="ttc" id="classensamblado__memoria_html"><div class="ttname"><a href="classensamblado__memoria.html">ensamblado_memoria</a></div><div class="ttdef"><b>Definition:</b> <a href="ensamblado__memoria_8vhd_source.html#l00016">ensamblado_memoria.vhd:16</a></div></div>
<div class="ttc" id="classinterface__cache__bus__pkg_html_ae5d0d576c4f07d27c758bbb8ea19f840"><div class="ttname"><a href="classinterface__cache__bus__pkg.html#ae5d0d576c4f07d27c758bbb8ea19f840">interface_cache_bus_pkg.tp_respuesta_control</a></div><div class="ttdeci">tp_respuesta_control</div><div class="ttdef"><b>Definition:</b> <a href="interface__cache__bus__pkg_8vhd_source.html#l00030">interface_cache_bus_pkg.vhd:30</a></div></div>
<div class="ttc" id="classinterface__mem__bus__control_html_a242c70bbc68c77ae2e5f83c2c9bbca86"><div class="ttname"><a href="classinterface__mem__bus__control.html#a242c70bbc68c77ae2e5f83c2c9bbca86">interface_mem_bus_control.mpet_cntl_bus</a></div><div class="ttdeci">in mpet_cntl_bustp_peticion_control  </div><div class="ttdef"><b>Definition:</b> <a href="interface__mem__bus__control_8vhd_source.html#l00019">interface_mem_bus_control.vhd:19</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_1_1estructural_html_a4f5bfddd990a8b15e518100df6c8d6a8"><div class="ttname"><a href="classmem__con__interface__bus_1_1estructural.html#a4f5bfddd990a8b15e518100df6c8d6a8">mem_con_interface_bus.estructural.mresp_cntl_e</a></div><div class="ttdeci">tp_respuesta_control   mresp_cntl_e</div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00031">mem_con_interface_bus.vhd:31</a></div></div>
<div class="ttc" id="classinterface__mem__bus__control_html_aaaf76b3c92306baf67cc09a1ff48254d"><div class="ttname"><a href="classinterface__mem__bus__control.html#aaaf76b3c92306baf67cc09a1ff48254d">interface_mem_bus_control.pcero</a></div><div class="ttdeci">in pcerostd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="interface__mem__bus__control_8vhd_source.html#l00018">interface_mem_bus_control.vhd:18</a></div></div>
<div class="ttc" id="classparam__disenyo__pkg_html_ad1d7a7ce03bdb0b995bf8d185cac7670"><div class="ttname"><a href="classparam__disenyo__pkg.html#ad1d7a7ce03bdb0b995bf8d185cac7670">param_disenyo_pkg.st_elem_dat</a></div><div class="ttdeci">std_logic_vector(   tam_byte_bits- 1 downto  0)   st_elem_dat</div><div class="ttdef"><b>Definition:</b> <a href="param__disenyo__pkg_8vhd_source.html#l00040">param_disenyo_pkg.vhd:40</a></div></div>
<div class="ttc" id="classinterface__mem__bus__control_html_aa43c9704496d5457df58bbd3c421ee77"><div class="ttname"><a href="classinterface__mem__bus__control.html#aa43c9704496d5457df58bbd3c421ee77">interface_mem_bus_control.mresp_cntl_bus</a></div><div class="ttdeci">out mresp_cntl_bustp_respuesta_control  </div><div class="ttdef"><b>Definition:</b> <a href="interface__mem__bus__control_8vhd_source.html#l00024">interface_mem_bus_control.vhd:24</a></div></div>
<div class="ttc" id="classcomponentes__memoria__pkg_html"><div class="ttname"><a href="classcomponentes__memoria__pkg.html">componentes_memoria_pkg</a></div><div class="ttdef"><b>Definition:</b> <a href="componentes__memoria__pkg_8vhd_source.html#l00013">componentes_memoria_pkg.vhd:13</a></div></div>
<div class="ttc" id="classensamblado__memoria_html_a5f404ce9e93e75586bf0975962acf1d6"><div class="ttname"><a href="classensamblado__memoria.html#a5f404ce9e93e75586bf0975962acf1d6">ensamblado_memoria.LD</a></div><div class="ttdeci">out LDst_elem_dat  </div><div class="ttdef"><b>Definition:</b> <a href="ensamblado__memoria_8vhd_source.html#l00024">ensamblado_memoria.vhd:24</a></div></div>
<div class="ttc" id="classinterface__mem__bus__info_html_ab9ef19df5c2fc07d68c78b881bf6a859"><div class="ttname"><a href="classinterface__mem__bus__info.html#ab9ef19df5c2fc07d68c78b881bf6a859">interface_mem_bus_info.mresp_info_bus</a></div><div class="ttdeci">out mresp_info_bustp_respuesta_info  </div><div class="ttdef"><b>Definition:</b> <a href="interface__mem__bus__info_8vhd_source.html#l00019">interface_mem_bus_info.vhd:19</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_1_1estructural_html_ab14364a1ad764f2593145d63e452eab0"><div class="ttname"><a href="classmem__con__interface__bus_1_1estructural.html#ab14364a1ad764f2593145d63e452eab0">memoria</a></div><div class="ttdeci">ensamblado_memoria memoriamemoria</div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00064">mem_con_interface_bus.vhd:64</a></div></div>
<div class="ttc" id="classinterface__mem__bus__info_html_aaaf76b3c92306baf67cc09a1ff48254d"><div class="ttname"><a href="classinterface__mem__bus__info.html#aaaf76b3c92306baf67cc09a1ff48254d">interface_mem_bus_info.pcero</a></div><div class="ttdeci">in pcerostd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="interface__mem__bus__info_8vhd_source.html#l00015">interface_mem_bus_info.vhd:15</a></div></div>
<div class="ttc" id="classensamblado__memoria_html_a43f047c5eb6c40ebf5047bcdafc66556"><div class="ttname"><a href="classensamblado__memoria.html#a43f047c5eb6c40ebf5047bcdafc66556">ensamblado_memoria.dir</a></div><div class="ttdeci">in dirst_dir  </div><div class="ttdef"><b>Definition:</b> <a href="ensamblado__memoria_8vhd_source.html#l00019">ensamblado_memoria.vhd:19</a></div></div>
<div class="ttc" id="classinterface__cache__bus__pkg_html_a7e8a37b21e5349875d7ab99e1057f4e2"><div class="ttname"><a href="classinterface__cache__bus__pkg.html#a7e8a37b21e5349875d7ab99e1057f4e2">interface_cache_bus_pkg.mpet</a></div><div class="ttdeci">std_logic   mpet</div><div class="ttdef"><b>Definition:</b> <a href="interface__cache__bus__pkg_8vhd_source.html#l00025">interface_cache_bus_pkg.vhd:25</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_html_a242c70bbc68c77ae2e5f83c2c9bbca86"><div class="ttname"><a href="classmem__con__interface__bus.html#a242c70bbc68c77ae2e5f83c2c9bbca86">mem_con_interface_bus.mpet_cntl_bus</a></div><div class="ttdeci">in mpet_cntl_bustp_peticion_control  </div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00022">mem_con_interface_bus.vhd:22</a></div></div>
<div class="ttc" id="classinterface__mem__bus__info_html_af64e8a77cc07a5dc7c0dea1b3efe8933"><div class="ttname"><a href="classinterface__mem__bus__info.html#af64e8a77cc07a5dc7c0dea1b3efe8933">interface_mem_bus_info.mpet_info_bus</a></div><div class="ttdeci">in mpet_info_bustp_peticion_info  </div><div class="ttdef"><b>Definition:</b> <a href="interface__mem__bus__info_8vhd_source.html#l00016">interface_mem_bus_info.vhd:16</a></div></div>
<div class="ttc" id="classinterface__mem__bus__control_html_a7d1425b7199574585021310ce3aedf2d"><div class="ttname"><a href="classinterface__mem__bus__control.html#a7d1425b7199574585021310ce3aedf2d">interface_mem_bus_control.obs_s</a></div><div class="ttdeci">out obs_stp_observacion  </div><div class="ttdef"><b>Definition:</b> <a href="interface__mem__bus__control_8vhd_source.html#l00022">interface_mem_bus_control.vhd:22</a></div></div>
<div class="ttc" id="classinterface__cache__bus__pkg_html_a75ee5fb2506d4a8f720746269fd3a59b"><div class="ttname"><a href="classinterface__cache__bus__pkg.html#a75ee5fb2506d4a8f720746269fd3a59b">interface_cache_bus_pkg.dato_E</a></div><div class="ttdeci">st_palabra_dat   dato_E</div><div class="ttdef"><b>Definition:</b> <a href="interface__cache__bus__pkg_8vhd_source.html#l00017">interface_cache_bus_pkg.vhd:17</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_1_1estructural_html_a9cf9fc4f75a5c253ee2890ac0daeebd9"><div class="ttname"><a href="classmem__con__interface__bus_1_1estructural.html#a9cf9fc4f75a5c253ee2890ac0daeebd9">mem_con_interface_bus.estructural.mpet_info_s</a></div><div class="ttdeci">tp_peticion_info   mpet_info_s</div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00028">mem_con_interface_bus.vhd:28</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_html"><div class="ttname"><a href="classmem__con__interface__bus.html">mem_con_interface_bus</a></div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00017">mem_con_interface_bus.vhd:17</a></div></div>
<div class="ttc" id="classcomponentes__interfaces__bus__pkg_html"><div class="ttname"><a href="classcomponentes__interfaces__bus__pkg.html">componentes_interfaces_bus_pkg</a></div><div class="ttdef"><b>Definition:</b> <a href="componentes__interfaces__bus__pkg_8vhd_source.html#l00013">componentes_interfaces_bus_pkg.vhd:13</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_1_1estructural_html_ac437c9b825521643ec09e256cbfe09c4"><div class="ttname"><a href="classmem__con__interface__bus_1_1estructural.html#ac437c9b825521643ec09e256cbfe09c4">mem_con_interface_bus.estructural.respt_cnt_mem</a></div><div class="ttdeci">tp_respuesta_control   respt_cnt_mem</div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00038">mem_con_interface_bus.vhd:38</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_html_a7d1425b7199574585021310ce3aedf2d"><div class="ttname"><a href="classmem__con__interface__bus.html#a7d1425b7199574585021310ce3aedf2d">mem_con_interface_bus.obs_s</a></div><div class="ttdeci">out obs_stp_observacion  </div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00021">mem_con_interface_bus.vhd:21</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_html_ab9ef19df5c2fc07d68c78b881bf6a859"><div class="ttname"><a href="classmem__con__interface__bus.html#ab9ef19df5c2fc07d68c78b881bf6a859">mem_con_interface_bus.mresp_info_bus</a></div><div class="ttdeci">out mresp_info_bustp_respuesta_info  </div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00020">mem_con_interface_bus.vhd:20</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_html_aa43c9704496d5457df58bbd3c421ee77"><div class="ttname"><a href="classmem__con__interface__bus.html#aa43c9704496d5457df58bbd3c421ee77">mem_con_interface_bus.mresp_cntl_bus</a></div><div class="ttdeci">out mresp_cntl_bustp_respuesta_control  </div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00023">mem_con_interface_bus.vhd:23</a></div></div>
<div class="ttc" id="classinterface__mem__bus__control_html_a803fccd0d3a5204644c0b4af8930d039"><div class="ttname"><a href="classinterface__mem__bus__control.html#a803fccd0d3a5204644c0b4af8930d039">interface_mem_bus_control.obs_e</a></div><div class="ttdeci">in obs_etp_observacion  </div><div class="ttdef"><b>Definition:</b> <a href="interface__mem__bus__control_8vhd_source.html#l00021">interface_mem_bus_control.vhd:21</a></div></div>
<div class="ttc" id="classensamblado__memoria_html_a2159234629ceae09a98108d2fcda37f2"><div class="ttname"><a href="classensamblado__memoria.html#a2159234629ceae09a98108d2fcda37f2">ensamblado_memoria.MLES</a></div><div class="ttdeci">in MLESstd_logic  </div><div class="ttdef"><b>Definition:</b> <a href="ensamblado__memoria_8vhd_source.html#l00020">ensamblado_memoria.vhd:20</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_1_1estructural_html_a02363b66ba23d505816dbed6cf5fe9dc"><div class="ttname"><a href="classmem__con__interface__bus_1_1estructural.html#a02363b66ba23d505816dbed6cf5fe9dc">mem_con_interface_bus.estructural.iden</a></div><div class="ttdeci">iden_proc   iden</div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00036">mem_con_interface_bus.vhd:36</a></div></div>
<div class="ttc" id="classmem__con__interface__bus_1_1estructural_html_abfb101730ffda63600badb6bc3d17207"><div class="ttname"><a href="classmem__con__interface__bus_1_1estructural.html#abfb101730ffda63600badb6bc3d17207">mem_con_interface_bus.estructural.mpet_cntl_s</a></div><div class="ttdeci">tp_peticion_control   mpet_cntl_s</div><div class="ttdef"><b>Definition:</b> <a href="mem__con__interface__bus_8vhd_source.html#l00030">mem_con_interface_bus.vhd:30</a></div></div>
<div class="ttc" id="classinterface__mem__bus__control_html_a10ae8855ffad44bec70be49fee256c83"><div class="ttname"><a href="classinterface__mem__bus__control.html#a10ae8855ffad44bec70be49fee256c83">interface_mem_bus_control.mresp_cntl_e</a></div><div class="ttdeci">in mresp_cntl_etp_respuesta_control  </div><div class="ttdef"><b>Definition:</b> <a href="interface__mem__bus__control_8vhd_source.html#l00023">interface_mem_bus_control.vhd:23</a></div></div>
<div class="ttc" id="classinterface__mem__bus__control_html"><div class="ttname"><a href="classinterface__mem__bus__control.html">interface_mem_bus_control</a></div><div class="ttdef"><b>Definition:</b> <a href="interface__mem__bus__control_8vhd_source.html#l00017">interface_mem_bus_control.vhd:17</a></div></div>
<div class="ttc" id="classinterface__cache__bus__pkg_html_a5223f94b2dc616b550b647adafe1d6c9"><div class="ttname"><a href="classinterface__cache__bus__pkg.html#a5223f94b2dc616b550b647adafe1d6c9">interface_cache_bus_pkg.tp_peticion_info</a></div><div class="ttdeci">tp_peticion_info</div><div class="ttdef"><b>Definition:</b> <a href="interface__cache__bus__pkg_8vhd_source.html#l00014">interface_cache_bus_pkg.vhd:14</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generado el Martes, 16 de Abril de 2019 18:18:13 para Coherencia: observacion proyecto 3. Subproyecto 1: Eliminacion de riesgo estructural por &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
