

================================================================
== Vivado HLS Report for 'triangular_solve'
================================================================
* Date:           Sun Jul 10 16:38:12 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS_BIO_NICA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.397|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   55|  121|   55|  121|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |   54|  120|  18 ~ 40 |          -|          -|      3|    no    |
        | + Loop 1.1  |    0|   22|        11|          -|          -| 0 ~ 2 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     98|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|    1109|   1755|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    212|    -|
|Register         |        -|      -|     214|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|    1323|   2065|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |DLU_fadd_32ns_32ng8j_U39  |DLU_fadd_32ns_32ng8j  |        0|      2|  205|  390|    0|
    |DLU_fdiv_32ns_32ndEe_U41  |DLU_fdiv_32ns_32ndEe  |        0|      0|  761|  994|    0|
    |DLU_fmul_32ns_32ncud_U40  |DLU_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    |DLU_mux_94_32_1_1_U42     |DLU_mux_94_32_1_1     |        0|      0|    0|   50|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5| 1109| 1755|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln9_fu_225_p2    |     +    |      0|  0|  13|           4|           4|
    |i_fu_215_p2          |     +    |      0|  0|  10|           2|           1|
    |k_fu_139_p2          |     +    |      0|  0|  12|           2|           3|
    |sub_ln9_fu_200_p2    |     -    |      0|  0|  13|           4|           4|
    |icmp_ln37_fu_153_p2  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln7_fu_210_p2   |   icmp   |      0|  0|   9|           3|           3|
    |xor_ln40_fu_180_p2   |    xor   |      0|  0|  33|          32|          33|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  98|          49|          49|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  137|         30|    1|         30|
    |b_address0       |   27|          5|    2|         10|
    |b_d0             |   15|          3|   32|         96|
    |i_0_i_reg_90     |    9|          2|    2|          4|
    |k_0_in_reg_67    |    9|          2|    2|          4|
    |phi_ln39_reg_78  |   15|          3|   32|         96|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  212|         45|   71|        240|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln9_reg_343         |   4|   0|    4|          0|
    |ap_CS_fsm               |  29|   0|   29|          0|
    |b_addr_2_reg_353        |   2|   0|    2|          0|
    |b_addr_reg_320          |   2|   0|    2|          0|
    |bitcast_ln40_1_reg_325  |  32|   0|   32|          0|
    |i_0_i_reg_90            |   2|   0|    2|          0|
    |i_reg_338               |   2|   0|    2|          0|
    |k_0_in_reg_67           |   2|   0|    2|          0|
    |k_reg_283               |   3|   0|    3|          0|
    |phi_ln39_reg_78         |  32|   0|   32|          0|
    |reg_129                 |  32|   0|   32|          0|
    |sub_ln9_reg_330         |   4|   0|    4|          0|
    |tmp_i_9_reg_363         |  32|   0|   32|          0|
    |tmp_i_reg_358           |  32|   0|   32|          0|
    |trunc_ln37_reg_289      |   2|   0|    2|          0|
    |trunc_ln39_reg_297      |   2|   0|    2|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 214|   0|  214|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------+-----+-----+------------+------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | triangular_solve | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | triangular_solve | return value |
|ap_start    |  in |    1| ap_ctrl_hs | triangular_solve | return value |
|ap_done     | out |    1| ap_ctrl_hs | triangular_solve | return value |
|ap_idle     | out |    1| ap_ctrl_hs | triangular_solve | return value |
|ap_ready    | out |    1| ap_ctrl_hs | triangular_solve | return value |
|b_address0  | out |    2|  ap_memory |         b        |     array    |
|b_ce0       | out |    1|  ap_memory |         b        |     array    |
|b_we0       | out |    1|  ap_memory |         b        |     array    |
|b_d0        | out |   32|  ap_memory |         b        |     array    |
|b_q0        |  in |   32|  ap_memory |         b        |     array    |
|G_0         |  in |   32|   ap_none  |        G_0       |    pointer   |
|G_1         |  in |   32|   ap_none  |        G_1       |    pointer   |
|G_2         |  in |   32|   ap_none  |        G_2       |    pointer   |
|G_3         |  in |   32|   ap_none  |        G_3       |    pointer   |
|G_4         |  in |   32|   ap_none  |        G_4       |    pointer   |
|G_5         |  in |   32|   ap_none  |        G_5       |    pointer   |
|G_6         |  in |   32|   ap_none  |        G_6       |    pointer   |
|G_7         |  in |   32|   ap_none  |        G_7       |    pointer   |
|G_8         |  in |   32|   ap_none  |        G_8       |    pointer   |
+------------+-----+-----+------------+------------------+--------------+

