INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
WARNING: [COSIM-369] AXI_master port 'y' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM-369] AXI_master port 'x' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM-369] AXI_master port 'coef' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "F:/vivado/Vitis_HLS/2020.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling fir_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_fir_wrap.cpp
   Compiling fir.cpp_pre.cpp.tb.cpp
   Compiling apatb_fir_wrap_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
-------------------------------
Test started.
-13
-6
1
9
18
26
30
29
23
10
-8
-32
-55
-75
-86
-82
-62
-25
26
84
140
182
200
183
129
40
-75
-202
-317
-398
-424
-377
-254
-58
187
452
693
863
915
812
532
69
-558
-1309
-2128
-2942
-3676
-4261
-4637
32767
-4637
-4261
-3676
-2942
-2128
-1309
-558
69
532
812
915
863
693
452
187
-58
-254
-377
-424
-398
-317
-202
-75
40
129
183
200
182
140
84
26
-25
-62
-82
-86
-75
-55
-32
-8
10
23
29
30
26
18
9
1
-6
-13
-13
Test passed.
Test finished.
-------------------------------

E:\FPGA_project\xilinx\Project\fir_hls\fir_hls_prj\solution1\sim\verilog>set PATH= 

E:\FPGA_project\xilinx\Project\fir_hls\fir_hls_prj\solution1\sim\verilog>call F:/vivado/Vivado/2020.2/bin/xelab xil_defaultlib.apatb_fir_wrap_top glbl -prj fir_wrap.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib "ieee_proposed=./ieee_proposed" -s fir_wrap  
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_wrap_top glbl -prj fir_wrap.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s fir_wrap 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/AESL_axi_slave_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/fir_wrap.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_wrap_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/fir_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/fir_wrap_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/fir_wrap_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_CTRL_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/fir_wrap_fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/fir_wrap_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/fir_wrap_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_mul_32s_32s_32_2_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module fir_wrap_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fir_wrap_CTRL_s_axi
Compiling module xil_defaultlib.fir_wrap_control_s_axi
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(DEPTH=5...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_throttle(ADD...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.fir_wrap_mul_32s_32s_32_2_1_Mult...
Compiling module xil_defaultlib.fir_wrap_mul_32s_32s_32_2_1(ID=1...
Compiling module xil_defaultlib.fir_wrap_fir
Compiling module xil_defaultlib.fir_wrap
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_axi_slave_CTRL
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fir_wrap_top
Compiling module work.glbl
Built simulation snapshot fir_wrap

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/xsim.dir/fir_wrap/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 81.824 ; gain = 5.918
INFO: [Common 17-206] Exiting Webtalk at Sat Aug  6 14:41:24 2022...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir_wrap/xsim_script.tcl
# xsim {fir_wrap} -autoloadwcfg -tclbatch {fir_wrap.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source fir_wrap.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "3095000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3135 ns : File "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/fir_wrap.autotb.v" Line 501
## quit
INFO: [Common 17-206] Exiting xsim at Sat Aug  6 14:42:17 2022...
-------------------------------
Test started.
-13
-6
1
9
18
26
30
29
23
10
-8
-32
-55
-75
-86
-82
-62
-25
26
84
140
182
200
183
129
40
-75
-202
-317
-398
-424
-377
-254
-58
187
452
693
863
915
812
532
69
-558
-1309
-2128
-2942
-3676
-4261
-4637
32767
-4637
-4261
-3676
-2942
-2128
-1309
-558
69
532
812
915
863
693
452
187
-58
-254
-377
-424
-398
-317
-202
-75
40
129
183
200
182
140
84
26
-25
-62
-82
-86
-75
-55
-32
-8
10
23
29
30
26
18
9
1
-6
-13
-13
Test passed.
Test finished.
-------------------------------
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
