#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Aug 19 11:33:49 2022
# Process ID: 683391
# Current directory: /home-temp/aluno/Downloads/screen_test/screen_test.runs/synth_1
# Command line: vivado -log text_screen_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source text_screen_top.tcl
# Log file: /home-temp/aluno/Downloads/screen_test/screen_test.runs/synth_1/text_screen_top.vds
# Journal file: /home-temp/aluno/Downloads/screen_test/screen_test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source text_screen_top.tcl -notrace
Command: synth_design -top text_screen_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 683416 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1207.977 ; gain = 63.000 ; free physical = 409 ; free virtual = 3962
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'text_screen_top' [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/text_scr_top.vhd:14]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/vga_sync.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (1#1) [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/vga_sync.vhd:14]
INFO: [Synth 8-638] synthesizing module 'text_screen_gen' [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/text_scr_gen.vhd:16]
INFO: [Synth 8-638] synthesizing module 'debounce_fsmd_arch' [/home-temp/aluno/Downloads/ch12_Artix7-20220819T135312Z-001/ch12_Artix7/debounce_all.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'debounce_fsmd_arch' (2#1) [/home-temp/aluno/Downloads/ch12_Artix7-20220819T135312Z-001/ch12_Artix7/debounce_all.vhd:87]
INFO: [Synth 8-638] synthesizing module 'font_rom' [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/font_rom.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'font_rom' (3#1) [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/font_rom.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sync_dual_port_ram' [/home-temp/aluno/Downloads/ch12_Artix7-20220819T135312Z-001/ch12_Artix7/sync_dual_port_ram.vhd:24]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_dual_port_ram' (4#1) [/home-temp/aluno/Downloads/ch12_Artix7-20220819T135312Z-001/ch12_Artix7/sync_dual_port_ram.vhd:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'pix_y2_reg_reg' and it is trimmed from '10' to '9' bits. [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/text_scr_gen.vhd:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'pix_y1_reg_reg' and it is trimmed from '10' to '9' bits. [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/text_scr_gen.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'text_screen_gen' (5#1) [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/text_scr_gen.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'text_screen_top' (6#1) [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/text_scr_top.vhd:14]
WARNING: [Synth 8-3331] design text_screen_gen has unconnected port pixel_y[9]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1249.508 ; gain = 104.531 ; free physical = 426 ; free virtual = 3980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1249.508 ; gain = 104.531 ; free physical = 428 ; free virtual = 3982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1257.512 ; gain = 112.535 ; free physical = 428 ; free virtual = 3982
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "pixel_tick" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "v_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_end" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element v_count_reg_reg was removed.  [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/vga_sync.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element h_count_reg_reg was removed.  [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/vga_sync.vhd:41]
INFO: [Synth 8-5546] ROM "db_tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/font_rom.vhd:2203]
WARNING: [Synth 8-6014] Unused sequential element cur_x_reg_reg was removed.  [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/text_scr_gen.vhd:77]
WARNING: [Synth 8-6014] Unused sequential element cur_y_reg_reg was removed.  [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/text_scr_gen.vhd:78]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1273.527 ; gain = 128.551 ; free physical = 418 ; free virtual = 3972
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---RAMs : 
	              28K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   4 Input     22 Bit        Muxes := 4     
	   2 Input     22 Bit        Muxes := 16    
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module text_screen_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module debounce_fsmd_arch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     22 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 8     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module font_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sync_dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
+---RAMs : 
	              28K Bit         RAMs := 1     
Module text_screen_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vga_sync_unit/h_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_sync_unit/v_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "text_gen_unit/debounce_unit0/db_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "text_gen_unit/debounce_unit1/db_tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element text_gen_unit/font_unit/data_reg was removed.  [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/font_rom.vhd:2203]
WARNING: [Synth 8-6014] Unused sequential element vga_sync_unit/h_count_reg_reg was removed.  [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/vga_sync.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element vga_sync_unit/v_count_reg_reg was removed.  [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/vga_sync.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element text_gen_unit/cur_x_reg_reg was removed.  [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/text_scr_gen.vhd:77]
WARNING: [Synth 8-6014] Unused sequential element text_gen_unit/cur_y_reg_reg was removed.  [/home-temp/aluno/Downloads/ch13_Artix7-20220819T142608Z-001/ch13_Artix7/text_scr_gen.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element text_gen_unit/video_ram_unit/dout_a_reg was removed.  [/home-temp/aluno/Downloads/ch12_Artix7-20220819T135312Z-001/ch12_Artix7/sync_dual_port_ram.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element text_gen_unit/video_ram_unit/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[0]' (FDE) to 'rgb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[1]' (FDE) to 'rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[2]' (FDE) to 'rgb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[3]' (FDE) to 'rgb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[4]' (FDE) to 'rgb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[5]' (FDE) to 'rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[6]' (FDE) to 'rgb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[8]' (FDE) to 'rgb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[9]' (FDE) to 'rgb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[10]' (FDE) to 'rgb_reg_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb_reg_reg[11] )
WARNING: [Synth 8-3332] Sequential element (text_gen_unit/pix_y1_reg_reg[3]) is unused and will be removed from module text_screen_top.
WARNING: [Synth 8-3332] Sequential element (text_gen_unit/pix_y1_reg_reg[2]) is unused and will be removed from module text_screen_top.
WARNING: [Synth 8-3332] Sequential element (text_gen_unit/pix_y1_reg_reg[1]) is unused and will be removed from module text_screen_top.
WARNING: [Synth 8-3332] Sequential element (text_gen_unit/pix_y1_reg_reg[0]) is unused and will be removed from module text_screen_top.
WARNING: [Synth 8-3332] Sequential element (text_gen_unit/pix_y2_reg_reg[3]) is unused and will be removed from module text_screen_top.
WARNING: [Synth 8-3332] Sequential element (text_gen_unit/pix_y2_reg_reg[2]) is unused and will be removed from module text_screen_top.
WARNING: [Synth 8-3332] Sequential element (text_gen_unit/pix_y2_reg_reg[1]) is unused and will be removed from module text_screen_top.
WARNING: [Synth 8-3332] Sequential element (text_gen_unit/pix_y2_reg_reg[0]) is unused and will be removed from module text_screen_top.
WARNING: [Synth 8-3332] Sequential element (rgb_reg_reg[11]) is unused and will be removed from module text_screen_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1428.895 ; gain = 283.918 ; free physical = 237 ; free virtual = 3809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+----------------------------------+---------------+----------------+
|Module Name     | RTL Object                       | Depth x Width | Implemented As | 
+----------------+----------------------------------+---------------+----------------+
|font_rom        | data_reg                         | 2048x8        | Block RAM      | 
|text_screen_top | text_gen_unit/font_unit/data_reg | 2048x8        | Block RAM      | 
+----------------+----------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sync_dual_port_ram: | ram_reg    | 4 K x 7(READ_FIRST)    | W | R | 4 K x 7(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM text_gen_unit/video_ram_unit/ram_reg to conserve power

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1428.895 ; gain = 283.918 ; free physical = 235 ; free virtual = 3808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sync_dual_port_ram: | ram_reg    | 4 K x 7(READ_FIRST)    | W | R | 4 K x 7(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance text_gen_unit/video_ram_unit/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance text_gen_unit/font_unit/data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1428.895 ; gain = 283.918 ; free physical = 236 ; free virtual = 3808
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1428.895 ; gain = 283.918 ; free physical = 236 ; free virtual = 3808
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1428.895 ; gain = 283.918 ; free physical = 236 ; free virtual = 3808
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1428.895 ; gain = 283.918 ; free physical = 236 ; free virtual = 3808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1428.895 ; gain = 283.918 ; free physical = 236 ; free virtual = 3808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1428.895 ; gain = 283.918 ; free physical = 236 ; free virtual = 3808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1428.895 ; gain = 283.918 ; free physical = 236 ; free virtual = 3808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    12|
|3     |LUT1     |    45|
|4     |LUT2     |     6|
|5     |LUT3     |    18|
|6     |LUT4     |    31|
|7     |LUT5     |    56|
|8     |LUT6     |    37|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     1|
|11    |FDCE     |    72|
|12    |FDRE     |    43|
|13    |IBUF     |    12|
|14    |OBUF     |    14|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+---------------------+------+
|      |Instance           |Module               |Cells |
+------+-------------------+---------------------+------+
|1     |top                |                     |   349|
|2     |  text_gen_unit    |text_screen_gen      |   260|
|3     |    debounce_unit0 |debounce_fsmd_arch   |    96|
|4     |    debounce_unit1 |debounce_fsmd_arch_0 |    96|
|5     |    font_unit      |font_rom             |     4|
|6     |    video_ram_unit |sync_dual_port_ram   |     1|
|7     |  vga_sync_unit    |vga_sync             |    61|
+------+-------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1428.895 ; gain = 283.918 ; free physical = 236 ; free virtual = 3808
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1428.895 ; gain = 283.918 ; free physical = 238 ; free virtual = 3810
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1428.902 ; gain = 283.918 ; free physical = 238 ; free virtual = 3810
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1505.906 ; gain = 374.301 ; free physical = 209 ; free virtual = 3781
INFO: [Common 17-1381] The checkpoint '/home-temp/aluno/Downloads/screen_test/screen_test.runs/synth_1/text_screen_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file text_screen_top_utilization_synth.rpt -pb text_screen_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1529.918 ; gain = 0.000 ; free physical = 210 ; free virtual = 3783
INFO: [Common 17-206] Exiting Vivado at Fri Aug 19 11:34:21 2022...
