///Register `SRDAMR` reader
pub type R = crate::R<SRDAMRrs>;
///Register `SRDAMR` writer
pub type W = crate::W<SRDAMRrs>;
/**SmartRun domain DMA and DMAMUX Autonomous mode enable Set and reset by software. Refer to for additional information.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum BDMA2AMEN {
    ///0: Clock disabled in autonomous mode
    Disabled = 0,
    ///1: Clock enabled in autonomous mode
    Enabled = 1,
}
impl From<BDMA2AMEN> for bool {
    #[inline(always)]
    fn from(variant: BDMA2AMEN) -> Self {
        variant as u8 != 0
    }
}
///Field `BDMA2AMEN` reader - SmartRun domain DMA and DMAMUX Autonomous mode enable Set and reset by software. Refer to for additional information.
pub type BDMA2AMEN_R = crate::BitReader<BDMA2AMEN>;
impl BDMA2AMEN_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> BDMA2AMEN {
        match self.bits {
            false => BDMA2AMEN::Disabled,
            true => BDMA2AMEN::Enabled,
        }
    }
    ///Clock disabled in autonomous mode
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == BDMA2AMEN::Disabled
    }
    ///Clock enabled in autonomous mode
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == BDMA2AMEN::Enabled
    }
}
///Field `BDMA2AMEN` writer - SmartRun domain DMA and DMAMUX Autonomous mode enable Set and reset by software. Refer to for additional information.
pub type BDMA2AMEN_W<'a, REG> = crate::BitWriter<'a, REG, BDMA2AMEN>;
impl<'a, REG> BDMA2AMEN_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///Clock disabled in autonomous mode
    #[inline(always)]
    pub fn disabled(self) -> &'a mut crate::W<REG> {
        self.variant(BDMA2AMEN::Disabled)
    }
    ///Clock enabled in autonomous mode
    #[inline(always)]
    pub fn enabled(self) -> &'a mut crate::W<REG> {
        self.variant(BDMA2AMEN::Enabled)
    }
}
///Field `GPIOAMEN` reader - GPIO Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_R as GPIOAMEN_R;
///Field `LPUART1AMEN` reader - LPUART1 Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_R as LPUART1AMEN_R;
///Field `SPI6AMEN` reader - SPI6 Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_R as SPI6AMEN_R;
///Field `I2C4AMEN` reader - I2C4 Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_R as I2C4AMEN_R;
///Field `LPTIM2AMEN` reader - LPTIM2 Autonomous mode enable Set and reset by software. Refer to for additional information
pub use BDMA2AMEN_R as LPTIM2AMEN_R;
///Field `LPTIM3AMEN` reader - LPTIM3 Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_R as LPTIM3AMEN_R;
///Field `DAC2AMEN` reader - DAC2 (containing one converter) Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_R as DAC2AMEN_R;
///Field `COMP12AMEN` reader - COMP1 and 2 Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_R as COMP12AMEN_R;
///Field `VREFAMEN` reader - VREF Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_R as VREFAMEN_R;
///Field `RTCAMEN` reader - RTC Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_R as RTCAMEN_R;
///Field `DTSAMEN` reader - Digital temperature sensor Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_R as DTSAMEN_R;
///Field `DFSDM2AMEN` reader - DFSDM2 Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_R as DFSDM2AMEN_R;
///Field `BKPRAMAMEN` reader - Backup RAM Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_R as BKPRAMAMEN_R;
///Field `SRDSRAMAMEN` reader - SmartRun domain SRAM Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_R as SRDSRAMAMEN_R;
///Field `GPIOAMEN` writer - GPIO Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_W as GPIOAMEN_W;
///Field `LPUART1AMEN` writer - LPUART1 Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_W as LPUART1AMEN_W;
///Field `SPI6AMEN` writer - SPI6 Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_W as SPI6AMEN_W;
///Field `I2C4AMEN` writer - I2C4 Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_W as I2C4AMEN_W;
///Field `LPTIM2AMEN` writer - LPTIM2 Autonomous mode enable Set and reset by software. Refer to for additional information
pub use BDMA2AMEN_W as LPTIM2AMEN_W;
///Field `LPTIM3AMEN` writer - LPTIM3 Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_W as LPTIM3AMEN_W;
///Field `DAC2AMEN` writer - DAC2 (containing one converter) Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_W as DAC2AMEN_W;
///Field `COMP12AMEN` writer - COMP1 and 2 Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_W as COMP12AMEN_W;
///Field `VREFAMEN` writer - VREF Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_W as VREFAMEN_W;
///Field `RTCAMEN` writer - RTC Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_W as RTCAMEN_W;
///Field `DTSAMEN` writer - Digital temperature sensor Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_W as DTSAMEN_W;
///Field `DFSDM2AMEN` writer - DFSDM2 Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_W as DFSDM2AMEN_W;
///Field `BKPRAMAMEN` writer - Backup RAM Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_W as BKPRAMAMEN_W;
///Field `SRDSRAMAMEN` writer - SmartRun domain SRAM Autonomous mode enable Set and reset by software. Refer to for additional information.
pub use BDMA2AMEN_W as SRDSRAMAMEN_W;
impl R {
    ///Bit 0 - SmartRun domain DMA and DMAMUX Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn bdma2amen(&self) -> BDMA2AMEN_R {
        BDMA2AMEN_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - GPIO Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn gpioamen(&self) -> GPIOAMEN_R {
        GPIOAMEN_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 3 - LPUART1 Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn lpuart1amen(&self) -> LPUART1AMEN_R {
        LPUART1AMEN_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 5 - SPI6 Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn spi6amen(&self) -> SPI6AMEN_R {
        SPI6AMEN_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 7 - I2C4 Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn i2c4amen(&self) -> I2C4AMEN_R {
        I2C4AMEN_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 9 - LPTIM2 Autonomous mode enable Set and reset by software. Refer to for additional information
    #[inline(always)]
    pub fn lptim2amen(&self) -> LPTIM2AMEN_R {
        LPTIM2AMEN_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - LPTIM3 Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn lptim3amen(&self) -> LPTIM3AMEN_R {
        LPTIM3AMEN_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 13 - DAC2 (containing one converter) Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn dac2amen(&self) -> DAC2AMEN_R {
        DAC2AMEN_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - COMP1 and 2 Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn comp12amen(&self) -> COMP12AMEN_R {
        COMP12AMEN_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - VREF Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn vrefamen(&self) -> VREFAMEN_R {
        VREFAMEN_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - RTC Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn rtcamen(&self) -> RTCAMEN_R {
        RTCAMEN_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 26 - Digital temperature sensor Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn dtsamen(&self) -> DTSAMEN_R {
        DTSAMEN_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - DFSDM2 Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn dfsdm2amen(&self) -> DFSDM2AMEN_R {
        DFSDM2AMEN_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - Backup RAM Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn bkpramamen(&self) -> BKPRAMAMEN_R {
        BKPRAMAMEN_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - SmartRun domain SRAM Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn srdsramamen(&self) -> SRDSRAMAMEN_R {
        SRDSRAMAMEN_R::new(((self.bits >> 29) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SRDAMR")
            .field("bdma2amen", &self.bdma2amen())
            .field("gpioamen", &self.gpioamen())
            .field("lpuart1amen", &self.lpuart1amen())
            .field("spi6amen", &self.spi6amen())
            .field("i2c4amen", &self.i2c4amen())
            .field("lptim2amen", &self.lptim2amen())
            .field("lptim3amen", &self.lptim3amen())
            .field("dac2amen", &self.dac2amen())
            .field("comp12amen", &self.comp12amen())
            .field("vrefamen", &self.vrefamen())
            .field("rtcamen", &self.rtcamen())
            .field("dtsamen", &self.dtsamen())
            .field("dfsdm2amen", &self.dfsdm2amen())
            .field("bkpramamen", &self.bkpramamen())
            .field("srdsramamen", &self.srdsramamen())
            .finish()
    }
}
impl W {
    ///Bit 0 - SmartRun domain DMA and DMAMUX Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn bdma2amen(&mut self) -> BDMA2AMEN_W<'_, SRDAMRrs> {
        BDMA2AMEN_W::new(self, 0)
    }
    ///Bit 1 - GPIO Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn gpioamen(&mut self) -> GPIOAMEN_W<'_, SRDAMRrs> {
        GPIOAMEN_W::new(self, 1)
    }
    ///Bit 3 - LPUART1 Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn lpuart1amen(&mut self) -> LPUART1AMEN_W<'_, SRDAMRrs> {
        LPUART1AMEN_W::new(self, 3)
    }
    ///Bit 5 - SPI6 Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn spi6amen(&mut self) -> SPI6AMEN_W<'_, SRDAMRrs> {
        SPI6AMEN_W::new(self, 5)
    }
    ///Bit 7 - I2C4 Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn i2c4amen(&mut self) -> I2C4AMEN_W<'_, SRDAMRrs> {
        I2C4AMEN_W::new(self, 7)
    }
    ///Bit 9 - LPTIM2 Autonomous mode enable Set and reset by software. Refer to for additional information
    #[inline(always)]
    pub fn lptim2amen(&mut self) -> LPTIM2AMEN_W<'_, SRDAMRrs> {
        LPTIM2AMEN_W::new(self, 9)
    }
    ///Bit 10 - LPTIM3 Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn lptim3amen(&mut self) -> LPTIM3AMEN_W<'_, SRDAMRrs> {
        LPTIM3AMEN_W::new(self, 10)
    }
    ///Bit 13 - DAC2 (containing one converter) Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn dac2amen(&mut self) -> DAC2AMEN_W<'_, SRDAMRrs> {
        DAC2AMEN_W::new(self, 13)
    }
    ///Bit 14 - COMP1 and 2 Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn comp12amen(&mut self) -> COMP12AMEN_W<'_, SRDAMRrs> {
        COMP12AMEN_W::new(self, 14)
    }
    ///Bit 15 - VREF Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn vrefamen(&mut self) -> VREFAMEN_W<'_, SRDAMRrs> {
        VREFAMEN_W::new(self, 15)
    }
    ///Bit 16 - RTC Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn rtcamen(&mut self) -> RTCAMEN_W<'_, SRDAMRrs> {
        RTCAMEN_W::new(self, 16)
    }
    ///Bit 26 - Digital temperature sensor Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn dtsamen(&mut self) -> DTSAMEN_W<'_, SRDAMRrs> {
        DTSAMEN_W::new(self, 26)
    }
    ///Bit 27 - DFSDM2 Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn dfsdm2amen(&mut self) -> DFSDM2AMEN_W<'_, SRDAMRrs> {
        DFSDM2AMEN_W::new(self, 27)
    }
    ///Bit 28 - Backup RAM Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn bkpramamen(&mut self) -> BKPRAMAMEN_W<'_, SRDAMRrs> {
        BKPRAMAMEN_W::new(self, 28)
    }
    ///Bit 29 - SmartRun domain SRAM Autonomous mode enable Set and reset by software. Refer to for additional information.
    #[inline(always)]
    pub fn srdsramamen(&mut self) -> SRDSRAMAMEN_W<'_, SRDAMRrs> {
        SRDSRAMAMEN_W::new(self, 29)
    }
}
/**RCC SmartRun domain Autonomous mode register

You can [`read`](crate::Reg::read) this register and get [`srdamr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`srdamr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32H7B0.html#RCC:SRDAMR)*/
pub struct SRDAMRrs;
impl crate::RegisterSpec for SRDAMRrs {
    type Ux = u32;
}
///`read()` method returns [`srdamr::R`](R) reader structure
impl crate::Readable for SRDAMRrs {}
///`write(|w| ..)` method takes [`srdamr::W`](W) writer structure
impl crate::Writable for SRDAMRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets SRDAMR to value 0
impl crate::Resettable for SRDAMRrs {}
