INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20963/Desktop/Grade3/Computer-Organization-Course-Design/FPGA/project_1.sim/sim_1/synth/timing/xsim/testbench_CPU_RISCV_interrupt_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_RISCV
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-311] analyzing module DFlipFlop_10
INFO: [VRFC 10-311] analyzing module DFlipFlop_11
INFO: [VRFC 10-311] analyzing module DFlipFlop_12
INFO: [VRFC 10-311] analyzing module DFlipFlop_4
INFO: [VRFC 10-311] analyzing module DFlipFlop_5
INFO: [VRFC 10-311] analyzing module DFlipFlop_6
INFO: [VRFC 10-311] analyzing module DFlipFlop_7
INFO: [VRFC 10-311] analyzing module DFlipFlop_8
INFO: [VRFC 10-311] analyzing module DFlipFlop_9
INFO: [VRFC 10-311] analyzing module FPGADigit
INFO: [VRFC 10-311] analyzing module InterrEn
INFO: [VRFC 10-311] analyzing module Interrupter
INFO: [VRFC 10-311] analyzing module Interrupter_0
INFO: [VRFC 10-311] analyzing module Interrupter_1
INFO: [VRFC 10-311] analyzing module Interrupter_2
INFO: [VRFC 10-311] analyzing module Interrupter_3
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module divider__parameterized0
INFO: [VRFC 10-311] analyzing module divider__parameterized1
INFO: [VRFC 10-311] analyzing module divider__parameterized2
INFO: [VRFC 10-311] analyzing module divider__parameterized3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module register__parameterized1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/20963/Desktop/Grade3/Computer-Organization-Course-Design/FPGA/project_1.srcs/sources_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CPU_RISCV_interrupt
