Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne18.ecn.purdue.edu, pid 6868
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/raytrace/kite_small_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec raytrace -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/raytrace --router_map_file configs/topologies/paper_solutions/kite_small_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_small_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_small_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c19a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c1a16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c1a96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c1b46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c1bc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c1466a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c14e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c1586a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c1616a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c1696a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c1736a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c17b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c1056a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c10d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c1176a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c11f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c12a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c1326a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c13b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0c46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0cc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0d66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0df6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0ea6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0f26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0fb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0846a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c08d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0976a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0a06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0a96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0b16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0bb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0436a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c04c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0556a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c05f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0686a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0716a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c07a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0046a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c00d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0156a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c01e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0276a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0306a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0396a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7c0426a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7bfcb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7bfd56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7bfde6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7bfe86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7bff16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7bffa6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7bf836a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7bf8c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7bf956a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7bf9e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7bfa76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7bfaf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7bfb96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7bfc16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7bf4b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6a7bf536a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf5f390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf5fdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf64860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf6f2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf6fd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf777b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf81240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf81c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf07710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf14198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf14be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf1a668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf240f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf24b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf2a5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf36048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf36a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf40518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bf40f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7beca9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bed1470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bed1eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bed9940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bee43c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bee4e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7beec898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bef6320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bef6d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7befc7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be88278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be88cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be90748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be9b1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be9bc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bea06a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7beab128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7beabb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7beb55f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bebd080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bebdac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be47550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be47f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be52a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be5a4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be5aef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be60978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be6b400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be6be48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be728d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be7d358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be7dda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be05828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be0e2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be0ecf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be15780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be22208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be22c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be2a6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7cee1080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7cee1b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7be395c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bdc3048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bdc3a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6a7bdcc518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f6a7bdcce48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6a7bdd30b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6a7bdd32e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6a7bdd3518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6a7bdd3748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6a7bdd3978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6a7bdd3ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6a7bdd3dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6a7bde0048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6a7bde0278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6a7bde04a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6a7bde06d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6a7bde0908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6a7bde0b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6a7bde0d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6a7bde0f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f6a7bd92eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f6a7bd9b518>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_small_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_small_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_small_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 91044470215500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 91087847408500 because a thread reached the max instruction count
