

================================================================
== Vitis HLS Report for 'mars_kernel_0_1_node_1_stage_1_75_1'
================================================================
* Date:           Thu Dec 12 23:09:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Cnn
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.098 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |        1|  4198215|  4.000 ns|  16.793 ms|    1|  4198215|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                            |                                                                |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                  Instance                                  |                             Module                             |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_L2_fu_906                  |mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_L2                 |    13065|    13065|  52.260 us|  52.260 us|  13065|  13065|       no|
        |grp_mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_merlinL5_merlinL4_fu_1013  |mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_merlinL5_merlinL4  |     3330|     3330|  13.320 us|  13.320 us|   3330|   3330|       no|
        +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL6  |  4198144|  4198144|     16399|          -|          -|   256|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       60|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|  2080|   250015|   155041|    -|
|Memory               |      200|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|     4201|    -|
|Register             |        -|     -|      968|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      200|  2080|   250983|   159302|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       13|    91|       31|       40|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        4|    30|       10|       13|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+------+--------+--------+-----+
    |                                  Instance                                  |                             Module                             | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+------+--------+--------+-----+
    |grp_mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_L2_fu_906                  |mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_L2                 |        0|    80|   21293|   15638|    0|
    |grp_mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_merlinL5_merlinL4_fu_1013  |mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_merlinL5_merlinL4  |        0|  2000|  228722|  139403|    0|
    +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+------+--------+--------+-----+
    |Total                                                                       |                                                                |        0|  2080|  250015|  155041|    0|
    +----------------------------------------------------------------------------+----------------------------------------------------------------+---------+------+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory           |                                 Module                                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |merlin_input_8_0_buf_U      |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_100_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_101_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_102_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_103_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_104_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_105_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_106_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_107_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_108_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_109_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_110_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_111_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_112_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_113_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_114_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_115_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_116_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_117_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_118_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_119_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_120_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_121_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_122_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_123_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_124_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_125_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_126_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_127_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_128_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_129_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_130_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_131_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_132_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_133_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_134_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_135_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_136_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_137_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_138_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_139_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_140_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_141_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_142_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_143_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_144_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_145_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_146_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_147_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_148_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_149_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_150_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_151_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_152_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_153_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_154_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_155_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_156_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_157_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_158_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_159_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_160_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_161_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_162_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_163_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_164_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_165_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_166_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_167_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_168_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_169_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_170_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_171_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_172_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_173_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_174_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_175_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_176_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_177_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_178_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_179_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_180_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_181_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_182_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_183_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_184_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_185_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_186_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_187_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_188_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_189_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_190_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_191_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_192_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_193_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_194_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_195_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_196_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_197_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    |merlin_input_8_0_buf_198_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   552|   32|     1|        17664|
    +----------------------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                       |                                                                        |      200|  0|   0|    0| 55200| 3200|   100|      1766400|
    +----------------------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_1241_p2   |         +|   0|  0|  16|           9|           1|
    |empty_51_fu_1251_p2   |         +|   0|  0|  23|          16|          16|
    |ap_block_state1_io    |       and|   0|  0|   2|           1|           1|
    |ap_condition_2398     |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_1235_p2  |      icmp|   0|  0|  17|           9|          10|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  60|          36|          29|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  351|         76|    1|         76|
    |j_fu_552                              |    9|          2|    9|         18|
    |m_axi_merlin_gmem_Cnn_128_0_ARADDR    |   14|          3|   64|        192|
    |m_axi_merlin_gmem_Cnn_128_0_ARBURST   |    9|          2|    2|          4|
    |m_axi_merlin_gmem_Cnn_128_0_ARCACHE   |    9|          2|    4|          8|
    |m_axi_merlin_gmem_Cnn_128_0_ARID      |    9|          2|    1|          2|
    |m_axi_merlin_gmem_Cnn_128_0_ARLEN     |   14|          3|   32|         96|
    |m_axi_merlin_gmem_Cnn_128_0_ARLOCK    |    9|          2|    2|          4|
    |m_axi_merlin_gmem_Cnn_128_0_ARPROT    |    9|          2|    3|          6|
    |m_axi_merlin_gmem_Cnn_128_0_ARQOS     |    9|          2|    4|          8|
    |m_axi_merlin_gmem_Cnn_128_0_ARREGION  |    9|          2|    4|          8|
    |m_axi_merlin_gmem_Cnn_128_0_ARSIZE    |    9|          2|    3|          6|
    |m_axi_merlin_gmem_Cnn_128_0_ARUSER    |    9|          2|    1|          2|
    |m_axi_merlin_gmem_Cnn_128_0_ARVALID   |   14|          3|    1|          3|
    |m_axi_merlin_gmem_Cnn_128_0_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_Cnn_128_0_blk_n_AR        |    9|          2|    1|          2|
    |merlin_input_8_0_buf_100_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_100_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_100_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_101_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_101_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_101_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_102_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_102_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_102_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_103_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_103_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_103_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_104_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_104_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_104_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_105_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_105_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_105_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_106_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_106_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_106_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_107_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_107_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_107_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_108_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_108_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_108_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_109_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_109_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_109_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_110_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_110_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_110_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_111_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_111_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_111_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_112_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_112_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_112_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_113_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_113_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_113_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_114_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_114_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_114_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_115_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_115_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_115_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_116_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_116_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_116_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_117_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_117_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_117_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_118_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_118_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_118_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_119_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_119_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_119_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_120_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_120_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_120_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_121_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_121_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_121_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_122_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_122_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_122_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_123_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_123_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_123_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_124_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_124_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_124_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_125_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_125_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_125_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_126_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_126_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_126_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_127_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_127_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_127_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_128_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_128_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_128_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_129_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_129_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_129_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_130_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_130_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_130_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_131_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_131_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_131_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_132_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_132_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_132_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_133_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_133_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_133_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_134_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_134_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_134_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_135_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_135_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_135_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_136_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_136_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_136_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_137_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_137_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_137_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_138_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_138_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_138_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_139_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_139_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_139_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_140_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_140_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_140_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_141_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_141_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_141_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_142_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_142_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_142_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_143_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_143_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_143_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_144_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_144_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_144_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_145_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_145_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_145_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_146_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_146_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_146_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_147_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_147_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_147_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_148_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_148_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_148_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_149_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_149_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_149_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_150_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_150_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_150_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_151_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_151_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_151_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_152_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_152_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_152_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_153_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_153_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_153_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_154_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_154_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_154_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_155_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_155_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_155_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_156_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_156_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_156_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_157_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_157_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_157_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_158_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_158_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_158_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_159_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_159_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_159_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_160_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_160_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_160_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_161_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_161_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_161_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_162_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_162_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_162_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_163_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_163_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_163_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_164_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_164_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_164_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_165_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_165_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_165_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_166_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_166_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_166_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_167_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_167_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_167_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_168_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_168_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_168_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_169_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_169_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_169_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_170_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_170_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_170_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_171_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_171_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_171_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_172_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_172_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_172_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_173_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_173_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_173_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_174_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_174_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_174_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_175_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_175_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_175_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_176_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_176_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_176_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_177_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_177_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_177_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_178_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_178_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_178_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_179_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_179_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_179_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_180_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_180_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_180_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_181_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_181_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_181_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_182_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_182_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_182_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_183_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_183_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_183_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_184_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_184_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_184_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_185_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_185_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_185_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_186_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_186_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_186_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_187_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_187_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_187_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_188_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_188_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_188_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_189_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_189_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_189_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_190_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_190_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_190_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_191_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_191_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_191_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_192_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_192_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_192_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_193_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_193_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_193_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_194_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_194_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_194_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_195_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_195_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_195_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_196_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_196_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_196_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_197_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_197_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_197_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_198_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_198_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_198_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_address0         |   14|          3|   10|         30|
    |merlin_input_8_0_buf_ce0              |   14|          3|    1|          3|
    |merlin_input_8_0_buf_we0              |    9|          2|    1|          2|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 | 4201|        909| 1333|       3937|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                          | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                |  75|   0|   75|          0|
    |empty_51_reg_1323                                                                        |  16|   0|   16|          0|
    |grp_mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_L2_fu_906_ap_start_reg                  |   1|   0|    1|          0|
    |grp_mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_merlinL5_merlinL4_fu_1013_ap_start_reg  |   1|   0|    1|          0|
    |j_fu_552                                                                                 |   9|   0|    9|          0|
    |tmp_599_reg_1315                                                                         |   8|   0|   16|          8|
    |trunc_ln_reg_1305                                                                        |  58|   0|   58|          0|
    |weight_8_0_buf_0_0_load_reg_1453                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_0_1_load_reg_1458                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_0_2_load_reg_1463                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_0_3_load_reg_1468                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_0_4_load_reg_1473                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_1_0_load_reg_1478                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_1_1_load_reg_1483                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_1_2_load_reg_1488                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_1_3_load_reg_1493                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_1_4_load_reg_1498                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_2_0_load_reg_1503                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_2_1_load_reg_1508                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_2_2_load_reg_1513                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_2_3_load_reg_1518                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_2_4_load_reg_1523                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_3_0_load_reg_1528                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_3_1_load_reg_1533                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_3_2_load_reg_1538                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_3_3_load_reg_1543                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_3_4_load_reg_1548                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_4_0_load_reg_1553                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_4_1_load_reg_1558                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_4_2_load_reg_1563                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_4_3_load_reg_1568                                                         |  32|   0|   32|          0|
    |weight_8_0_buf_4_4_load_reg_1573                                                         |  32|   0|   32|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                    | 968|   0|  976|          8|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_1_stage_1.75.1|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_1_stage_1.75.1|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_1_stage_1.75.1|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_1_stage_1.75.1|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_1_stage_1.75.1|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_1_stage_1.75.1|  return value|
|i                                     |   in|    8|     ap_none|                                    i|        scalar|
|exec                                  |   in|    1|     ap_none|                                 exec|        scalar|
|m_axi_merlin_gmem_Cnn_128_0_AWVALID   |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWREADY   |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWADDR    |  out|   64|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWID      |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWLEN     |  out|   32|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWSIZE    |  out|    3|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWBURST   |  out|    2|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWLOCK    |  out|    2|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWCACHE   |  out|    4|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWPROT    |  out|    3|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWQOS     |  out|    4|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWREGION  |  out|    4|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWUSER    |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WVALID    |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WREADY    |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WDATA     |  out|  512|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WSTRB     |  out|   64|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WLAST     |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WID       |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WUSER     |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARVALID   |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARREADY   |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARADDR    |  out|   64|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARID      |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARLEN     |  out|   32|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARSIZE    |  out|    3|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARBURST   |  out|    2|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARLOCK    |  out|    2|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARCACHE   |  out|    4|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARPROT    |  out|    3|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARQOS     |  out|    4|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARREGION  |  out|    4|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARUSER    |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RVALID    |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RREADY    |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RDATA     |   in|  512|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RLAST     |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RID       |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RFIFONUM  |   in|    9|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RUSER     |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RRESP     |   in|    2|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BVALID    |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BREADY    |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BRESP     |   in|    2|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BID       |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BUSER     |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|merlin_input                          |   in|   64|     ap_none|                         merlin_input|        scalar|
|merlin_output_buf_0_0_address0        |  out|   12|   ap_memory|                merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_address1        |  out|   12|   ap_memory|                merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_0|         array|
|merlin_output_buf_0_1_address0        |  out|   12|   ap_memory|                merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_address1        |  out|   12|   ap_memory|                merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_1|         array|
|merlin_output_buf_0_2_address0        |  out|   12|   ap_memory|                merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_address1        |  out|   12|   ap_memory|                merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_2|         array|
|merlin_output_buf_0_3_address0        |  out|   12|   ap_memory|                merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_address1        |  out|   12|   ap_memory|                merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_3|         array|
|merlin_output_buf_0_4_address0        |  out|   12|   ap_memory|                merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_address1        |  out|   12|   ap_memory|                merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_4|         array|
|merlin_output_buf_0_5_address0        |  out|   12|   ap_memory|                merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_address1        |  out|   12|   ap_memory|                merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_5|         array|
|merlin_output_buf_0_6_address0        |  out|   12|   ap_memory|                merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_address1        |  out|   12|   ap_memory|                merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_6|         array|
|merlin_output_buf_0_7_address0        |  out|   12|   ap_memory|                merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_address1        |  out|   12|   ap_memory|                merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_7|         array|
|merlin_output_buf_0_8_address0        |  out|   12|   ap_memory|                merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_address1        |  out|   12|   ap_memory|                merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_8|         array|
|merlin_output_buf_0_9_address0        |  out|   12|   ap_memory|                merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_ce0             |  out|    1|   ap_memory|                merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_we0             |  out|    1|   ap_memory|                merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_d0              |  out|   32|   ap_memory|                merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_address1        |  out|   12|   ap_memory|                merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_ce1             |  out|    1|   ap_memory|                merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_q1              |   in|   32|   ap_memory|                merlin_output_buf_0_9|         array|
|merlin_output_buf_0_10_address0       |  out|   12|   ap_memory|               merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_ce0            |  out|    1|   ap_memory|               merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_we0            |  out|    1|   ap_memory|               merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_d0             |  out|   32|   ap_memory|               merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_address1       |  out|   12|   ap_memory|               merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_ce1            |  out|    1|   ap_memory|               merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_q1             |   in|   32|   ap_memory|               merlin_output_buf_0_10|         array|
|merlin_output_buf_0_11_address0       |  out|   12|   ap_memory|               merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_ce0            |  out|    1|   ap_memory|               merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_we0            |  out|    1|   ap_memory|               merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_d0             |  out|   32|   ap_memory|               merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_address1       |  out|   12|   ap_memory|               merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_ce1            |  out|    1|   ap_memory|               merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_q1             |   in|   32|   ap_memory|               merlin_output_buf_0_11|         array|
|merlin_output_buf_0_12_address0       |  out|   12|   ap_memory|               merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_ce0            |  out|    1|   ap_memory|               merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_we0            |  out|    1|   ap_memory|               merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_d0             |  out|   32|   ap_memory|               merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_address1       |  out|   12|   ap_memory|               merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_ce1            |  out|    1|   ap_memory|               merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_q1             |   in|   32|   ap_memory|               merlin_output_buf_0_12|         array|
|merlin_output_buf_0_13_address0       |  out|   12|   ap_memory|               merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_ce0            |  out|    1|   ap_memory|               merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_we0            |  out|    1|   ap_memory|               merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_d0             |  out|   32|   ap_memory|               merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_address1       |  out|   12|   ap_memory|               merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_ce1            |  out|    1|   ap_memory|               merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_q1             |   in|   32|   ap_memory|               merlin_output_buf_0_13|         array|
|merlin_output_buf_0_14_address0       |  out|   12|   ap_memory|               merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_ce0            |  out|    1|   ap_memory|               merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_we0            |  out|    1|   ap_memory|               merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_d0             |  out|   32|   ap_memory|               merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_address1       |  out|   12|   ap_memory|               merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_ce1            |  out|    1|   ap_memory|               merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_q1             |   in|   32|   ap_memory|               merlin_output_buf_0_14|         array|
|merlin_output_buf_0_15_address0       |  out|   12|   ap_memory|               merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_ce0            |  out|    1|   ap_memory|               merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_we0            |  out|    1|   ap_memory|               merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_d0             |  out|   32|   ap_memory|               merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_address1       |  out|   12|   ap_memory|               merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_ce1            |  out|    1|   ap_memory|               merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_q1             |   in|   32|   ap_memory|               merlin_output_buf_0_15|         array|
|weight_8_0_buf_0_0_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_0_0|         array|
|weight_8_0_buf_0_0_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_0_0|         array|
|weight_8_0_buf_0_0_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_0_0|         array|
|weight_8_0_buf_0_1_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_0_1|         array|
|weight_8_0_buf_0_1_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_0_1|         array|
|weight_8_0_buf_0_1_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_0_1|         array|
|weight_8_0_buf_0_2_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_0_2|         array|
|weight_8_0_buf_0_2_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_0_2|         array|
|weight_8_0_buf_0_2_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_0_2|         array|
|weight_8_0_buf_0_3_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_0_3|         array|
|weight_8_0_buf_0_3_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_0_3|         array|
|weight_8_0_buf_0_3_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_0_3|         array|
|weight_8_0_buf_0_4_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_0_4|         array|
|weight_8_0_buf_0_4_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_0_4|         array|
|weight_8_0_buf_0_4_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_0_4|         array|
|weight_8_0_buf_1_0_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_1_0|         array|
|weight_8_0_buf_1_0_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_1_0|         array|
|weight_8_0_buf_1_0_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_1_0|         array|
|weight_8_0_buf_1_1_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_1_1|         array|
|weight_8_0_buf_1_1_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_1_1|         array|
|weight_8_0_buf_1_1_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_1_1|         array|
|weight_8_0_buf_1_2_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_1_2|         array|
|weight_8_0_buf_1_2_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_1_2|         array|
|weight_8_0_buf_1_2_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_1_2|         array|
|weight_8_0_buf_1_3_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_1_3|         array|
|weight_8_0_buf_1_3_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_1_3|         array|
|weight_8_0_buf_1_3_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_1_3|         array|
|weight_8_0_buf_1_4_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_1_4|         array|
|weight_8_0_buf_1_4_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_1_4|         array|
|weight_8_0_buf_1_4_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_1_4|         array|
|weight_8_0_buf_2_0_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_2_0|         array|
|weight_8_0_buf_2_0_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_2_0|         array|
|weight_8_0_buf_2_0_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_2_0|         array|
|weight_8_0_buf_2_1_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_2_1|         array|
|weight_8_0_buf_2_1_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_2_1|         array|
|weight_8_0_buf_2_1_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_2_1|         array|
|weight_8_0_buf_2_2_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_2_2|         array|
|weight_8_0_buf_2_2_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_2_2|         array|
|weight_8_0_buf_2_2_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_2_2|         array|
|weight_8_0_buf_2_3_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_2_3|         array|
|weight_8_0_buf_2_3_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_2_3|         array|
|weight_8_0_buf_2_3_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_2_3|         array|
|weight_8_0_buf_2_4_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_2_4|         array|
|weight_8_0_buf_2_4_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_2_4|         array|
|weight_8_0_buf_2_4_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_2_4|         array|
|weight_8_0_buf_3_0_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_3_0|         array|
|weight_8_0_buf_3_0_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_3_0|         array|
|weight_8_0_buf_3_0_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_3_0|         array|
|weight_8_0_buf_3_1_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_3_1|         array|
|weight_8_0_buf_3_1_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_3_1|         array|
|weight_8_0_buf_3_1_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_3_1|         array|
|weight_8_0_buf_3_2_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_3_2|         array|
|weight_8_0_buf_3_2_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_3_2|         array|
|weight_8_0_buf_3_2_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_3_2|         array|
|weight_8_0_buf_3_3_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_3_3|         array|
|weight_8_0_buf_3_3_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_3_3|         array|
|weight_8_0_buf_3_3_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_3_3|         array|
|weight_8_0_buf_3_4_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_3_4|         array|
|weight_8_0_buf_3_4_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_3_4|         array|
|weight_8_0_buf_3_4_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_3_4|         array|
|weight_8_0_buf_4_0_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_4_0|         array|
|weight_8_0_buf_4_0_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_4_0|         array|
|weight_8_0_buf_4_0_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_4_0|         array|
|weight_8_0_buf_4_1_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_4_1|         array|
|weight_8_0_buf_4_1_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_4_1|         array|
|weight_8_0_buf_4_1_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_4_1|         array|
|weight_8_0_buf_4_2_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_4_2|         array|
|weight_8_0_buf_4_2_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_4_2|         array|
|weight_8_0_buf_4_2_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_4_2|         array|
|weight_8_0_buf_4_3_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_4_3|         array|
|weight_8_0_buf_4_3_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_4_3|         array|
|weight_8_0_buf_4_3_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_4_3|         array|
|weight_8_0_buf_4_4_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_4_4|         array|
|weight_8_0_buf_4_4_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_4_4|         array|
|weight_8_0_buf_4_4_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_4_4|         array|
+--------------------------------------+-----+-----+------------+-------------------------------------+--------------+

