{"version":"1.1.0","info":[["/home/nuaj/University/Arquitectura de computadores/project2/arqui_proyecto_2/alu.v",[[[[[["alu",[[0,0],[0,25]],[[0,7],[0,10]],[],["module"]],[17,9]],[[["a",[[1,9],[1,16]],[[1,15],[1,16]],["alu"],["port"]],["b",[[1,16],[1,19]],[[1,18],[1,19]],["alu"],["port","a"]],["s",[[0,17],[0,18]],[[0,17],[0,18]],["alu"],["port","b"]],["out",[[0,20],[0,23]],[[0,20],[0,23]],["alu"],["port","s"]],["s",[[2,9],[2,16]],[[2,15],[2,16]],["alu"],["port"]],["out",[[3,10],[3,19]],[[3,16],[3,19]],["alu"],["port"]],["a",[[5,3],[5,17]],[[5,16],[5,17]],["alu"],["variable","wire"]],["b",[[5,3],[5,20]],[[5,19],[5,20]],["alu"],["variable","a"]],["s",[[6,3],[6,17]],[[6,16],[6,17]],["alu"],["variable","wire"]],["out",[[7,3],[7,19]],[[7,16],[7,19]],["alu"],["variable","reg"]]]]]]],null,0]],["/home/nuaj/University/Arquitectura de computadores/project2/arqui_proyecto_2/computer.v",[[[[[["computer",[[0,0],[0,34]],[[0,7],[0,15]],[],["module"]],[31,9]],[[["clk",[[1,9],[1,12]],[[1,9],[1,12]],["computer"],["port"]],["alu_out_bus",[[0,21],[0,32]],[[0,21],[0,32]],["computer"],["port","clk"]],["alu_out_bus",[[2,10],[2,27]],[[2,16],[2,27]],["computer"],["port"]],["pc_out_bus",[[4,3],[4,26]],[[4,16],[4,26]],["computer"],["variable","wire"]],["im_out_bus",[[5,3],[5,26]],[[5,16],[5,26]],["computer"],["variable","wire"]],["regA_out_bus",[[6,3],[6,28]],[[6,16],[6,28]],["computer"],["variable","wire"]],["regB_out_bus",[[7,3],[7,28]],[[7,16],[7,28]],["computer"],["variable","wire"]],["muxB_out_bus",[[8,3],[8,28]],[[8,16],[8,28]],["computer"],["variable","wire"]],["PC",[[11,3],[12,25]],[[11,6],[11,8]],["computer"],["instance","pc"]],["IM",[[13,3],[14,42]],[[13,22],[13,24]],["computer"],["instance","instruction_memory"]],["regA",[[15,3],[18,36]],[[15,12],[15,16]],["computer"],["instance","register"]],["regB",[[19,3],[22,36]],[[19,12],[19,16]],["computer"],["instance","register"]],["muxB",[[23,3],[26,32]],[[23,8],[23,12]],["computer"],["instance","mux2"]],["ALU",[[27,3],[30,29]],[[27,7],[27,10]],["computer"],["instance","alu"]]]]]]],null,0]],["/home/nuaj/University/Arquitectura de computadores/project2/arqui_proyecto_2/control_unit.v",[[],null,0]],["/home/nuaj/University/Arquitectura de computadores/project2/arqui_proyecto_2/instruction_memory.v",[[[[[["instruction_memory",[[0,0],[0,40]],[[0,7],[0,25]],[],["module"]],[10,9]],[[["address",[[1,9],[1,22]],[[1,15],[1,22]],["instruction_memory"],["port"]],["out",[[0,35],[0,38]],[[0,35],[0,38]],["instruction_memory"],["port","address"]],["out",[[2,10],[2,19]],[[2,16],[2,19]],["instruction_memory"],["port"]],["address",[[4,3],[4,23]],[[4,16],[4,23]],["instruction_memory"],["variable","wire"]],["out",[[5,3],[5,19]],[[5,16],[5,19]],["instruction_memory"],["variable","wire"]],["mem",[[7,3],[7,26]],[[7,16],[7,19]],["instruction_memory"],["variable","reg"]]]]]]],null,0]],["/home/nuaj/University/Arquitectura de computadores/project2/arqui_proyecto_2/mux2.v",[[[[[["mux2",[[0,0],[0,28]],[[0,7],[0,11]],[],["module"]],[15,9]],[[["e0",[[1,9],[1,17]],[[1,15],[1,17]],["mux2"],["port"]],["e1",[[1,17],[1,21]],[[1,19],[1,21]],["mux2"],["port","e0"]],["c",[[0,20],[0,21]],[[0,20],[0,21]],["mux2"],["port","e1"]],["out",[[0,23],[0,26]],[[0,23],[0,26]],["mux2"],["port","c"]],["c",[[2,15],[2,16]],[[2,15],[2,16]],["mux2"],["port"]],["out",[[3,10],[3,19]],[[3,16],[3,19]],["mux2"],["port"]],["e0",[[5,3],[5,18]],[[5,16],[5,18]],["mux2"],["variable","wire"]],["e1",[[5,3],[5,22]],[[5,20],[5,22]],["mux2"],["variable","e0"]],["c",[[6,3],[6,17]],[[6,16],[6,17]],["mux2"],["variable","wire"]],["out",[[7,3],[7,19]],[[7,16],[7,19]],["mux2"],["variable","reg"]]]]]]],null,0]],["/home/nuaj/University/Arquitectura de computadores/project2/arqui_proyecto_2/pc.v",[[[[[["pc",[[0,0],[0,19]],[[0,7],[0,9]],[],["module"]],[14,9]],[[["clk",[[1,9],[1,12]],[[1,9],[1,12]],["pc"],["port"]],["pc",[[0,15],[0,17]],[[0,15],[0,17]],["pc"],["port","clk"]],["pc",[[2,10],[2,19]],[[2,17],[2,19]],["pc"],["port"]],["pc",[[4,3],[4,19]],[[4,17],[4,19]],["pc"],["variable","reg"]],["clk",[[5,3],[5,20]],[[5,17],[5,20]],["pc"],["variable","wire"]]]]]]],null,0]],["/home/nuaj/University/Arquitectura de computadores/project2/arqui_proyecto_2/register.v",[[[[[["register",[[0,0],[0,38]],[[0,7],[0,15]],[],["module"]],[18,9]],[[["clk",[[1,9],[1,12]],[[1,9],[1,12]],["register"],["port"]],["data",[[0,21],[0,25]],[[0,21],[0,25]],["register"],["port","clk"]],["load",[[0,27],[0,31]],[[0,27],[0,31]],["register"],["port","data"]],["out",[[0,33],[0,36]],[[0,33],[0,36]],["register"],["port","load"]],["load",[[1,12],[1,18]],[[1,14],[1,18]],["register"],["port","clk"]],["data",[[2,9],[2,19]],[[2,15],[2,19]],["register"],["port"]],["out",[[3,10],[3,19]],[[3,16],[3,19]],["register"],["port"]],["clk",[[5,3],[5,19]],[[5,16],[5,19]],["register"],["variable","wire"]],["load",[[5,3],[5,25]],[[5,21],[5,25]],["register"],["variable","clk"]],["data",[[6,3],[6,20]],[[6,16],[6,20]],["register"],["variable","wire"]],["out",[[7,3],[7,19]],[[7,16],[7,19]],["register"],["variable","reg"]]]]]]],null,0]],["/home/nuaj/University/Arquitectura de computadores/project2/arqui_proyecto_2/testbench.v",[[[[[["test",[[0,0],[0,12]],[[0,7],[0,11]],[],["module"]],[27,9]],[[["cl",[[1,3],[1,13]],[[1,7],[1,9]],["test"],["variable","reg"]],["alu_out_bus",[[2,3],[2,25]],[[2,14],[2,25]],["test"],["variable","wire"]],["Comp",[[4,3],[4,53]],[[4,12],[4,16]],["test"],["instance","computer"]]]]]]],null,0]]]}