<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Hex427Seg.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Hex427Seg_sch.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Hex427Seg_sch.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Hex427Seg_sch.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Hex427Seg_sch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Hex427Seg_sch.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Hex427Seg_sch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Hex427Seg_sch.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Hex427Seg_sch.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Hex427Seg_sch.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Hex427Seg_sch.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Hex427Seg_sch.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Hex427Seg_sch.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Hex427Seg_sch.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Hex427Seg_sch.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Hex427Seg_sch.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Hex427Seg_sch.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Hex427Seg_sch.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Hex427Seg_sch.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Hex427Seg_sch.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Hex427Seg_sch.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Hex427Seg_sch.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Hex427Seg_sch.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Hex427Seg_sch.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Hex427Seg_sch.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Hex427Seg_sch_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Hex427Seg_sch_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Hex427Seg_sch_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Hex427Seg_sch_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Hex427Seg_sch_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Hex427Seg_sch_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Hex427Seg_sch_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Hex427Seg_sch_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Hex427Seg_sch_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Hex427Seg_sch_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Hex427Seg_sch_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Hex427Seg_sch_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Hex427Seg_sch_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Hex427Seg_sch_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Hex427Seg_sch_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Hex427Seg_sch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MC14495_ZJU.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MC14495_ZJU.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clkdiv.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="clkdiv.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="clkdiv.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dispsync.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dispsync.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dispsync.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="hex427seg_sch.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="hex427seg_sch.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="hex427seg_sch.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1479103819" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1479103819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479103856" xil_pn:in_ck="8529136511144515222" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1479103856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="clkdiv.v"/>
      <outfile xil_pn:name="dispsync.v"/>
      <outfile xil_pn:name="test.v"/>
    </transform>
    <transform xil_pn:end_ts="1479103819" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4873880815104816208" xil_pn:start_ts="1479103819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479103822" xil_pn:in_ck="4907981354352048645" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8418030683702494276" xil_pn:start_ts="1479103819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1479103822" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5970644144420586800" xil_pn:start_ts="1479103822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479103856" xil_pn:in_ck="8529136511144515222" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1479103856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="clkdiv.v"/>
      <outfile xil_pn:name="dispsync.v"/>
      <outfile xil_pn:name="test.v"/>
    </transform>
    <transform xil_pn:end_ts="1479103859" xil_pn:in_ck="8529136511144515222" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1454164122111935521" xil_pn:start_ts="1479103856">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1479103759" xil_pn:in_ck="4140465173363612911" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1498448368571101188" xil_pn:start_ts="1479103759">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1478584054" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1478584054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479104849" xil_pn:in_ck="4907981354352048645" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5356611381752343742" xil_pn:start_ts="1479104846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex427Seg_sch.vf"/>
      <outfile xil_pn:name="MC14495_ZJU.vf"/>
    </transform>
    <transform xil_pn:end_ts="1478584057" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5970644144420586800" xil_pn:start_ts="1478584057">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478584057" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1478584057">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478584057" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-812905837570399026" xil_pn:start_ts="1478584057">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478584057" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238380615420" xil_pn:start_ts="1478584057">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478584057" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="802709565010939098" xil_pn:start_ts="1478584057">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479104866" xil_pn:in_ck="6477308900723338931" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="117924077278562001" xil_pn:start_ts="1479104849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Hex427Seg_sch.jhd"/>
      <outfile xil_pn:name="Hex427Seg_sch.lso"/>
      <outfile xil_pn:name="Hex427Seg_sch.ngc"/>
      <outfile xil_pn:name="Hex427Seg_sch.ngr"/>
      <outfile xil_pn:name="Hex427Seg_sch.prj"/>
      <outfile xil_pn:name="Hex427Seg_sch.stx"/>
      <outfile xil_pn:name="Hex427Seg_sch.syr"/>
      <outfile xil_pn:name="Hex427Seg_sch.xst"/>
      <outfile xil_pn:name="Hex427Seg_sch_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1479104867" xil_pn:in_ck="-3748135030331174515" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6334918847940756064" xil_pn:start_ts="1479104866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479104879" xil_pn:in_ck="4094716829358137041" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5062443298741868780" xil_pn:start_ts="1479104867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex427Seg_sch.bld"/>
      <outfile xil_pn:name="Hex427Seg_sch.ngd"/>
      <outfile xil_pn:name="Hex427Seg_sch_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479104933" xil_pn:in_ck="4094716829358137042" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-3423199680853716009" xil_pn:start_ts="1479104879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Hex427Seg_sch.pcf"/>
      <outfile xil_pn:name="Hex427Seg_sch_map.map"/>
      <outfile xil_pn:name="Hex427Seg_sch_map.mrp"/>
      <outfile xil_pn:name="Hex427Seg_sch_map.ncd"/>
      <outfile xil_pn:name="Hex427Seg_sch_map.ngm"/>
      <outfile xil_pn:name="Hex427Seg_sch_map.xrpt"/>
      <outfile xil_pn:name="Hex427Seg_sch_summary.xml"/>
      <outfile xil_pn:name="Hex427Seg_sch_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479105026" xil_pn:in_ck="-2466692352882735381" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8808472733522092617" xil_pn:start_ts="1479104933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex427Seg_sch.ncd"/>
      <outfile xil_pn:name="Hex427Seg_sch.pad"/>
      <outfile xil_pn:name="Hex427Seg_sch.par"/>
      <outfile xil_pn:name="Hex427Seg_sch.ptwx"/>
      <outfile xil_pn:name="Hex427Seg_sch.unroutes"/>
      <outfile xil_pn:name="Hex427Seg_sch.xpi"/>
      <outfile xil_pn:name="Hex427Seg_sch_pad.csv"/>
      <outfile xil_pn:name="Hex427Seg_sch_pad.txt"/>
      <outfile xil_pn:name="Hex427Seg_sch_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479105169" xil_pn:in_ck="9195674057308512545" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1479105026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex427Seg_sch.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="hex427seg_sch.bgn"/>
      <outfile xil_pn:name="hex427seg_sch.bit"/>
      <outfile xil_pn:name="hex427seg_sch.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1478587419" xil_pn:in_ck="-2485382019727960277" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-5505904082297326742" xil_pn:start_ts="1478587419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1479105026" xil_pn:in_ck="4094716829358136910" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1479104995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex427Seg_sch.twr"/>
      <outfile xil_pn:name="Hex427Seg_sch.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
