// Seed: 1301908908
module module_0 #(
    parameter id_4 = 32'd55,
    parameter id_9 = 32'd30
);
  logic id_1;
  wor id_2, id_3, _id_4, id_5, id_6, id_7;
  wire id_8;
  assign id_7 = 1;
  assign id_2 = 1'b0;
  parameter id_9 = 1 ^ 1;
  parameter id_10 = 1;
  assign module_1.id_31 = 0;
  logic [id_4 : id_9] id_11;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd70,
    parameter id_2  = 32'd43,
    parameter id_22 = 32'd91,
    parameter id_35 = 32'd49
) (
    output uwire id_0,
    output tri0 id_1,
    input wand _id_2,
    output tri id_3,
    input uwire id_4,
    input wire id_5,
    input wor id_6,
    input wire id_7,
    output tri0 id_8,
    input supply0 id_9,
    input tri0 _id_10,
    input wire id_11,
    output tri id_12,
    input wand id_13,
    input tri0 id_14,
    inout supply1 id_15,
    output supply1 id_16,
    output wire id_17,
    input tri1 id_18,
    output tri id_19,
    input supply0 id_20,
    input supply1 id_21,
    input supply1 _id_22,
    input uwire id_23,
    input tri0 id_24
);
  wire [{  id_10  {  id_22  }  } : 1  &  1  ==  id_2  <<  1 'b0] id_26;
  assign id_1  = -1;
  assign id_16 = id_21;
  logic id_27;
  wor id_28, id_29, id_30, id_31, id_32, id_33, id_34, _id_35;
  assign id_30 = -1;
  module_0 modCall_1 ();
  wire [-1 : id_35] id_36;
endmodule
