Timing Analyzer report for uk101
Wed May 01 22:51:31 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 31. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 47. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 50. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 52. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uk101                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.047   ; 25.61 MHz ; 0.000 ; 19.523  ; 50.00      ; 41        ; 21          ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 35.52 MHz  ; 35.52 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 97.48 MHz  ; 97.48 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 126.09 MHz ; 126.09 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -6.961 ; -6.961        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -0.883 ; -1.661        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 7.492  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.300 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.431 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.688 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 14.629 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 17.950 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.927 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.616 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.718   ; 0.000         ;
; clk                                             ; 9.858   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.220  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.655 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -6.961 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.066     ; 7.836      ;
; -6.959 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.067     ; 7.833      ;
; -6.951 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.066     ; 7.826      ;
; -6.947 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.066     ; 7.822      ;
; -6.939 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.067     ; 7.813      ;
; -6.926 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.066     ; 7.801      ;
; -3.057 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.067     ; 3.931      ;
; -2.677 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.067     ; 3.551      ;
; 28.789 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.395      ; 10.654     ;
; 28.861 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1]                                             ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.402      ; 10.589     ;
; 28.893 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3]                                             ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.402      ; 10.557     ;
; 28.974 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.395      ; 10.469     ;
; 29.260 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2]                                             ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.402      ; 10.190     ;
; 30.154 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.395      ; 9.289      ;
; 33.658 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.077     ; 5.313      ;
; 34.052 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.077     ; 4.919      ;
; 34.206 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.077     ; 4.765      ;
; 34.319 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.077     ; 4.652      ;
; 34.342 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.077     ; 4.629      ;
; 34.426 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.077     ; 4.545      ;
; 34.658 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.077     ; 4.313      ;
; 35.011 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.077     ; 3.960      ;
; 35.344 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.616      ;
; 35.344 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.616      ;
; 35.344 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.616      ;
; 35.344 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.616      ;
; 35.344 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.616      ;
; 35.344 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.616      ;
; 35.344 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.616      ;
; 35.344 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.616      ;
; 35.344 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.616      ;
; 35.344 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.616      ;
; 35.411 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.549      ;
; 35.411 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.549      ;
; 35.411 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.549      ;
; 35.411 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.549      ;
; 35.411 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.549      ;
; 35.411 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.549      ;
; 35.411 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.549      ;
; 35.411 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.549      ;
; 35.411 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.549      ;
; 35.411 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.549      ;
; 35.566 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.394      ;
; 35.566 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.394      ;
; 35.566 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.394      ;
; 35.566 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.394      ;
; 35.566 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.394      ;
; 35.566 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.394      ;
; 35.566 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.394      ;
; 35.566 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.394      ;
; 35.566 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.394      ;
; 35.566 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.394      ;
; 35.672 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.077     ; 3.299      ;
; 35.706 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.254      ;
; 35.706 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.254      ;
; 35.706 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.254      ;
; 35.706 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.254      ;
; 35.706 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.254      ;
; 35.706 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.254      ;
; 35.706 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.254      ;
; 35.706 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.254      ;
; 35.706 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.254      ;
; 35.706 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.254      ;
; 35.716 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.244      ;
; 35.716 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.244      ;
; 35.716 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.244      ;
; 35.716 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.244      ;
; 35.716 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.244      ;
; 35.716 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.244      ;
; 35.716 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.244      ;
; 35.716 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.244      ;
; 35.716 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.244      ;
; 35.716 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.244      ;
; 35.810 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.150      ;
; 35.810 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.150      ;
; 35.810 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.150      ;
; 35.810 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.150      ;
; 35.810 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.150      ;
; 35.810 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.150      ;
; 35.810 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.150      ;
; 35.810 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.150      ;
; 35.810 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.150      ;
; 35.810 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 3.150      ;
; 35.968 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 2.992      ;
; 35.968 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 2.992      ;
; 35.968 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 2.992      ;
; 35.968 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 2.992      ;
; 35.968 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 2.992      ;
; 35.968 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 2.992      ;
; 35.968 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 2.992      ;
; 35.968 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 2.992      ;
; 35.968 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 2.992      ;
; 35.968 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 2.992      ;
; 35.972 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 2.988      ;
; 35.972 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 2.988      ;
; 35.972 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 2.988      ;
; 35.972 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 2.988      ;
; 35.972 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 2.988      ;
; 35.972 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 2.988      ;
; 35.972 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.088     ; 2.988      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.883 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.226      ; 2.110      ;
; -0.839 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.226      ; 2.066      ;
; -0.810 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.226      ; 2.037      ;
; -0.784 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 2.018      ;
; -0.778 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.228      ; 2.007      ;
; -0.774 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.235      ; 2.010      ;
; -0.774 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 2.008      ;
; -0.771 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 2.005      ;
; -0.766 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.226      ; 1.993      ;
; -0.766 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.226      ; 1.993      ;
; -0.762 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.235      ; 1.998      ;
; -0.759 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.226      ; 1.986      ;
; -0.744 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.235      ; 1.980      ;
; -0.718 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 1.952      ;
; -0.710 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.235      ; 1.946      ;
; -0.708 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 1.942      ;
; -0.705 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.228      ; 1.934      ;
; -0.703 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.235      ; 1.939      ;
; -0.676 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.228      ; 1.905      ;
; -0.675 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.228      ; 1.904      ;
; -0.663 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.228      ; 1.892      ;
; -0.605 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.228      ; 1.834      ;
; 9.410  ; T65:CPU|MCycle[0]                                                               ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.425     ;
; 9.578  ; T65:CPU|MCycle[2]                                                               ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.257     ;
; 9.596  ; T65:CPU|IR[0]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 10.238     ;
; 9.718  ; T65:CPU|MCycle[1]                                                               ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.117     ;
; 9.782  ; T65:CPU|DL[1]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 10.055     ;
; 9.795  ; T65:CPU|PC[0]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 10.041     ;
; 9.888  ; T65:CPU|DL[0]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 9.949      ;
; 9.891  ; T65:CPU|PC[1]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 9.945      ;
; 9.924  ; T65:CPU|DL[3]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 9.913      ;
; 10.000 ; T65:CPU|PC[5]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 9.836      ;
; 10.036 ; T65:CPU|DL[5]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 9.800      ;
; 10.064 ; T65:CPU|PC[3]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 9.772      ;
; 10.102 ; T65:CPU|PC[4]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 9.734      ;
; 10.153 ; T65:CPU|PC[2]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 9.683      ;
; 10.157 ; T65:CPU|DL[2]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 9.679      ;
; 10.169 ; T65:CPU|DL[4]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 9.668      ;
; 10.194 ; T65:CPU|IR[3]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 9.643      ;
; 10.429 ; T65:CPU|IR[2]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 9.408      ;
; 10.559 ; T65:CPU|IR[1]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 9.278      ;
; 10.723 ; T65:CPU|DL[6]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 9.113      ;
; 10.760 ; T65:CPU|PC[6]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 9.076      ;
; 11.025 ; T65:CPU|IR[4]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 8.812      ;
; 11.128 ; T65:CPU|MCycle[0]                                                               ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 9.166      ;
; 11.294 ; T65:CPU|MCycle[2]                                                               ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 9.000      ;
; 11.314 ; T65:CPU|IR[0]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.245      ; 8.979      ;
; 11.373 ; T65:CPU|MCycle[0]                                                               ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.248      ; 8.923      ;
; 11.436 ; T65:CPU|MCycle[1]                                                               ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.858      ;
; 11.440 ; T65:CPU|PC[7]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 8.396      ;
; 11.457 ; T65:CPU|DL[7]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 8.380      ;
; 11.466 ; T65:CPU|MCycle[0]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.248      ; 8.830      ;
; 11.525 ; T65:CPU|MCycle[0]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.252      ; 8.775      ;
; 11.538 ; T65:CPU|MCycle[2]                                                               ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.248      ; 8.758      ;
; 11.559 ; T65:CPU|IR[0]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.247      ; 8.736      ;
; 11.632 ; T65:CPU|MCycle[2]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.248      ; 8.664      ;
; 11.652 ; T65:CPU|IR[0]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.247      ; 8.643      ;
; 11.681 ; T65:CPU|MCycle[1]                                                               ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.248      ; 8.615      ;
; 11.691 ; T65:CPU|MCycle[2]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.252      ; 8.609      ;
; 11.711 ; T65:CPU|IR[0]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.251      ; 8.588      ;
; 11.774 ; T65:CPU|MCycle[1]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.248      ; 8.522      ;
; 11.833 ; T65:CPU|MCycle[1]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.252      ; 8.467      ;
; 11.834 ; T65:CPU|MCycle[0]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.252      ; 8.466      ;
; 11.900 ; T65:CPU|DL[1]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.250      ; 8.398      ;
; 11.912 ; T65:CPU|IR[3]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.248      ; 8.384      ;
; 11.913 ; T65:CPU|PC[0]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.384      ;
; 12.000 ; T65:CPU|MCycle[2]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.252      ; 8.300      ;
; 12.006 ; T65:CPU|DL[0]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.250      ; 8.292      ;
; 12.009 ; T65:CPU|PC[1]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.288      ;
; 12.020 ; T65:CPU|IR[0]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.251      ; 8.279      ;
; 12.042 ; T65:CPU|DL[3]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.250      ; 8.256      ;
; 12.069 ; UK101keyboard:u9|ps2_intf:ps2|DATA[3]                                           ; UK101keyboard:u9|keys[4][6]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.112     ; 7.820      ;
; 12.082 ; bufferedUART:UART|rxReadPointer[2]                                              ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.102     ; 4.817      ;
; 12.090 ; UK101keyboard:u9|ps2_intf:ps2|DATA[3]                                           ; UK101keyboard:u9|keys[4][4]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.112     ; 7.799      ;
; 12.118 ; T65:CPU|PC[5]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.179      ;
; 12.127 ; T65:CPU|PC[0]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.247      ; 8.168      ;
; 12.133 ; bufferedUART:UART|rxReadPointer[1]                                              ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.102     ; 4.766      ;
; 12.142 ; T65:CPU|MCycle[1]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.252      ; 8.158      ;
; 12.147 ; T65:CPU|IR[2]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.248      ; 8.149      ;
; 12.154 ; T65:CPU|DL[5]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.143      ;
; 12.155 ; T65:CPU|MCycle[0]                                                               ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.230      ; 8.123      ;
; 12.157 ; T65:CPU|IR[3]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.250      ; 8.141      ;
; 12.171 ; UK101keyboard:u9|ps2_intf:ps2|DATA[5]                                           ; UK101keyboard:u9|keys[4][6]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.112     ; 7.718      ;
; 12.182 ; T65:CPU|PC[3]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.115      ;
; 12.182 ; bufferedUART:UART|rxReadPointer[0]                                              ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.102     ; 4.717      ;
; 12.192 ; UK101keyboard:u9|ps2_intf:ps2|DATA[5]                                           ; UK101keyboard:u9|keys[4][4]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.112     ; 7.697      ;
; 12.209 ; T65:CPU|DL[1]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.248      ; 8.087      ;
; 12.214 ; T65:CPU|MCycle[0]                                                               ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.229      ; 8.063      ;
; 12.220 ; T65:CPU|PC[4]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.077      ;
; 12.230 ; T65:CPU|DL[0]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.248      ; 8.066      ;
; 12.250 ; T65:CPU|IR[3]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.250      ; 8.048      ;
; 12.255 ; T65:CPU|DL[1]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.254      ; 8.047      ;
; 12.268 ; T65:CPU|PC[0]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.253      ; 8.033      ;
; 12.271 ; T65:CPU|PC[2]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.026      ;
; 12.275 ; T65:CPU|IR[1]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.248      ; 8.021      ;
; 12.275 ; T65:CPU|DL[2]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.022      ;
; 12.276 ; T65:CPU|DL[1]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.250      ; 8.022      ;
; 12.287 ; T65:CPU|DL[4]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.250      ; 8.011      ;
; 12.289 ; T65:CPU|PC[0]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.008      ;
; 12.309 ; T65:CPU|IR[3]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.254      ; 7.993      ;
+--------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 7.492 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.586     ; 11.923     ;
; 7.544 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.596     ; 11.861     ;
; 7.629 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.596     ; 11.776     ;
; 7.629 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.586     ; 11.786     ;
; 7.665 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.585     ; 11.751     ;
; 7.772 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.596     ; 11.633     ;
; 7.801 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.586     ; 11.614     ;
; 7.817 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.586     ; 11.598     ;
; 7.818 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.562     ; 11.621     ;
; 7.853 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.596     ; 11.552     ;
; 7.919 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.586     ; 11.496     ;
; 7.922 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.585     ; 11.494     ;
; 7.966 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.836     ;
; 7.975 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 11.469     ;
; 7.976 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.826     ;
; 7.993 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.596     ; 11.412     ;
; 7.993 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.586     ; 11.422     ;
; 8.000 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.802     ;
; 8.021 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 11.423     ;
; 8.041 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.585     ; 11.375     ;
; 8.082 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.596     ; 11.323     ;
; 8.086 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.558     ; 11.357     ;
; 8.109 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.562     ; 11.330     ;
; 8.124 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.533     ; 11.344     ;
; 8.128 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.562     ; 11.311     ;
; 8.130 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.672     ;
; 8.147 ; UK101keyboard:u9|keys[2][1]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.655     ;
; 8.150 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[4]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.562     ; 11.289     ;
; 8.151 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.651     ;
; 8.172 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.630     ;
; 8.185 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.617     ;
; 8.194 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.562     ; 11.245     ;
; 8.206 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1] ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 11.238     ;
; 8.206 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.596     ;
; 8.226 ; UK101keyboard:u9|keys[1][1]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 11.598     ;
; 8.227 ; UK101keyboard:u9|keys[6][4]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 11.597     ;
; 8.227 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 11.217     ;
; 8.230 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a6~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.584     ; 11.187     ;
; 8.235 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[4]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.562     ; 11.204     ;
; 8.240 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.558     ; 11.203     ;
; 8.247 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.585     ; 11.169     ;
; 8.259 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.586     ; 11.156     ;
; 8.265 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.558     ; 11.178     ;
; 8.266 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 11.178     ;
; 8.278 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.533     ; 11.190     ;
; 8.285 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0] ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 11.159     ;
; 8.286 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 11.158     ;
; 8.301 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.501     ;
; 8.310 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.558     ; 11.133     ;
; 8.312 ; UK101keyboard:u9|keys[6][4]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 11.512     ;
; 8.332 ; UK101keyboard:u9|keys[2][1]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.470     ;
; 8.342 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.460     ;
; 8.351 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 11.093     ;
; 8.353 ; UK101keyboard:u9|keys[2][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.449     ;
; 8.371 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 11.073     ;
; 8.376 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.426     ;
; 8.391 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 11.053     ;
; 8.397 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 11.047     ;
; 8.402 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.558     ; 11.041     ;
; 8.405 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.585     ; 11.011     ;
; 8.411 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.558     ; 11.032     ;
; 8.411 ; UK101keyboard:u9|keys[1][1]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 11.413     ;
; 8.414 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.585     ; 11.002     ;
; 8.418 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.562     ; 11.021     ;
; 8.429 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.585     ; 10.987     ;
; 8.432 ; UK101keyboard:u9|keys[1][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 11.392     ;
; 8.449 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.533     ; 11.019     ;
; 8.450 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.596     ; 10.955     ;
; 8.451 ; UK101keyboard:u9|keys[3][1]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.188     ; 11.362     ;
; 8.459 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[4]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.562     ; 10.980     ;
; 8.495 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.558     ; 10.948     ;
; 8.497 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.305     ;
; 8.507 ; UK101keyboard:u9|keys[6][3]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.295     ;
; 8.516 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.558     ; 10.927     ;
; 8.523 ; UK101keyboard:u9|keys[2][1]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.279     ;
; 8.531 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.271     ;
; 8.536 ; UK101keyboard:u9|keys[6][4]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 11.288     ;
; 8.542 ; UK101keyboard:u9|keys[6][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.260     ;
; 8.552 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 10.892     ;
; 8.558 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.562     ; 10.881     ;
; 8.574 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.558     ; 10.869     ;
; 8.575 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 10.869     ;
; 8.582 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.562     ; 10.857     ;
; 8.590 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.558     ; 10.853     ;
; 8.595 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 10.849     ;
; 8.598 ; UK101keyboard:u9|keys[5][3]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 11.230     ;
; 8.599 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[4]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.562     ; 10.840     ;
; 8.599 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.203     ;
; 8.600 ; UK101keyboard:u9|keys[1][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.202     ;
; 8.602 ; UK101keyboard:u9|keys[1][1]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 11.222     ;
; 8.611 ; UK101keyboard:u9|keys[7][3]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.191     ;
; 8.633 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.169     ;
; 8.636 ; UK101keyboard:u9|keys[3][1]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.188     ; 11.177     ;
; 8.644 ; UK101keyboard:u9|keys[6][3]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.158     ;
; 8.651 ; UK101keyboard:u9|keys[3][2]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.188     ; 11.162     ;
; 8.654 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1] ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 10.790     ;
; 8.657 ; UK101keyboard:u9|keys[3][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.188     ; 11.156     ;
; 8.674 ; UK101keyboard:u9|keys[0][1]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.188     ; 11.139     ;
; 8.675 ; UK101keyboard:u9|keys[7][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.127     ;
; 8.676 ; UK101keyboard:u9|keys[6][4]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 11.148     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                        ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.300 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.015      ; 3.527      ;
; 0.300 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.015      ; 3.527      ;
; 0.300 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.015      ; 3.527      ;
; 0.321 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.024      ; 3.557      ;
; 0.453 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.550 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.024      ; 3.786      ;
; 0.629 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.017      ; 3.858      ;
; 0.644 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.095      ; 3.971      ;
; 0.699 ; T65:CPU|X[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.017      ; 3.928      ;
; 0.705 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.272      ; 3.977      ;
; 0.706 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.998      ;
; 0.707 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.999      ;
; 0.708 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.001      ;
; 0.725 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.017      ;
; 0.727 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.024      ; 3.963      ;
; 0.787 ; T65:CPU|DL[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.079      ;
; 0.787 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.079      ;
; 0.794 ; T65:CPU|DL[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.086      ;
; 0.794 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.094      ; 4.120      ;
; 0.809 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.094      ; 4.135      ;
; 0.813 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.103      ; 4.148      ;
; 0.835 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.127      ;
; 0.835 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.127      ;
; 0.858 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.507      ;
; 0.866 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.158      ;
; 0.873 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.103      ; 4.208      ;
; 0.885 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.103      ; 4.220      ;
; 0.906 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.094      ; 4.232      ;
; 0.942 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.015      ; 4.169      ;
; 0.942 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.015      ; 4.169      ;
; 0.942 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.015      ; 4.169      ;
; 0.945 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.094      ; 4.271      ;
; 0.959 ; T65:CPU|PC[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.251      ;
; 0.963 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.024      ; 4.199      ;
; 0.965 ; T65:CPU|DL[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.258      ;
; 0.982 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.631      ;
; 0.983 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.276      ;
; 0.988 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.281      ;
; 0.999 ; T65:CPU|DL[7]                      ; T65:CPU|PC[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.292      ;
; 1.040 ; T65:CPU|IR[7]                      ; T65:CPU|ALU_Op_r[2]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.332      ;
; 1.048 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.017      ; 4.277      ;
; 1.089 ; T65:CPU|PC[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.381      ;
; 1.094 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.102      ; 4.428      ;
; 1.101 ; T65:CPU|PC[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.393      ;
; 1.122 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.102      ; 4.456      ;
; 1.127 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.016      ; 4.355      ;
; 1.127 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.016      ; 4.355      ;
; 1.127 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.016      ; 4.355      ;
; 1.143 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.102      ; 4.477      ;
; 1.144 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.102      ; 4.478      ;
; 1.145 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.102      ; 4.479      ;
; 1.146 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.102      ; 4.480      ;
; 1.148 ; T65:CPU|AD[0]                      ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.025      ; 4.385      ;
; 1.153 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.102      ; 4.487      ;
; 1.154 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.102      ; 4.488      ;
; 1.158 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[0]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.270      ; 4.428      ;
; 1.160 ; T65:CPU|IR[0]                      ; T65:CPU|ALU_Op_r[2]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.448      ;
; 1.161 ; T65:CPU|ABC[6]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.017      ; 4.390      ;
; 1.171 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.463      ;
; 1.188 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.480      ;
; 1.192 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.015      ; 4.419      ;
; 1.192 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.015      ; 4.419      ;
; 1.192 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.015      ; 4.419      ;
; 1.210 ; T65:CPU|P[2]                       ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.502      ;
; 1.213 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.024      ; 4.449      ;
; 1.231 ; T65:CPU|ABC[5]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.017      ; 4.460      ;
; 1.240 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.533      ;
; 1.241 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.534      ;
; 1.245 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.538      ;
; 1.251 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.103      ; 4.586      ;
; 1.261 ; T65:CPU|BusA_r[1]                  ; T65:CPU|Y[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.561      ;
; 1.274 ; T65:CPU|X[6]                       ; T65:CPU|BusA_r[6]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.566      ;
; 1.279 ; T65:CPU|X[5]                       ; T65:CPU|BusA_r[5]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.571      ;
; 1.288 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.101      ; 4.621      ;
; 1.300 ; T65:CPU|Y[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.012      ; 4.524      ;
; 1.300 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.102      ; 4.634      ;
; 1.301 ; T65:CPU|X[2]                       ; kbRowSel[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.266      ; 4.567      ;
; 1.303 ; T65:CPU|PC[10]                     ; T65:CPU|PC[10]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.596      ;
; 1.304 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.597      ;
; 1.305 ; T65:CPU|X[7]                       ; T65:CPU|BusA_r[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.597      ;
; 1.305 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.102      ; 4.639      ;
; 1.307 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.102      ; 4.641      ;
; 1.310 ; T65:CPU|IR[5]                      ; T65:CPU|P[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.603      ;
; 1.310 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.603      ;
; 1.312 ; T65:CPU|ALU_Op_r[2]                ; T65:CPU|Y[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.609      ;
; 1.313 ; T65:CPU|IR[5]                      ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.606      ;
; 1.316 ; T65:CPU|IR[5]                      ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.609      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.431 ; bufferedUART:UART|rxCurrentByteBuffer[2]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.165      ;
; 0.440 ; bufferedUART:UART|rxCurrentByteBuffer[1]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.174      ;
; 0.440 ; bufferedUART:UART|rxCurrentByteBuffer[4]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.174      ;
; 0.443 ; bufferedUART:UART|rxCurrentByteBuffer[5]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.177      ;
; 0.452 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.186      ;
; 0.452 ; UK101keyboard:u9|keys[1][5]                     ; UK101keyboard:u9|keys[1][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxBitCount[2]                 ; bufferedUART:UART|rxBitCount[2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxBitCount[1]                 ; bufferedUART:UART|rxBitCount[1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][6]                     ; UK101keyboard:u9|keys[6][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][1]                     ; UK101keyboard:u9|keys[6][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][1]                     ; UK101keyboard:u9|keys[7][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][1]                     ; UK101keyboard:u9|keys[2][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txByteSent                    ; bufferedUART:UART|txByteSent                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][7]                     ; UK101keyboard:u9|keys[7][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][3]                     ; UK101keyboard:u9|keys[6][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][3]                     ; UK101keyboard:u9|keys[7][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][5]                     ; UK101keyboard:u9|keys[6][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][5]                     ; UK101keyboard:u9|keys[7][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][5]                     ; UK101keyboard:u9|keys[4][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][4]                     ; UK101keyboard:u9|keys[7][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|release                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[3]                 ; bufferedUART:UART|txBitCount[3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[2]                 ; bufferedUART:UART|txBitCount[2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[1]                 ; bufferedUART:UART|txBitCount[1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[0]                 ; bufferedUART:UART|txBitCount[0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][4]                     ; UK101keyboard:u9|keys[3][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][4]                     ; UK101keyboard:u9|keys[2][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][0]                     ; UK101keyboard:u9|keys[0][0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][6]                     ; UK101keyboard:u9|keys[2][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][6]                     ; UK101keyboard:u9|keys[3][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][6]                     ; UK101keyboard:u9|keys[1][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][6]                     ; UK101keyboard:u9|keys[0][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][6]                     ; UK101keyboard:u9|keys[7][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][1]                     ; UK101keyboard:u9|keys[0][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][1]                     ; UK101keyboard:u9|keys[3][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][1]                     ; UK101keyboard:u9|keys[4][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][7]                     ; UK101keyboard:u9|keys[2][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][7]                     ; UK101keyboard:u9|keys[3][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][7]                     ; UK101keyboard:u9|keys[1][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][7]                     ; UK101keyboard:u9|keys[6][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][3]                     ; UK101keyboard:u9|keys[2][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][3]                     ; UK101keyboard:u9|keys[3][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][3]                     ; UK101keyboard:u9|keys[1][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][5]                     ; UK101keyboard:u9|keys[3][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][2]                     ; UK101keyboard:u9|keys[0][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][2]                     ; UK101keyboard:u9|keys[6][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][2]                     ; UK101keyboard:u9|keys[7][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][2]                     ; UK101keyboard:u9|keys[3][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][2]                     ; UK101keyboard:u9|keys[4][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][2]                     ; UK101keyboard:u9|keys[2][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxdFiltered                   ; bufferedUART:UART|rxdFiltered                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[1][4]                     ; UK101keyboard:u9|keys[1][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[5][4]                     ; UK101keyboard:u9|keys[5][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[4][4]                     ; UK101keyboard:u9|keys[4][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[4][6]                     ; UK101keyboard:u9|keys[4][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[5][6]                     ; UK101keyboard:u9|keys[5][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[1][1]                     ; UK101keyboard:u9|keys[1][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[4][7]                     ; UK101keyboard:u9|keys[4][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[5][7]                     ; UK101keyboard:u9|keys[5][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[5][3]                     ; UK101keyboard:u9|keys[5][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[4][3]                     ; UK101keyboard:u9|keys[4][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[5][5]                     ; UK101keyboard:u9|keys[5][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[2][5]                     ; UK101keyboard:u9|keys[2][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[1][2]                     ; UK101keyboard:u9|keys[1][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[6][4]                     ; UK101keyboard:u9|keys[6][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; bufferedUART:UART|rxCurrentByteBuffer[3]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.198      ;
; 0.465 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; serialClkCount[1]                               ; serialClkCount[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.472 ; bufferedUART:UART|rxInPointer[3]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.473      ; 1.199      ;
; 0.473 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.207      ;
; 0.499 ; bufferedUART:UART|rxCurrentByteBuffer[0]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.233      ;
; 0.499 ; bufferedUART:UART|rxInPointer[0]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.473      ; 1.226      ;
; 0.499 ; bufferedUART:UART|rxBitCount[1]                 ; bufferedUART:UART|rxBitCount[2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.792      ;
; 0.501 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.511 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]       ; UK101keyboard:u9|ps2_intf:ps2|DATA[3]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.804      ;
; 0.518 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.811      ;
; 0.518 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.811      ;
; 0.518 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.811      ;
; 0.526 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; bufferedUART:UART|rxInPointer[1]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.473      ; 1.254      ;
; 0.527 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.821      ;
; 0.529 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.822      ;
; 0.565 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|keys[7][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.858      ;
; 0.565 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|keys[4][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.858      ;
; 0.566 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|keys[7][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.859      ;
; 0.573 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a6~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.347      ; 5.194      ;
; 0.626 ; bufferedUART:UART|txState.stopBit               ; bufferedUART:UART|txState.idle                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.919      ;
; 0.635 ; bufferedUART:UART|rxState.stopBit               ; bufferedUART:UART|rxState.idle                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.928      ;
; 0.635 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in        ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.928      ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.688 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.981      ;
; 0.770 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.779 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.780 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.781 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.781 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.782 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.782 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.782 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.786 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.790 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.796 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.796 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.798 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.091      ;
; 0.803 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.096      ;
; 0.803 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.096      ;
; 0.811 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.104      ;
; 0.860 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.153      ;
; 0.925 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.218      ;
; 0.983 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.276      ;
; 1.092 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.107 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.577      ; 1.896      ;
; 1.109 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.118 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.125 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.134 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.141 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.142 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.143 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.149 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.442      ;
; 1.150 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.151 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.151 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.152 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.445      ;
; 1.152 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.445      ;
; 1.157 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.450      ;
; 1.158 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.451      ;
; 1.158 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.451      ;
; 1.158 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.451      ;
; 1.159 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.452      ;
; 1.166 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.459      ;
; 1.168 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.461      ;
; 1.230 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.249 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.256 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.265 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.272 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.565      ;
; 1.274 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.281 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.574      ;
; 1.281 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.574      ;
; 1.282 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
; 1.282 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
; 1.283 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.283 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.289 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.582      ;
; 1.289 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.582      ;
; 1.289 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.582      ;
; 1.291 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.584      ;
; 1.292 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.585      ;
; 1.292 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.585      ;
; 1.297 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.590      ;
; 1.298 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.591      ;
; 1.298 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.591      ;
; 1.299 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.592      ;
; 1.306 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.599      ;
; 1.338 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.631      ;
; 1.351 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.644      ;
; 1.389 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.396 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.689      ;
; 1.397 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.398 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.584      ; 2.194      ;
; 1.398 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.405 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.405 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.412 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.705      ;
; 1.414 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.421 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.714      ;
; 1.422 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.715      ;
; 1.423 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.716      ;
; 1.423 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.716      ;
; 1.426 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.719      ;
; 1.429 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.722      ;
; 1.429 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.722      ;
; 1.431 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.724      ;
; 1.432 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.725      ;
; 1.437 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.730      ;
; 1.438 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.731      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.629 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 5.297      ;
; 15.231 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 4.682      ;
; 15.231 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 4.682      ;
; 15.231 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 4.682      ;
; 15.231 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 4.682      ;
; 15.231 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 4.682      ;
; 15.231 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 4.682      ;
; 15.301 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 4.612      ;
; 15.301 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 4.612      ;
; 15.301 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 4.612      ;
; 16.852 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 3.074      ;
; 16.852 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 3.074      ;
; 16.852 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 3.074      ;
; 16.852 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 3.074      ;
; 16.852 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 3.074      ;
; 16.852 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 3.074      ;
; 16.852 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 3.074      ;
; 17.214 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 2.712      ;
; 17.214 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 2.712      ;
; 17.214 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 2.712      ;
; 17.214 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 2.712      ;
; 17.214 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 2.712      ;
; 17.214 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 2.712      ;
; 17.921 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.999      ;
; 17.921 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.999      ;
; 17.921 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.999      ;
; 17.921 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.999      ;
; 17.921 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.999      ;
; 17.921 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.999      ;
; 17.921 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.999      ;
; 17.921 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.999      ;
; 17.921 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.999      ;
; 17.921 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.999      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.950 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.601      ; 4.652      ;
; 17.950 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.601      ; 4.652      ;
; 17.950 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.601      ; 4.652      ;
; 17.950 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.601      ; 4.652      ;
; 17.950 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.601      ; 4.652      ;
; 17.950 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.601      ; 4.652      ;
; 17.985 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.601      ; 4.617      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.927 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.101      ; 4.260      ;
; 0.965 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.101      ; 4.298      ;
; 0.965 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.101      ; 4.298      ;
; 0.965 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.101      ; 4.298      ;
; 0.965 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.101      ; 4.298      ;
; 0.965 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.101      ; 4.298      ;
; 0.965 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.101      ; 4.298      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.616 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.909      ;
; 1.616 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.909      ;
; 1.616 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.909      ;
; 1.616 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.909      ;
; 1.616 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.909      ;
; 1.616 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.909      ;
; 1.616 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.909      ;
; 1.616 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.909      ;
; 1.616 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.909      ;
; 1.616 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.909      ;
; 2.203 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.514      ;
; 2.203 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.514      ;
; 2.203 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.514      ;
; 2.203 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.514      ;
; 2.203 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.514      ;
; 2.203 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.514      ;
; 2.529 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.840      ;
; 2.529 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.840      ;
; 2.529 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.840      ;
; 2.529 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.840      ;
; 2.529 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.840      ;
; 2.529 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.840      ;
; 2.529 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.840      ;
; 3.963 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.261      ;
; 3.963 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.261      ;
; 3.963 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.261      ;
; 4.017 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.315      ;
; 4.017 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.315      ;
; 4.017 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.315      ;
; 4.017 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.315      ;
; 4.017 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.315      ;
; 4.017 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.315      ;
; 4.525 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.836      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 37.42 MHz  ; 37.42 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 103.15 MHz ; 103.15 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 133.98 MHz ; 133.98 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -6.512 ; -6.512        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -0.826 ; -1.557        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 8.303  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.195 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.401 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.641 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 14.907 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 17.951 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.822 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.452 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.717   ; 0.000         ;
; clk                                             ; 9.855   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.196  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.575 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -6.512 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.033     ; 7.421      ;
; -6.500 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.032     ; 7.410      ;
; -6.489 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.032     ; 7.399      ;
; -6.431 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.033     ; 7.340      ;
; -6.419 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.032     ; 7.329      ;
; -6.416 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.032     ; 7.326      ;
; -2.821 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.033     ; 3.730      ;
; -2.428 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.033     ; 3.337      ;
; 29.352 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.375      ; 10.072     ;
; 29.411 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1]                                             ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.381      ; 10.019     ;
; 29.461 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3]                                             ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.381      ; 9.969      ;
; 29.526 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.375      ; 9.898      ;
; 29.734 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2]                                             ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.381      ; 9.696      ;
; 30.538 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.375      ; 8.886      ;
; 34.030 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.066     ; 4.953      ;
; 34.408 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.066     ; 4.575      ;
; 34.511 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.066     ; 4.472      ;
; 34.623 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.066     ; 4.360      ;
; 34.632 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.066     ; 4.351      ;
; 34.699 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.066     ; 4.284      ;
; 34.933 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.066     ; 4.050      ;
; 35.191 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.066     ; 3.792      ;
; 35.598 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.373      ;
; 35.598 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.373      ;
; 35.598 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.373      ;
; 35.598 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.373      ;
; 35.598 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.373      ;
; 35.598 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.373      ;
; 35.598 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.373      ;
; 35.598 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.373      ;
; 35.598 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.373      ;
; 35.598 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.373      ;
; 35.655 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.316      ;
; 35.655 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.316      ;
; 35.655 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.316      ;
; 35.655 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.316      ;
; 35.655 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.316      ;
; 35.655 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.316      ;
; 35.655 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.316      ;
; 35.655 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.316      ;
; 35.655 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.316      ;
; 35.655 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.316      ;
; 35.804 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.167      ;
; 35.804 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.167      ;
; 35.804 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.167      ;
; 35.804 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.167      ;
; 35.804 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.167      ;
; 35.804 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.167      ;
; 35.804 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.167      ;
; 35.804 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.167      ;
; 35.804 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.167      ;
; 35.804 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.167      ;
; 35.820 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.066     ; 3.163      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 35.931 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 3.040      ;
; 36.011 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.960      ;
; 36.011 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.960      ;
; 36.011 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.960      ;
; 36.011 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.960      ;
; 36.011 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.960      ;
; 36.011 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.960      ;
; 36.011 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.960      ;
; 36.011 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.960      ;
; 36.011 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.960      ;
; 36.011 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.960      ;
; 36.135 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.836      ;
; 36.135 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.836      ;
; 36.135 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.836      ;
; 36.135 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.836      ;
; 36.135 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.836      ;
; 36.135 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.836      ;
; 36.135 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.836      ;
; 36.135 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.836      ;
; 36.135 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.836      ;
; 36.135 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.836      ;
; 36.169 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.802      ;
; 36.169 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.802      ;
; 36.169 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.802      ;
; 36.169 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.802      ;
; 36.169 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.802      ;
; 36.169 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.802      ;
; 36.169 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.078     ; 2.802      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.826 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 2.019      ;
; -0.775 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.968      ;
; -0.750 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.943      ;
; -0.731 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.203      ; 1.926      ;
; -0.727 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.926      ;
; -0.716 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.209      ; 1.917      ;
; -0.716 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.915      ;
; -0.709 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.908      ;
; -0.701 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.894      ;
; -0.699 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.209      ; 1.900      ;
; -0.696 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.889      ;
; -0.691 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.201      ; 1.884      ;
; -0.682 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.209      ; 1.883      ;
; -0.662 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.861      ;
; -0.657 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.209      ; 1.858      ;
; -0.655 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.203      ; 1.850      ;
; -0.653 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.852      ;
; -0.650 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.209      ; 1.851      ;
; -0.632 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.203      ; 1.827      ;
; -0.624 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.203      ; 1.819      ;
; -0.611 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.203      ; 1.806      ;
; -0.559 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.203      ; 1.754      ;
; 10.140 ; T65:CPU|MCycle[0]                                                               ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 9.720      ;
; 10.213 ; T65:CPU|IR[0]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 9.647      ;
; 10.259 ; T65:CPU|MCycle[2]                                                               ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 9.601      ;
; 10.419 ; T65:CPU|MCycle[1]                                                               ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 9.441      ;
; 10.484 ; T65:CPU|PC[0]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 9.376      ;
; 10.495 ; T65:CPU|DL[1]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.141     ; 9.366      ;
; 10.580 ; T65:CPU|DL[0]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.141     ; 9.281      ;
; 10.584 ; T65:CPU|PC[1]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 9.276      ;
; 10.618 ; T65:CPU|DL[3]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.141     ; 9.243      ;
; 10.678 ; T65:CPU|PC[5]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 9.182      ;
; 10.706 ; T65:CPU|DL[5]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 9.154      ;
; 10.736 ; T65:CPU|PC[3]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 9.124      ;
; 10.744 ; T65:CPU|PC[4]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 9.116      ;
; 10.788 ; T65:CPU|IR[3]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.141     ; 9.073      ;
; 10.816 ; T65:CPU|PC[2]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 9.044      ;
; 10.822 ; T65:CPU|DL[2]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 9.038      ;
; 10.832 ; T65:CPU|DL[4]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.141     ; 9.029      ;
; 11.012 ; T65:CPU|IR[2]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.141     ; 8.849      ;
; 11.137 ; T65:CPU|IR[1]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.141     ; 8.724      ;
; 11.259 ; T65:CPU|DL[6]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 8.601      ;
; 11.297 ; T65:CPU|PC[6]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 8.563      ;
; 11.573 ; T65:CPU|IR[4]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.141     ; 8.288      ;
; 11.628 ; T65:CPU|MCycle[0]                                                               ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.220      ; 8.631      ;
; 11.701 ; T65:CPU|IR[0]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.220      ; 8.558      ;
; 11.767 ; T65:CPU|MCycle[2]                                                               ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.220      ; 8.492      ;
; 11.877 ; T65:CPU|MCycle[0]                                                               ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.222      ; 8.384      ;
; 11.907 ; T65:CPU|MCycle[1]                                                               ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.220      ; 8.352      ;
; 11.949 ; T65:CPU|MCycle[0]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 8.313      ;
; 11.950 ; T65:CPU|IR[0]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.222      ; 8.311      ;
; 12.006 ; T65:CPU|MCycle[0]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.224      ; 8.257      ;
; 12.015 ; T65:CPU|PC[7]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 7.845      ;
; 12.016 ; T65:CPU|MCycle[2]                                                               ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.222      ; 8.245      ;
; 12.022 ; T65:CPU|IR[0]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 8.240      ;
; 12.037 ; T65:CPU|DL[7]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.141     ; 7.824      ;
; 12.079 ; T65:CPU|IR[0]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.224      ; 8.184      ;
; 12.088 ; T65:CPU|MCycle[2]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 8.174      ;
; 12.145 ; T65:CPU|MCycle[2]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.224      ; 8.118      ;
; 12.156 ; T65:CPU|MCycle[1]                                                               ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.222      ; 8.105      ;
; 12.228 ; T65:CPU|MCycle[1]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 8.034      ;
; 12.276 ; T65:CPU|IR[3]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.221      ; 7.984      ;
; 12.285 ; T65:CPU|MCycle[1]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.224      ; 7.978      ;
; 12.290 ; T65:CPU|MCycle[0]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.224      ; 7.973      ;
; 12.363 ; T65:CPU|IR[0]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.224      ; 7.900      ;
; 12.377 ; T65:CPU|PC[0]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.222      ; 7.884      ;
; 12.388 ; T65:CPU|DL[1]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 7.874      ;
; 12.429 ; T65:CPU|MCycle[2]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.224      ; 7.834      ;
; 12.473 ; T65:CPU|DL[0]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 7.789      ;
; 12.477 ; T65:CPU|PC[1]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.222      ; 7.784      ;
; 12.500 ; T65:CPU|IR[2]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.221      ; 7.760      ;
; 12.511 ; T65:CPU|DL[3]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 7.751      ;
; 12.515 ; T65:CPU|PC[0]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.220      ; 7.744      ;
; 12.525 ; T65:CPU|IR[3]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 7.737      ;
; 12.536 ; UK101keyboard:u9|ps2_intf:ps2|DATA[3]                                           ; UK101keyboard:u9|keys[4][6]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 7.367      ;
; 12.561 ; UK101keyboard:u9|ps2_intf:ps2|DATA[3]                                           ; UK101keyboard:u9|keys[4][4]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 7.342      ;
; 12.569 ; T65:CPU|MCycle[1]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.224      ; 7.694      ;
; 12.571 ; T65:CPU|PC[5]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.222      ; 7.690      ;
; 12.597 ; T65:CPU|IR[3]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.224      ; 7.666      ;
; 12.599 ; T65:CPU|DL[5]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.222      ; 7.662      ;
; 12.611 ; T65:CPU|DL[0]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.221      ; 7.649      ;
; 12.625 ; T65:CPU|IR[1]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.221      ; 7.635      ;
; 12.626 ; T65:CPU|MCycle[0]                                                               ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.206      ; 7.619      ;
; 12.629 ; T65:CPU|PC[3]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.222      ; 7.632      ;
; 12.637 ; T65:CPU|PC[4]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.222      ; 7.624      ;
; 12.654 ; T65:CPU|IR[3]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.225      ; 7.610      ;
; 12.663 ; bufferedUART:UART|rxReadPointer[2]                                              ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.806     ; 4.533      ;
; 12.666 ; T65:CPU|DL[1]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.221      ; 7.594      ;
; 12.685 ; T65:CPU|MCycle[0]                                                               ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.205      ; 7.559      ;
; 12.689 ; UK101keyboard:u9|ps2_intf:ps2|DATA[5]                                           ; UK101keyboard:u9|keys[4][6]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 7.215      ;
; 12.699 ; T65:CPU|IR[0]                                                                   ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.206      ; 7.546      ;
; 12.709 ; T65:CPU|PC[2]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.222      ; 7.552      ;
; 12.712 ; T65:CPU|PC[0]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.224      ; 7.551      ;
; 12.714 ; UK101keyboard:u9|ps2_intf:ps2|DATA[5]                                           ; UK101keyboard:u9|keys[4][4]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.098     ; 7.190      ;
; 12.715 ; T65:CPU|DL[2]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.222      ; 7.546      ;
; 12.723 ; T65:CPU|DL[1]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.225      ; 7.541      ;
; 12.725 ; T65:CPU|DL[4]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 7.537      ;
; 12.735 ; T65:CPU|PC[0]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 7.527      ;
; 12.742 ; bufferedUART:UART|rxReadPointer[1]                                              ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.806     ; 4.454      ;
; 12.746 ; T65:CPU|DL[1]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.224      ; 7.517      ;
+--------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 8.303 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.515     ; 11.184     ;
; 8.356 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 11.122     ;
; 8.389 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.515     ; 11.098     ;
; 8.426 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 11.062     ;
; 8.435 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.073     ;
; 8.442 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 11.036     ;
; 8.479 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.516     ; 11.007     ;
; 8.533 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 11.295     ;
; 8.540 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 10.937     ;
; 8.556 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 11.273     ;
; 8.576 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 10.935     ;
; 8.609 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 10.902     ;
; 8.638 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.515     ; 10.849     ;
; 8.691 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 10.787     ;
; 8.704 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 11.125     ;
; 8.731 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.515     ; 10.756     ;
; 8.734 ; UK101keyboard:u9|keys[2][1]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 11.094     ;
; 8.738 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.515     ; 10.749     ;
; 8.740 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 10.749     ;
; 8.741 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 10.767     ;
; 8.749 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 10.760     ;
; 8.768 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 10.743     ;
; 8.784 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[4]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 10.725     ;
; 8.784 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 10.747     ;
; 8.790 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 11.039     ;
; 8.791 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 10.687     ;
; 8.810 ; UK101keyboard:u9|keys[1][1]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 11.039     ;
; 8.826 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 10.663     ;
; 8.835 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 10.674     ;
; 8.839 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 10.989     ;
; 8.846 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 10.631     ;
; 8.847 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 10.982     ;
; 8.854 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 10.657     ;
; 8.862 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 10.967     ;
; 8.866 ; UK101keyboard:u9|keys[6][4]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 10.984     ;
; 8.870 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[4]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 10.639     ;
; 8.870 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 10.960     ;
; 8.870 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 10.661     ;
; 8.882 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0] ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 10.629     ;
; 8.890 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 10.622     ;
; 8.898 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 10.611     ;
; 8.908 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 10.604     ;
; 8.915 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1] ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 10.596     ;
; 8.923 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 10.588     ;
; 8.923 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 10.589     ;
; 8.933 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 10.896     ;
; 8.952 ; UK101keyboard:u9|keys[6][4]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 10.898     ;
; 8.956 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 10.874     ;
; 8.966 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 10.545     ;
; 8.976 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 10.536     ;
; 8.994 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 10.518     ;
; 9.001 ; UK101keyboard:u9|keys[3][1]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 10.835     ;
; 9.009 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 10.502     ;
; 9.009 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 10.503     ;
; 9.037 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a6~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.516     ; 10.449     ;
; 9.039 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 10.790     ;
; 9.040 ; UK101keyboard:u9|keys[2][1]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 10.788     ;
; 9.048 ; UK101keyboard:u9|keys[2][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 10.781     ;
; 9.075 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 10.414     ;
; 9.084 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 10.425     ;
; 9.099 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.492     ; 10.411     ;
; 9.103 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 10.408     ;
; 9.113 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 10.375     ;
; 9.116 ; UK101keyboard:u9|keys[1][1]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 10.733     ;
; 9.119 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[4]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 10.390     ;
; 9.119 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 10.412     ;
; 9.121 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.516     ; 10.365     ;
; 9.124 ; UK101keyboard:u9|keys[1][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 10.726     ;
; 9.134 ; UK101keyboard:u9|keys[2][1]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 10.695     ;
; 9.137 ; UK101keyboard:u9|keys[6][3]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 10.692     ;
; 9.165 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 10.313     ;
; 9.168 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 10.321     ;
; 9.175 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 10.314     ;
; 9.177 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 10.332     ;
; 9.182 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 10.647     ;
; 9.184 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 10.325     ;
; 9.187 ; UK101keyboard:u9|keys[6][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 10.643     ;
; 9.201 ; UK101keyboard:u9|keys[6][4]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 10.649     ;
; 9.204 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 10.305     ;
; 9.205 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 10.625     ;
; 9.210 ; UK101keyboard:u9|keys[1][1]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 10.640     ;
; 9.212 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.492     ; 10.298     ;
; 9.213 ; UK101keyboard:u9|keys[5][3]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.151     ; 10.638     ;
; 9.216 ; UK101keyboard:u9|keys[0][1]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 10.621     ;
; 9.219 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[4]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 10.290     ;
; 9.221 ; UK101keyboard:u9|keys[3][2]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 10.615     ;
; 9.223 ; UK101keyboard:u9|keys[6][3]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 10.606     ;
; 9.225 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 10.287     ;
; 9.239 ; UK101keyboard:u9|keys[7][3]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 10.590     ;
; 9.243 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 10.269     ;
; 9.258 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 10.253     ;
; 9.258 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 10.254     ;
; 9.263 ; UK101keyboard:u9|keys[1][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 10.567     ;
; 9.273 ; UK101keyboard:u9|keys[6][5]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 10.557     ;
; 9.275 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 10.554     ;
; 9.280 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 10.232     ;
; 9.282 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 10.547     ;
; 9.298 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.492     ; 10.212     ;
; 9.298 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 10.532     ;
; 9.299 ; UK101keyboard:u9|keys[5][3]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.151     ; 10.552     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.195 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.785      ; 3.175      ;
; 0.195 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.785      ; 3.175      ;
; 0.195 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.785      ; 3.175      ;
; 0.225 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.793      ; 3.213      ;
; 0.379 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.795      ; 3.369      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.478 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.786      ; 3.459      ;
; 0.532 ; T65:CPU|X[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.786      ; 3.513      ;
; 0.547 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.795      ; 3.537      ;
; 0.605 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.944      ; 3.549      ;
; 0.609 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.855      ; 3.679      ;
; 0.627 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.895      ;
; 0.653 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.920      ;
; 0.654 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.921      ;
; 0.667 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.934      ;
; 0.700 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 3.721      ;
; 0.705 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.798      ; 3.718      ;
; 0.720 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.798      ; 3.733      ;
; 0.733 ; T65:CPU|DL[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.000      ;
; 0.734 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.001      ;
; 0.740 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 3.761      ;
; 0.741 ; T65:CPU|DL[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.008      ;
; 0.763 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 3.784      ;
; 0.772 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.785      ; 3.752      ;
; 0.772 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.785      ; 3.752      ;
; 0.772 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.785      ; 3.752      ;
; 0.776 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.043      ;
; 0.776 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.043      ;
; 0.801 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.378      ;
; 0.802 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.793      ; 3.790      ;
; 0.809 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.076      ;
; 0.813 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.798      ; 3.826      ;
; 0.835 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.787      ; 3.817      ;
; 0.837 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.798      ; 3.850      ;
; 0.855 ; T65:CPU|DL[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.123      ;
; 0.880 ; T65:CPU|PC[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.147      ;
; 0.889 ; T65:CPU|DL[7]                      ; T65:CPU|PC[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.157      ;
; 0.892 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.160      ;
; 0.897 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.165      ;
; 0.922 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.499      ;
; 0.933 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.785      ; 3.913      ;
; 0.933 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.785      ; 3.913      ;
; 0.933 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.785      ; 3.913      ;
; 0.939 ; T65:CPU|ABC[6]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.786      ; 3.920      ;
; 0.944 ; T65:CPU|IR[7]                      ; T65:CPU|ALU_Op_r[2]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.211      ;
; 0.963 ; T65:CPU|AD[0]                      ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.793      ; 3.951      ;
; 0.963 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 3.984      ;
; 0.964 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 3.985      ;
; 0.965 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 3.986      ;
; 0.966 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 3.987      ;
; 0.973 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 3.994      ;
; 0.974 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 3.995      ;
; 0.989 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.784      ; 3.968      ;
; 0.989 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.784      ; 3.968      ;
; 0.989 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.784      ; 3.968      ;
; 0.992 ; T65:CPU|ABC[5]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.786      ; 3.973      ;
; 0.994 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 4.015      ;
; 1.018 ; T65:CPU|PC[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.792      ; 4.006      ;
; 1.020 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[0]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.942      ; 3.962      ;
; 1.026 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.805      ; 4.046      ;
; 1.031 ; T65:CPU|PC[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.298      ;
; 1.034 ; T65:CPU|IR[0]                      ; T65:CPU|ALU_Op_r[2]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.298      ;
; 1.065 ; T65:CPU|Y[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.784      ; 4.044      ;
; 1.080 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.347      ;
; 1.081 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.348      ;
; 1.082 ; T65:CPU|Y[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.784      ; 4.061      ;
; 1.114 ; T65:CPU|P[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.791      ; 4.100      ;
; 1.122 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.390      ;
; 1.122 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 4.143      ;
; 1.123 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.391      ;
; 1.123 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 4.144      ;
; 1.124 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 4.145      ;
; 1.125 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 4.146      ;
; 1.127 ; T65:CPU|P[2]                       ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.395      ;
; 1.132 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 4.153      ;
; 1.133 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 4.154      ;
; 1.140 ; T65:CPU|BusA_r[1]                  ; T65:CPU|Y[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.412      ;
; 1.146 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 4.167      ;
; 1.147 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 4.168      ;
; 1.148 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 4.169      ;
; 1.149 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 4.170      ;
; 1.150 ; T65:CPU|X[2]                       ; kbRowSel[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.937      ; 4.087      ;
; 1.152 ; T65:CPU|X[6]                       ; T65:CPU|BusA_r[6]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.419      ;
; 1.156 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 4.177      ;
; 1.157 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.806      ; 4.178      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.401 ; bufferedUART:UART|rxBitCount[2]                 ; bufferedUART:UART|rxBitCount[2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxBitCount[1]                 ; bufferedUART:UART|rxBitCount[1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][6]                     ; UK101keyboard:u9|keys[6][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][1]                     ; UK101keyboard:u9|keys[6][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][1]                     ; UK101keyboard:u9|keys[7][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][1]                     ; UK101keyboard:u9|keys[2][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|txByteSent                    ; bufferedUART:UART|txByteSent                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][7]                     ; UK101keyboard:u9|keys[7][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][3]                     ; UK101keyboard:u9|keys[6][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][3]                     ; UK101keyboard:u9|keys[7][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][5]                     ; UK101keyboard:u9|keys[6][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][5]                     ; UK101keyboard:u9|keys[7][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][5]                     ; UK101keyboard:u9|keys[4][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][5]                     ; UK101keyboard:u9|keys[1][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][4]                     ; UK101keyboard:u9|keys[7][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|release                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[0][6]                     ; UK101keyboard:u9|keys[0][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][6]                     ; UK101keyboard:u9|keys[7][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][7]                     ; UK101keyboard:u9|keys[1][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][3]                     ; UK101keyboard:u9|keys[1][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[0][2]                     ; UK101keyboard:u9|keys[0][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxdFiltered                   ; bufferedUART:UART|rxdFiltered                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|txBitCount[3]                 ; bufferedUART:UART|txBitCount[3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|txBitCount[2]                 ; bufferedUART:UART|txBitCount[2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|txBitCount[1]                 ; bufferedUART:UART|txBitCount[1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|txBitCount[0]                 ; bufferedUART:UART|txBitCount[0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][4]                     ; UK101keyboard:u9|keys[3][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][4]                     ; UK101keyboard:u9|keys[2][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][4]                     ; UK101keyboard:u9|keys[5][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][4]                     ; UK101keyboard:u9|keys[4][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][0]                     ; UK101keyboard:u9|keys[0][0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][6]                     ; UK101keyboard:u9|keys[2][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][6]                     ; UK101keyboard:u9|keys[3][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][6]                     ; UK101keyboard:u9|keys[4][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][6]                     ; UK101keyboard:u9|keys[5][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][6]                     ; UK101keyboard:u9|keys[1][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][1]                     ; UK101keyboard:u9|keys[0][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][1]                     ; UK101keyboard:u9|keys[3][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][1]                     ; UK101keyboard:u9|keys[4][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][7]                     ; UK101keyboard:u9|keys[2][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][7]                     ; UK101keyboard:u9|keys[3][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][7]                     ; UK101keyboard:u9|keys[4][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][7]                     ; UK101keyboard:u9|keys[5][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][7]                     ; UK101keyboard:u9|keys[6][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][3]                     ; UK101keyboard:u9|keys[2][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][3]                     ; UK101keyboard:u9|keys[3][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][3]                     ; UK101keyboard:u9|keys[5][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][3]                     ; UK101keyboard:u9|keys[4][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][5]                     ; UK101keyboard:u9|keys[5][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][5]                     ; UK101keyboard:u9|keys[3][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][2]                     ; UK101keyboard:u9|keys[6][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][2]                     ; UK101keyboard:u9|keys[7][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][2]                     ; UK101keyboard:u9|keys[3][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][2]                     ; UK101keyboard:u9|keys[4][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][2]                     ; UK101keyboard:u9|keys[2][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][4]                     ; UK101keyboard:u9|keys[1][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][1]                     ; UK101keyboard:u9|keys[1][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[2][5]                     ; UK101keyboard:u9|keys[2][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][2]                     ; UK101keyboard:u9|keys[1][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][4]                     ; UK101keyboard:u9|keys[6][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.415 ; bufferedUART:UART|rxCurrentByteBuffer[2]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.069      ;
; 0.416 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; serialClkCount[1]                               ; serialClkCount[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.422 ; bufferedUART:UART|rxCurrentByteBuffer[1]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.076      ;
; 0.422 ; bufferedUART:UART|rxCurrentByteBuffer[4]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.076      ;
; 0.425 ; bufferedUART:UART|rxCurrentByteBuffer[5]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.079      ;
; 0.434 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.088      ;
; 0.443 ; bufferedUART:UART|rxInPointer[3]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.418      ; 1.091      ;
; 0.445 ; bufferedUART:UART|rxCurrentByteBuffer[3]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.099      ;
; 0.452 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.106      ;
; 0.463 ; bufferedUART:UART|rxBitCount[1]                 ; bufferedUART:UART|rxBitCount[2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.731      ;
; 0.469 ; bufferedUART:UART|rxInPointer[0]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.418      ; 1.117      ;
; 0.470 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.474 ; bufferedUART:UART|rxCurrentByteBuffer[0]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.128      ;
; 0.478 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]       ; UK101keyboard:u9|ps2_intf:ps2|DATA[3]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.746      ;
; 0.486 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.753      ;
; 0.488 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.755      ;
; 0.490 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.757      ;
; 0.491 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.761      ;
; 0.501 ; bufferedUART:UART|rxInPointer[1]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.418      ; 1.149      ;
; 0.522 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|keys[7][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.790      ;
; 0.522 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|keys[4][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.790      ;
; 0.523 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|keys[7][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.791      ;
; 0.533 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a6~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.844      ; 4.627      ;
; 0.579 ; bufferedUART:UART|txState.stopBit               ; bufferedUART:UART|txState.idle                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.588 ; bufferedUART:UART|rxState.stopBit               ; bufferedUART:UART|rxState.idle                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.856      ;
; 0.590 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in        ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.857      ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.641 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.908      ;
; 0.716 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.723 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.724 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.991      ;
; 0.726 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.727 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.728 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.995      ;
; 0.729 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.729 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.730 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.997      ;
; 0.731 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.735 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.002      ;
; 0.740 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.007      ;
; 0.740 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.007      ;
; 0.743 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.010      ;
; 0.743 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.010      ;
; 0.747 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.014      ;
; 0.760 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.027      ;
; 0.806 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.073      ;
; 0.868 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.904 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.171      ;
; 0.956 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.689      ;
; 1.018 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.022 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.289      ;
; 1.033 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.038 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.042 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.046 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.048 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.315      ;
; 1.048 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.315      ;
; 1.049 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.316      ;
; 1.050 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.053 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.053 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.055 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.322      ;
; 1.059 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.326      ;
; 1.061 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.328      ;
; 1.062 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.329      ;
; 1.062 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.329      ;
; 1.063 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.330      ;
; 1.063 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.330      ;
; 1.064 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.331      ;
; 1.065 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.332      ;
; 1.069 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.336      ;
; 1.070 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.337      ;
; 1.074 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.341      ;
; 1.077 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.344      ;
; 1.135 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.402      ;
; 1.139 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.406      ;
; 1.140 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.407      ;
; 1.145 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.412      ;
; 1.151 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.418      ;
; 1.153 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.420      ;
; 1.155 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.422      ;
; 1.156 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.423      ;
; 1.160 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.427      ;
; 1.162 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.429      ;
; 1.163 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.430      ;
; 1.164 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.431      ;
; 1.168 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.435      ;
; 1.168 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.435      ;
; 1.169 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.436      ;
; 1.170 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.437      ;
; 1.170 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.437      ;
; 1.172 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.439      ;
; 1.175 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.442      ;
; 1.177 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.444      ;
; 1.181 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.448      ;
; 1.183 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.450      ;
; 1.184 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.451      ;
; 1.184 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.451      ;
; 1.185 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.452      ;
; 1.187 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.454      ;
; 1.192 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.459      ;
; 1.196 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.463      ;
; 1.226 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 1.965      ;
; 1.235 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.502      ;
; 1.250 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.517      ;
; 1.257 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.524      ;
; 1.261 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.528      ;
; 1.262 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.529      ;
; 1.273 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.540      ;
; 1.277 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.544      ;
; 1.278 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.545      ;
; 1.279 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.546      ;
; 1.282 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.549      ;
; 1.285 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.552      ;
; 1.290 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.557      ;
; 1.291 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.558      ;
; 1.292 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.559      ;
; 1.294 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.561      ;
; 1.297 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.564      ;
; 1.299 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.566      ;
; 1.303 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.570      ;
; 1.305 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.572      ;
; 1.307 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.574      ;
; 1.309 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.576      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.907 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.025      ;
; 15.483 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.437      ;
; 15.483 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.437      ;
; 15.483 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.437      ;
; 15.483 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.437      ;
; 15.483 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.437      ;
; 15.483 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.437      ;
; 15.553 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.367      ;
; 15.553 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.367      ;
; 15.553 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.367      ;
; 17.027 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.905      ;
; 17.027 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.905      ;
; 17.027 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.905      ;
; 17.027 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.905      ;
; 17.027 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.905      ;
; 17.027 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.905      ;
; 17.027 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.905      ;
; 17.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.550      ;
; 17.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.550      ;
; 17.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.550      ;
; 17.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.550      ;
; 17.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.550      ;
; 17.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.550      ;
; 18.066 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.864      ;
; 18.066 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.864      ;
; 18.066 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.864      ;
; 18.066 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.864      ;
; 18.066 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.864      ;
; 18.066 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.864      ;
; 18.066 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.864      ;
; 18.066 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.864      ;
; 18.066 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.864      ;
; 18.066 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 1.864      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.951 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.357      ; 4.408      ;
; 17.951 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.357      ; 4.408      ;
; 17.951 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.357      ; 4.408      ;
; 17.951 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.357      ; 4.408      ;
; 17.951 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.357      ; 4.408      ;
; 17.951 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.357      ; 4.408      ;
; 17.984 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.357      ; 4.375      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.822 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.801      ; 3.838      ;
; 0.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.802      ; 3.871      ;
; 0.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.802      ; 3.871      ;
; 0.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.802      ; 3.871      ;
; 0.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.802      ; 3.871      ;
; 0.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.802      ; 3.871      ;
; 0.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.802      ; 3.871      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.452 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.720      ;
; 1.452 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.720      ;
; 1.452 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.720      ;
; 1.452 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.720      ;
; 1.452 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.720      ;
; 1.452 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.720      ;
; 1.452 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.720      ;
; 1.452 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.720      ;
; 1.452 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.720      ;
; 1.452 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.720      ;
; 1.981 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.262      ;
; 1.981 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.262      ;
; 1.981 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.262      ;
; 1.981 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.262      ;
; 1.981 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.262      ;
; 1.981 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.262      ;
; 2.270 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.551      ;
; 2.270 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.551      ;
; 2.270 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.551      ;
; 2.270 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.551      ;
; 2.270 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.551      ;
; 2.270 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.551      ;
; 2.270 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.551      ;
; 3.573 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 3.842      ;
; 3.573 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 3.842      ;
; 3.573 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 3.842      ;
; 3.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.885      ;
; 3.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.885      ;
; 3.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.885      ;
; 3.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.885      ;
; 3.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.885      ;
; 3.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.885      ;
; 4.073 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.354      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -2.613 ; -2.613        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.063  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 14.679 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.104 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.147 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.276 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 17.450 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 18.956 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.383 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.669 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clk                                             ; 9.423   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.733   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.299  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.706 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.613 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.063     ; 3.477      ;
; -2.606 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.064     ; 3.469      ;
; -2.579 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.063     ; 3.443      ;
; -2.575 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.063     ; 3.439      ;
; -2.565 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[5] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.064     ; 3.428      ;
; -2.552 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.063     ; 3.416      ;
; -0.915 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[6] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.064     ; 1.778      ;
; -0.745 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_b[7] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.064     ; 1.608      ;
; 34.352 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.157      ; 4.839      ;
; 34.451 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3]                                             ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.165      ; 4.748      ;
; 34.537 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2]                                             ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.165      ; 4.662      ;
; 34.565 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1]                                             ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.165      ; 4.634      ;
; 34.593 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.157      ; 4.598      ;
; 35.108 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.157      ; 4.083      ;
; 36.776 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.032     ; 2.226      ;
; 36.951 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.032     ; 2.051      ;
; 37.038 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.032     ; 1.964      ;
; 37.065 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.032     ; 1.937      ;
; 37.099 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.032     ; 1.903      ;
; 37.141 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.032     ; 1.861      ;
; 37.226 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.032     ; 1.776      ;
; 37.259 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.032     ; 1.743      ;
; 37.438 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.552      ;
; 37.438 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.552      ;
; 37.438 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.552      ;
; 37.438 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.552      ;
; 37.438 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.552      ;
; 37.438 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.552      ;
; 37.438 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.552      ;
; 37.438 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.552      ;
; 37.438 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.552      ;
; 37.438 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.552      ;
; 37.474 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.516      ;
; 37.474 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.516      ;
; 37.474 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.516      ;
; 37.474 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.516      ;
; 37.474 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.516      ;
; 37.474 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.516      ;
; 37.474 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.516      ;
; 37.474 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.516      ;
; 37.474 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.516      ;
; 37.474 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.516      ;
; 37.549 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.441      ;
; 37.549 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.441      ;
; 37.549 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.441      ;
; 37.549 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.441      ;
; 37.549 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.441      ;
; 37.549 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.441      ;
; 37.549 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.441      ;
; 37.549 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.441      ;
; 37.549 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.441      ;
; 37.549 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.441      ;
; 37.577 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.032     ; 1.425      ;
; 37.585 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.405      ;
; 37.585 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.405      ;
; 37.585 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.405      ;
; 37.585 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.405      ;
; 37.585 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.405      ;
; 37.585 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.405      ;
; 37.585 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.405      ;
; 37.585 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.405      ;
; 37.585 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.405      ;
; 37.585 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.405      ;
; 37.592 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.398      ;
; 37.592 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.398      ;
; 37.592 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.398      ;
; 37.592 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.398      ;
; 37.592 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.398      ;
; 37.592 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.398      ;
; 37.592 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.398      ;
; 37.592 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.398      ;
; 37.592 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.398      ;
; 37.592 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.398      ;
; 37.626 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.364      ;
; 37.626 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.364      ;
; 37.626 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.364      ;
; 37.626 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.364      ;
; 37.626 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.364      ;
; 37.626 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.364      ;
; 37.626 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.364      ;
; 37.626 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.364      ;
; 37.626 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.364      ;
; 37.626 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.364      ;
; 37.703 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.287      ;
; 37.703 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.287      ;
; 37.703 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.287      ;
; 37.703 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.287      ;
; 37.703 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.287      ;
; 37.703 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.287      ;
; 37.703 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.287      ;
; 37.703 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.287      ;
; 37.703 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.287      ;
; 37.703 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.287      ;
; 37.715 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.275      ;
; 37.715 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.275      ;
; 37.715 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.275      ;
; 37.715 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.275      ;
; 37.715 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.275      ;
; 37.715 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.275      ;
; 37.715 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]                                                ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.275      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.063  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.996      ;
; 0.101  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.958      ;
; 0.125  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.106      ; 0.943      ;
; 0.130  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.929      ;
; 0.135  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.924      ;
; 0.145  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.914      ;
; 0.151  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.105      ; 0.916      ;
; 0.152  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.105      ; 0.915      ;
; 0.154  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.106      ; 0.914      ;
; 0.154  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.105      ; 0.913      ;
; 0.155  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.098      ; 0.905      ;
; 0.160  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.106      ; 0.908      ;
; 0.163  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.097      ; 0.896      ;
; 0.165  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.106      ; 0.903      ;
; 0.179  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.098      ; 0.881      ;
; 0.181  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.105      ; 0.886      ;
; 0.183  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.106      ; 0.885      ;
; 0.185  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.105      ; 0.882      ;
; 0.195  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.098      ; 0.865      ;
; 0.198  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.098      ; 0.862      ;
; 0.218  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.098      ; 0.842      ;
; 0.233  ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.098      ; 0.827      ;
; 15.415 ; T65:CPU|MCycle[0]                                                               ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.498      ;
; 15.501 ; T65:CPU|IR[0]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.412      ;
; 15.517 ; T65:CPU|MCycle[2]                                                               ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.396      ;
; 15.554 ; T65:CPU|MCycle[1]                                                               ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.359      ;
; 15.583 ; T65:CPU|DL[1]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.331      ;
; 15.592 ; T65:CPU|PC[0]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.320      ;
; 15.631 ; T65:CPU|DL[0]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.283      ;
; 15.635 ; T65:CPU|PC[1]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.278      ;
; 15.647 ; T65:CPU|DL[3]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.267      ;
; 15.681 ; T65:CPU|PC[5]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.231      ;
; 15.698 ; T65:CPU|DL[5]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.214      ;
; 15.716 ; T65:CPU|PC[3]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.197      ;
; 15.732 ; T65:CPU|PC[4]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.180      ;
; 15.762 ; T65:CPU|DL[2]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.151      ;
; 15.764 ; T65:CPU|PC[2]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.149      ;
; 15.767 ; T65:CPU|DL[4]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.147      ;
; 15.768 ; T65:CPU|IR[3]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.145      ;
; 15.871 ; T65:CPU|IR[2]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.042      ;
; 15.877 ; T65:CPU|MCycle[0]                                                               ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 4.238      ;
; 15.917 ; T65:CPU|IR[1]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 3.996      ;
; 15.946 ; T65:CPU|IR[0]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 4.169      ;
; 15.962 ; T65:CPU|MCycle[2]                                                               ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 4.153      ;
; 15.985 ; T65:CPU|DL[6]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 3.927      ;
; 15.993 ; T65:CPU|PC[6]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 3.919      ;
; 16.016 ; T65:CPU|MCycle[1]                                                               ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 4.099      ;
; 16.041 ; T65:CPU|MCycle[0]                                                               ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 4.075      ;
; 16.052 ; T65:CPU|MCycle[0]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 4.065      ;
; 16.087 ; T65:CPU|MCycle[0]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 4.030      ;
; 16.110 ; T65:CPU|IR[0]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 4.006      ;
; 16.121 ; T65:CPU|IR[0]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 3.996      ;
; 16.126 ; T65:CPU|MCycle[2]                                                               ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 3.990      ;
; 16.137 ; T65:CPU|MCycle[2]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 3.980      ;
; 16.156 ; T65:CPU|IR[0]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 3.961      ;
; 16.172 ; T65:CPU|MCycle[2]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 3.945      ;
; 16.178 ; T65:CPU|IR[4]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 3.735      ;
; 16.180 ; T65:CPU|MCycle[1]                                                               ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 3.936      ;
; 16.191 ; T65:CPU|MCycle[1]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 3.926      ;
; 16.213 ; T65:CPU|IR[3]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 3.902      ;
; 16.226 ; T65:CPU|MCycle[1]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 3.891      ;
; 16.281 ; T65:CPU|MCycle[0]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 3.836      ;
; 16.295 ; T65:CPU|DL[1]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 3.822      ;
; 16.304 ; T65:CPU|PC[0]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 3.811      ;
; 16.316 ; T65:CPU|IR[2]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 3.799      ;
; 16.343 ; T65:CPU|DL[0]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 3.774      ;
; 16.347 ; T65:CPU|PC[1]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 3.769      ;
; 16.350 ; T65:CPU|IR[0]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 3.767      ;
; 16.354 ; T65:CPU|PC[7]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 3.558      ;
; 16.359 ; T65:CPU|DL[7]                                                                   ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 3.555      ;
; 16.359 ; T65:CPU|DL[3]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 3.758      ;
; 16.362 ; T65:CPU|IR[1]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 3.753      ;
; 16.366 ; T65:CPU|MCycle[2]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 3.751      ;
; 16.377 ; T65:CPU|IR[3]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 3.739      ;
; 16.388 ; T65:CPU|IR[3]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 3.729      ;
; 16.393 ; T65:CPU|PC[5]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 3.722      ;
; 16.400 ; T65:CPU|PC[0]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 3.714      ;
; 16.410 ; T65:CPU|DL[5]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 3.705      ;
; 16.420 ; T65:CPU|MCycle[1]                                                               ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 3.697      ;
; 16.423 ; T65:CPU|IR[3]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 3.694      ;
; 16.428 ; T65:CPU|PC[3]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 3.688      ;
; 16.433 ; T65:CPU|MCycle[0]                                                               ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.099      ; 3.675      ;
; 16.439 ; T65:CPU|DL[0]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 3.677      ;
; 16.444 ; T65:CPU|PC[4]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 3.671      ;
; 16.446 ; bufferedUART:UART|rxReadPointer[2]                                              ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.422     ; 2.119      ;
; 16.452 ; T65:CPU|DL[1]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 3.664      ;
; 16.455 ; T65:CPU|MCycle[0]                                                               ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.098      ; 3.652      ;
; 16.474 ; T65:CPU|DL[2]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 3.642      ;
; 16.476 ; T65:CPU|PC[2]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 3.640      ;
; 16.477 ; T65:CPU|DL[1]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.109      ; 3.641      ;
; 16.479 ; T65:CPU|DL[4]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 3.638      ;
; 16.480 ; T65:CPU|IR[2]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 3.636      ;
; 16.480 ; T65:CPU|DL[1]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.109      ; 3.638      ;
; 16.486 ; T65:CPU|PC[0]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 3.630      ;
; 16.489 ; T65:CPU|PC[0]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 3.627      ;
; 16.491 ; T65:CPU|IR[2]                                                                   ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.108      ; 3.626      ;
; 16.496 ; bufferedUART:UART|rxReadPointer[0]                                              ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.422     ; 2.069      ;
; 16.502 ; T65:CPU|IR[0]                                                                   ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.099      ; 3.606      ;
; 16.504 ; T65:CPU|PC[1]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.106      ; 3.611      ;
; 16.516 ; T65:CPU|DL[3]                                                                   ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 3.600      ;
+--------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.679 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 5.046      ;
; 14.702 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 5.012      ;
; 14.725 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 5.000      ;
; 14.733 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 4.993      ;
; 14.734 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.252     ; 5.001      ;
; 14.737 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.159      ;
; 14.753 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 4.970      ;
; 14.761 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 4.964      ;
; 14.764 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1] ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 4.961      ;
; 14.773 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[4]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 4.950      ;
; 14.773 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.949      ;
; 14.784 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.938      ;
; 14.794 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.277     ; 4.916      ;
; 14.812 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 4.914      ;
; 14.820 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.076      ;
; 14.832 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 4.893      ;
; 14.835 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 5.062      ;
; 14.837 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 4.889      ;
; 14.843 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0] ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 4.882      ;
; 14.848 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.047      ;
; 14.849 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 4.875      ;
; 14.851 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.044      ;
; 14.855 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 4.868      ;
; 14.860 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[5] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 4.864      ;
; 14.863 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.033      ;
; 14.866 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.030      ;
; 14.872 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 4.841      ;
; 14.883 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.839      ;
; 14.883 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 4.830      ;
; 14.886 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.836      ;
; 14.895 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 4.829      ;
; 14.903 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 4.822      ;
; 14.904 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 4.830      ;
; 14.906 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 4.818      ;
; 14.907 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.988      ;
; 14.914 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 4.811      ;
; 14.915 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.807      ;
; 14.915 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 4.819      ;
; 14.917 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.272     ; 4.798      ;
; 14.918 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.977      ;
; 14.930 ; UK101keyboard:u9|keys[2][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.966      ;
; 14.934 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.788      ;
; 14.941 ; UK101keyboard:u9|keys[6][4]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.966      ;
; 14.943 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[4]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.779      ;
; 14.950 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 4.764      ;
; 14.954 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[4]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.768      ;
; 14.958 ; UK101keyboard:u9|keys[2][1]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.937      ;
; 14.961 ; UK101keyboard:u9|keys[2][1]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.934      ;
; 14.964 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 4.745      ;
; 14.967 ; UK101keyboard:u9|keys[1][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.940      ;
; 14.973 ; UK101keyboard:u9|keys[6][3]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.923      ;
; 14.973 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3] ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 4.752      ;
; 14.974 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 4.751      ;
; 14.975 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 4.734      ;
; 14.981 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1] ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 4.745      ;
; 14.983 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 4.730      ;
; 14.987 ; UK101keyboard:u9|keys[6][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 4.910      ;
; 14.990 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.905      ;
; 14.993 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 4.732      ;
; 14.995 ; UK101keyboard:u9|keys[1][1]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.911      ;
; 14.998 ; UK101keyboard:u9|keys[1][1]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.908      ;
; 15.001 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.894      ;
; 15.001 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 4.722      ;
; 15.005 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 4.709      ;
; 15.005 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.891      ;
; 15.006 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 4.718      ;
; 15.007 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 4.718      ;
; 15.011 ; UK101keyboard:u9|keys[5][3]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.899      ;
; 15.016 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.880      ;
; 15.018 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[4] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 4.707      ;
; 15.022 ; UK101keyboard:u9|keys[7][3]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.874      ;
; 15.025 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 4.688      ;
; 15.025 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.697      ;
; 15.025 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 4.701      ;
; 15.036 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.686      ;
; 15.044 ; UK101keyboard:u9|keys[7][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 4.853      ;
; 15.045 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[2] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 4.680      ;
; 15.047 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 4.662      ;
; 15.048 ; UK101keyboard:u9|keys[1][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 4.849      ;
; 15.048 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[3] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 4.676      ;
; 15.056 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[1] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.262     ; 4.669      ;
; 15.058 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 4.651      ;
; 15.060 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated|q_a[0] ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.261     ; 4.666      ;
; 15.068 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.828      ;
; 15.068 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.654      ;
; 15.069 ; UK101keyboard:u9|keys[4][3]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.841      ;
; 15.073 ; UK101keyboard:u9|keys[3][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 4.827      ;
; 15.080 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a6~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 4.633      ;
; 15.083 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 4.814      ;
; 15.087 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.274     ; 4.626      ;
; 15.087 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 4.627      ;
; 15.093 ; UK101keyboard:u9|keys[2][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.814      ;
; 15.096 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[4]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.626      ;
; 15.098 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.273     ; 4.616      ;
; 15.100 ; UK101keyboard:u9|keys[2][1]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.795      ;
; 15.101 ; UK101keyboard:u9|keys[3][1]                                                                                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.798      ;
; 15.103 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 4.620      ;
; 15.104 ; UK101keyboard:u9|keys[3][1]                                                                                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 4.795      ;
; 15.111 ; UK101keyboard:u9|keys[6][4]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.795      ;
; 15.111 ; UK101keyboard:u9|keys[2][1]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 4.784      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.104 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.299      ; 1.487      ;
; 0.104 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.299      ; 1.487      ;
; 0.104 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.299      ; 1.487      ;
; 0.153 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.303      ; 1.540      ;
; 0.186 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.486      ; 1.683      ;
; 0.204 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.300      ; 1.588      ;
; 0.231 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.307      ; 1.622      ;
; 0.243 ; T65:CPU|X[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.300      ; 1.627      ;
; 0.269 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.277 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.398      ;
; 0.289 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.307      ; 1.680      ;
; 0.292 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.818      ;
; 0.293 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.419      ; 1.816      ;
; 0.295 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.821      ;
; 0.295 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.821      ;
; 0.296 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.822      ;
; 0.297 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.823      ;
; 0.302 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.828      ;
; 0.302 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.828      ;
; 0.306 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.337      ; 1.747      ;
; 0.312 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.419      ; 1.835      ;
; 0.313 ; T65:CPU|DL[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.317 ; T65:CPU|DL[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.423      ; 1.846      ;
; 0.319 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.423      ; 1.846      ;
; 0.339 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.423      ; 1.866      ;
; 0.340 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.460      ;
; 0.341 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.461      ;
; 0.351 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.471      ;
; 0.351 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.419      ; 1.874      ;
; 0.352 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.419      ; 1.875      ;
; 0.355 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.299      ; 1.738      ;
; 0.355 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.299      ; 1.738      ;
; 0.355 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.299      ; 1.738      ;
; 0.355 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.423      ; 1.882      ;
; 0.374 ; T65:CPU|DL[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.495      ;
; 0.377 ; T65:CPU|PC[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.497      ;
; 0.393 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.675      ;
; 0.397 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.300      ; 1.781      ;
; 0.401 ; T65:CPU|DL[7]                      ; T65:CPU|PC[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.523      ;
; 0.401 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.927      ;
; 0.402 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.928      ;
; 0.403 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.929      ;
; 0.404 ; T65:CPU|Set_Addr_To_r[0]           ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.303      ; 1.791      ;
; 0.404 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.930      ;
; 0.404 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.930      ;
; 0.405 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.931      ;
; 0.405 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.931      ;
; 0.405 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.931      ;
; 0.406 ; T65:CPU|X[2]                       ; kbRowSel[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.480      ; 1.886      ;
; 0.406 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.932      ;
; 0.406 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.932      ;
; 0.407 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.933      ;
; 0.409 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.935      ;
; 0.411 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.937      ;
; 0.411 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.937      ;
; 0.412 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.938      ;
; 0.412 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.938      ;
; 0.412 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.938      ;
; 0.412 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.938      ;
; 0.413 ; T65:CPU|IR[7]                      ; T65:CPU|ALU_Op_r[2]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.533      ;
; 0.413 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.939      ;
; 0.414 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.940      ;
; 0.416 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.537      ;
; 0.419 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.945      ;
; 0.419 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.945      ;
; 0.421 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.542      ;
; 0.422 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.948      ;
; 0.422 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.948      ;
; 0.423 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.949      ;
; 0.424 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.950      ;
; 0.429 ; T65:CPU|PC[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.549      ;
; 0.429 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.955      ;
; 0.429 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.955      ;
; 0.431 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.422      ; 1.957      ;
; 0.438 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.299      ; 1.821      ;
; 0.438 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.299      ; 1.821      ;
; 0.438 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.299      ; 1.821      ;
; 0.438 ; T65:CPU|PC[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.558      ;
; 0.438 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.720      ;
; 0.439 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[0]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.484      ; 1.923      ;
; 0.439 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.299      ; 1.822      ;
; 0.439 ; T65:CPU|AD[0]                      ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.299      ; 1.822      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.147 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.472      ;
; 0.154 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.480      ;
; 0.158 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.483      ;
; 0.159 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.484      ;
; 0.160 ; bufferedUART:UART|rxCurrentByteBuffer[4]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.485      ;
; 0.167 ; bufferedUART:UART|rxInPointer[3]            ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.490      ;
; 0.173 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.498      ;
; 0.175 ; bufferedUART:UART|rxCurrentByteBuffer[0]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.500      ;
; 0.176 ; bufferedUART:UART|rxInPointer[0]            ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.499      ;
; 0.186 ; bufferedUART:UART|rxBitCount[2]             ; bufferedUART:UART|rxBitCount[2]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[1]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][6]                 ; UK101keyboard:u9|keys[6][6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][1]                 ; UK101keyboard:u9|keys[6][1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][1]                 ; UK101keyboard:u9|keys[7][1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][1]                 ; UK101keyboard:u9|keys[2][1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txByteSent                ; bufferedUART:UART|txByteSent                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][7]                 ; UK101keyboard:u9|keys[7][7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][3]                 ; UK101keyboard:u9|keys[6][3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][3]                 ; UK101keyboard:u9|keys[7][3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][5]                 ; UK101keyboard:u9|keys[6][5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][5]                 ; UK101keyboard:u9|keys[7][5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][5]                 ; UK101keyboard:u9|keys[4][5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][5]                 ; UK101keyboard:u9|keys[1][5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][4]                 ; UK101keyboard:u9|keys[7][4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|release                    ; UK101keyboard:u9|release                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[3]             ; bufferedUART:UART|txBitCount[3]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[2]             ; bufferedUART:UART|txBitCount[2]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[1]             ; bufferedUART:UART|txBitCount[1]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[0]             ; bufferedUART:UART|txBitCount[0]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][0]                 ; UK101keyboard:u9|keys[0][0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][1]                 ; UK101keyboard:u9|keys[0][1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][7]                 ; UK101keyboard:u9|keys[6][7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[6][2]                 ; UK101keyboard:u9|keys[6][2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][2]                 ; UK101keyboard:u9|keys[2][2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxdFiltered               ; bufferedUART:UART|rxdFiltered                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][4]                 ; UK101keyboard:u9|keys[3][4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][4]                 ; UK101keyboard:u9|keys[2][4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][4]                 ; UK101keyboard:u9|keys[1][4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][4]                 ; UK101keyboard:u9|keys[5][4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][4]                 ; UK101keyboard:u9|keys[4][4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][6]                 ; UK101keyboard:u9|keys[2][6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][6]                 ; UK101keyboard:u9|keys[3][6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][6]                 ; UK101keyboard:u9|keys[4][6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][6]                 ; UK101keyboard:u9|keys[5][6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][6]                 ; UK101keyboard:u9|keys[1][6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][6]                 ; UK101keyboard:u9|keys[0][6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][6]                 ; UK101keyboard:u9|keys[7][6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][1]                 ; UK101keyboard:u9|keys[1][1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][1]                 ; UK101keyboard:u9|keys[3][1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][1]                 ; UK101keyboard:u9|keys[4][1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][7]                 ; UK101keyboard:u9|keys[2][7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][7]                 ; UK101keyboard:u9|keys[3][7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][7]                 ; UK101keyboard:u9|keys[1][7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][7]                 ; UK101keyboard:u9|keys[4][7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][7]                 ; UK101keyboard:u9|keys[5][7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][3]                 ; UK101keyboard:u9|keys[2][3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][3]                 ; UK101keyboard:u9|keys[3][3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][3]                 ; UK101keyboard:u9|keys[5][3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][3]                 ; UK101keyboard:u9|keys[4][3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][3]                 ; UK101keyboard:u9|keys[1][3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][5]                 ; UK101keyboard:u9|keys[5][5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][5]                 ; UK101keyboard:u9|keys[2][5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][5]                 ; UK101keyboard:u9|keys[3][5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][2]                 ; UK101keyboard:u9|keys[0][2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][2]                 ; UK101keyboard:u9|keys[7][2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][2]                 ; UK101keyboard:u9|keys[3][2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][2]                 ; UK101keyboard:u9|keys[4][2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][2]                 ; UK101keyboard:u9|keys[1][2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][4]                 ; UK101keyboard:u9|keys[6][4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; bufferedUART:UART|rxInPointer[1]            ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.514      ;
; 0.193 ; bufferedUART:UART|rxBitCount[0]             ; bufferedUART:UART|rxBitCount[0]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; serialClkCount[1]                           ; serialClkCount[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.199 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]   ; UK101keyboard:u9|ps2_intf:ps2|DATA[3]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[2]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.322      ;
; 0.203 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.323      ;
; 0.205 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.212 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.332      ;
; 0.236 ; UK101keyboard:u9|release                    ; UK101keyboard:u9|keys[4][5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.357      ;
; 0.237 ; UK101keyboard:u9|release                    ; UK101keyboard:u9|keys[7][1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.358      ;
; 0.237 ; UK101keyboard:u9|release                    ; UK101keyboard:u9|keys[7][3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.358      ;
; 0.252 ; bufferedUART:UART|txState.stopBit           ; bufferedUART:UART|txState.idle                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.373      ;
; 0.258 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in    ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; bufferedUART:UART|rxState.stopBit           ; bufferedUART:UART|rxState.idle                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.379      ;
; 0.260 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.380      ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.276 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.309 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.312 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.322 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.322 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.323 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.444      ;
; 0.325 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.445      ;
; 0.328 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.448      ;
; 0.331 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.452      ;
; 0.350 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.470      ;
; 0.373 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.493      ;
; 0.383 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.503      ;
; 0.445 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.565      ;
; 0.448 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.770      ;
; 0.459 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.462 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.465 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.467 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.471 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.592      ;
; 0.474 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.595      ;
; 0.474 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.474 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.474 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.475 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.476 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.477 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.598      ;
; 0.477 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.478 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.599      ;
; 0.478 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.480 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.601      ;
; 0.481 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.602      ;
; 0.481 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.602      ;
; 0.483 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.604      ;
; 0.484 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.605      ;
; 0.504 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.624      ;
; 0.508 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.522 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.525 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.528 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.530 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.537 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.539 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.661      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.541 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.661      ;
; 0.543 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.543 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.664      ;
; 0.543 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.544 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.665      ;
; 0.546 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.667      ;
; 0.547 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.668      ;
; 0.547 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.668      ;
; 0.549 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.670      ;
; 0.586 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.915      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.588 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.588 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.591 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.591 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.712      ;
; 0.594 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.715      ;
; 0.594 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.715      ;
; 0.594 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.715      ;
; 0.594 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.715      ;
; 0.594 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.715      ;
; 0.594 ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|UK101TextDisplay_svga_800x600:u6|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.715      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.450 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.500      ;
; 17.724 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.045     ; 2.218      ;
; 17.724 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.045     ; 2.218      ;
; 17.724 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.045     ; 2.218      ;
; 17.724 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.045     ; 2.218      ;
; 17.724 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.045     ; 2.218      ;
; 17.724 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.045     ; 2.218      ;
; 17.749 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.194      ;
; 17.749 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.194      ;
; 17.749 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.194      ;
; 18.559 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.391      ;
; 18.559 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.391      ;
; 18.559 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.391      ;
; 18.559 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.391      ;
; 18.559 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.391      ;
; 18.559 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.391      ;
; 18.559 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.391      ;
; 18.732 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.218      ;
; 18.732 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.218      ;
; 18.732 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.218      ;
; 18.732 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.218      ;
; 18.732 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.218      ;
; 18.732 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.218      ;
; 19.055 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.896      ;
; 19.055 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.896      ;
; 19.055 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.896      ;
; 19.055 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.896      ;
; 19.055 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.896      ;
; 19.055 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.896      ;
; 19.055 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.896      ;
; 19.055 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.896      ;
; 19.055 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.896      ;
; 19.055 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.896      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 18.956 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.182      ; 2.213      ;
; 18.956 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.182      ; 2.213      ;
; 18.956 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.182      ; 2.213      ;
; 18.956 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.182      ; 2.213      ;
; 18.956 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.182      ; 2.213      ;
; 18.956 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.182      ; 2.213      ;
; 18.975 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.182      ; 2.194      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.383 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.418      ; 1.905      ;
; 0.393 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.418      ; 1.915      ;
; 0.393 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.418      ; 1.915      ;
; 0.393 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.418      ; 1.915      ;
; 0.393 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.418      ; 1.915      ;
; 0.393 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.418      ; 1.915      ;
; 0.393 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.418      ; 1.915      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.669 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.791      ;
; 0.936 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.065      ;
; 0.936 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.065      ;
; 0.936 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.065      ;
; 0.936 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.065      ;
; 0.936 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.065      ;
; 0.936 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.065      ;
; 1.078 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.207      ;
; 1.784 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.905      ;
; 1.784 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.905      ;
; 1.784 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.905      ;
; 1.797 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.918      ;
; 1.797 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.918      ;
; 1.797 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.918      ;
; 1.797 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.918      ;
; 1.797 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.918      ;
; 1.797 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.918      ;
; 2.036 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 2.165      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; -6.961 ; 0.104 ; 14.629   ; 0.383   ; 9.423               ;
;  clk                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -6.961 ; 0.276 ; N/A      ; N/A     ; 19.196              ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 7.492  ; 0.104 ; 17.950   ; 0.383   ; 499.575             ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; -0.883 ; 0.147 ; 14.629   ; 0.669   ; 9.717               ;
; Design-wide TNS                                  ; -8.622 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -6.961 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; -1.661 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[7]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[8]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[9]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[10]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[11]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[12]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[13]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[14]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[15]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[16]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VoutVect[17]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUZZER            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; switch0                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; switch1                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; switch2                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; n_reset                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; rxd                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2Data                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2Clk                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; rts               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[16]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[17]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED1              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED2              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED4              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; rts               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; VoutVect[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[16]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VoutVect[17]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED1              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED2              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED4              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; rts               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; VoutVect[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VoutVect[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; VoutVect[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VoutVect[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; VoutVect[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; VoutVect[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VoutVect[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; VoutVect[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[16]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VoutVect[17]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED1              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED2              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED4              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1756     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1131     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1501988  ; 108      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 990      ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 3592     ; 69       ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2451     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1756     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1131     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1501988  ; 108      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 990      ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 3592     ; 69       ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2451     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 190   ; 190  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; clk                                             ; clk                                             ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; VoutVect[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; VoutVect[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VoutVect[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 01 22:51:24 2019
Info: Command: quartus_sta uk101 -c uk101
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uk101.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 41 -multiply_by 21 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[1]} {pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[2]} {pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.961
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.961              -6.961 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.883              -1.661 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.492               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.431               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.688               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.629               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    17.950               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.927               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.616               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.718               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.858               0.000 clk 
    Info (332119):    19.220               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.655               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.512
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.512              -6.512 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.826              -1.557 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.303               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.195               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.641               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.907
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.907               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    17.951               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.822
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.822               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.452               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.717               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.855               0.000 clk 
    Info (332119):    19.196               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.575               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.613
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.613              -2.613 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.063               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    14.679               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.104
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.104               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.147               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.276               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.450
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.450               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    18.956               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.669               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):     9.733               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.299               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.706               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 646 megabytes
    Info: Processing ended: Wed May 01 22:51:31 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


