abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 3635562890
maxLevel = 1
[109168] is replaced by [113076] with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit appNtk/c5315_1_0_2443_47.5.blif
time = 9036288 us
--------------- round 2 ---------------
seed = 241626013
maxLevel = 1
[116526] is replaced by [112733] with inverter with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit appNtk/c5315_2_0_2432_47.5.blif
time = 17178236 us
--------------- round 3 ---------------
seed = 3051265582
maxLevel = 1
[108980] is replaced by [112698] with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit appNtk/c5315_3_0_2429_47.5.blif
time = 25271540 us
--------------- round 4 ---------------
seed = 2368878853
maxLevel = 1
[117729] is replaced by [112845] with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit appNtk/c5315_4_0_2426_47.5.blif
time = 33331613 us
--------------- round 5 ---------------
seed = 3816883350
maxLevel = 1
[108950] is replaced by [112912] with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit appNtk/c5315_5_0_2424_47.5.blif
time = 41385276 us
--------------- round 6 ---------------
seed = 1253425722
maxLevel = 1
[108949] is replaced by [112897] with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit appNtk/c5315_6_0_2421_47.5.blif
time = 49440496 us
--------------- round 7 ---------------
seed = 2706365509
maxLevel = 1
[113125] is replaced by [176607] with inverter with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 958
output circuit appNtk/c5315_7_0_2419_47.5.blif
time = 57511603 us
--------------- round 8 ---------------
seed = 1886803428
maxLevel = 1
[117053] is replaced by [112609] with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit appNtk/c5315_8_0_2417_47.5.blif
time = 65573154 us
--------------- round 9 ---------------
seed = 1043454341
maxLevel = 1
[108978] is replaced by 324 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit appNtk/c5315_9_0_2415_47.5.blif
time = 73625869 us
--------------- round 10 ---------------
seed = 3724456943
maxLevel = 1
[109012] is replaced by 218 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit appNtk/c5315_10_0_2413_47.5.blif
time = 81660080 us
--------------- round 11 ---------------
seed = 465740350
maxLevel = 1
[117015] is replaced by 583 with inverter with estimated error 0
error = 0
area = 2412
delay = 47.4
#gates = 955
output circuit appNtk/c5315_11_0_2412_47.4.blif
time = 89699863 us
--------------- round 12 ---------------
seed = 3758514537
maxLevel = 1
[108968] is replaced by 234 with estimated error 0
error = 0
area = 2410
delay = 47.4
#gates = 954
output circuit appNtk/c5315_12_0_2410_47.4.blif
time = 97715910 us
--------------- round 13 ---------------
seed = 718133957
maxLevel = 1
[108952] is replaced by 341 with estimated error 0
error = 0
area = 2408
delay = 47.4
#gates = 953
output circuit appNtk/c5315_13_0_2408_47.4.blif
time = 105720472 us
--------------- round 14 ---------------
seed = 307435475
maxLevel = 1
[108972] is replaced by 210 with estimated error 0
error = 0
area = 2406
delay = 47.4
#gates = 952
output circuit appNtk/c5315_14_0_2406_47.4.blif
time = 113696755 us
--------------- round 15 ---------------
seed = 1584566763
maxLevel = 1
[117019] is replaced by 566 with inverter with estimated error 0
error = 0
area = 2405
delay = 47.4
#gates = 952
output circuit appNtk/c5315_15_0_2405_47.4.blif
time = 121636984 us
--------------- round 16 ---------------
seed = 214175616
maxLevel = 1
[108962] is replaced by 281 with estimated error 0
error = 0
area = 2403
delay = 47.4
#gates = 951
output circuit appNtk/c5315_16_0_2403_47.4.blif
time = 129571508 us
--------------- round 17 ---------------
seed = 2957585008
maxLevel = 1
[108970] is replaced by 218 with estimated error 0
error = 0
area = 2401
delay = 47.4
#gates = 950
output circuit appNtk/c5315_17_0_2401_47.4.blif
time = 137505376 us
--------------- round 18 ---------------
seed = 2376069100
maxLevel = 1
[115243] is replaced by [112733] with estimated error 0
error = 0
area = 2400
delay = 47.4
#gates = 949
output circuit appNtk/c5315_18_0_2400_47.4.blif
time = 145412146 us
--------------- round 19 ---------------
seed = 2219179936
maxLevel = 1
[108966] is replaced by 273 with estimated error 0
error = 0
area = 2398
delay = 47.4
#gates = 948
output circuit appNtk/c5315_19_0_2398_47.4.blif
time = 153336639 us
--------------- round 20 ---------------
seed = 80261549
maxLevel = 1
[109005] is replaced by 351 with estimated error 0
error = 0
area = 2396
delay = 47.4
#gates = 947
output circuit appNtk/c5315_20_0_2396_47.4.blif
time = 161225324 us
--------------- round 21 ---------------
seed = 363885022
maxLevel = 1
[108953] is replaced by 316 with estimated error 0
error = 0
area = 2394
delay = 47.4
#gates = 946
output circuit appNtk/c5315_21_0_2394_47.4.blif
time = 169096128 us
--------------- round 22 ---------------
seed = 2817136216
maxLevel = 1
[108964] is replaced by 265 with estimated error 0
error = 0
area = 2392
delay = 47.4
#gates = 945
output circuit appNtk/c5315_22_0_2392_47.4.blif
time = 176965014 us
--------------- round 23 ---------------
seed = 2246801142
maxLevel = 1
[108960] is replaced by 226 with estimated error 0
error = 0
area = 2390
delay = 47.4
#gates = 944
output circuit appNtk/c5315_23_0_2390_47.4.blif
time = 184834952 us
--------------- round 24 ---------------
seed = 1522834547
maxLevel = 1
[115837] is replaced by [112629] with estimated error 0
error = 0
area = 2389
delay = 47.4
#gates = 943
output circuit appNtk/c5315_24_0_2389_47.4.blif
time = 192749310 us
--------------- round 25 ---------------
seed = 530397240
maxLevel = 1
[108976] is replaced by 257 with estimated error 0
error = 0
area = 2387
delay = 47.4
#gates = 942
output circuit appNtk/c5315_25_0_2387_47.4.blif
time = 200575681 us
--------------- round 26 ---------------
seed = 3220505952
maxLevel = 1
[108973] is replaced by 206 with estimated error 0
error = 0
area = 2385
delay = 47.4
#gates = 941
output circuit appNtk/c5315_26_0_2385_47.4.blif
time = 208395165 us
--------------- round 27 ---------------
seed = 1837463324
maxLevel = 1
[108957] is replaced by 308 with estimated error 0
error = 0
area = 2383
delay = 47.4
#gates = 940
output circuit appNtk/c5315_27_0_2383_47.4.blif
time = 216180451 us
--------------- round 28 ---------------
seed = 3615811461
maxLevel = 1
[108956] is replaced by 351 with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit appNtk/c5315_28_0_2381_47.4.blif
time = 223983467 us
--------------- round 29 ---------------
seed = 2002733641
maxLevel = 1
[112877] is replaced by [116403] with estimated error 0.00072
error = 0.00072
area = 2371
delay = 47.4
#gates = 935
output circuit appNtk/c5315_29_0.00072_2371_47.4.blif
time = 231764159 us
--------------- round 30 ---------------
seed = 1535502120
maxLevel = 1
[112894] is replaced by [116408] with estimated error 0.00189
error = 0.00189
area = 2362
delay = 47.4
#gates = 932
output circuit appNtk/c5315_30_0.00189_2362_47.4.blif
time = 239488703 us
--------------- round 31 ---------------
seed = 3216858462
maxLevel = 1
7703 is replaced by zero with estimated error 0.00455
error = 0.00455
area = 2351
delay = 47.4
#gates = 928
output circuit appNtk/c5315_31_0.00455_2351_47.4.blif
time = 247183518 us
--------------- round 32 ---------------
seed = 2200894987
maxLevel = 1
[112878] is replaced by [117801] with inverter with estimated error 0.00595
error = 0.00595
area = 2346
delay = 47.4
#gates = 927
output circuit appNtk/c5315_32_0.00595_2346_47.4.blif
time = 254749524 us
--------------- round 33 ---------------
seed = 1779045736
maxLevel = 1
7503 is replaced by zero with estimated error 0.00547
error = 0.00547
area = 2343
delay = 47.4
#gates = 926
output circuit appNtk/c5315_33_0.00547_2343_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 262332314 us
--------------- round 34 ---------------
seed = 2496786195
maxLevel = 1
[116404] is replaced by zero with estimated error 0.00614
error = 0.00614
area = 2336
delay = 47.4
#gates = 923
output circuit appNtk/c5315_34_0.00614_2336_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 269887135 us
--------------- round 35 ---------------
seed = 2740780292
maxLevel = 1
6641 is replaced by zero with estimated error 0.00574
error = 0.00574
area = 2335
delay = 47.4
#gates = 922
output circuit appNtk/c5315_35_0.00574_2335_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 277339941 us
--------------- round 36 ---------------
seed = 1247886144
maxLevel = 1
6648 is replaced by zero with estimated error 0.00612
error = 0.00612
area = 2334
delay = 47.4
#gates = 921
output circuit appNtk/c5315_36_0.00612_2334_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 284854747 us
--------------- round 37 ---------------
seed = 4204656113
maxLevel = 1
7504 is replaced by [116409] with estimated error 0.00702
error = 0.00702
area = 2331
delay = 47.4
#gates = 920
output circuit appNtk/c5315_37_0.00702_2331_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 292323859 us
--------------- round 38 ---------------
seed = 3908934333
maxLevel = 1
[116409] is replaced by zero with estimated error 0.00851
error = 0.00851
area = 2324
delay = 47.4
#gates = 917
output circuit appNtk/c5315_38_0.00851_2324_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 299743844 us
--------------- round 39 ---------------
seed = 1599758097
maxLevel = 1
6646 is replaced by zero with estimated error 0.00794
error = 0.00794
area = 2323
delay = 47.4
#gates = 916
output circuit appNtk/c5315_39_0.00794_2323_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 307072135 us
--------------- round 40 ---------------
seed = 1089607855
maxLevel = 1
6643 is replaced by zero with estimated error 0.00795
error = 0.00795
area = 2322
delay = 47.4
#gates = 915
output circuit appNtk/c5315_40_0.00795_2322_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 315818055 us
--------------- round 41 ---------------
seed = 2288148441
maxLevel = 1
[116200] is replaced by [112799] with estimated error 0.01148
error = 0.01148
area = 2315
delay = 47.4
#gates = 913
output circuit appNtk/c5315_41_0.01148_2315_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 323983167 us
--------------- round 42 ---------------
seed = 4096346483
maxLevel = 1
[117017] is replaced by [115618] with estimated error 0.01107
error = 0.01107
area = 2313
delay = 47.4
#gates = 912
output circuit appNtk/c5315_42_0.01107_2313_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 331286766 us
--------------- round 43 ---------------
seed = 2076299278
maxLevel = 1
[115754] is replaced by [112774] with estimated error 0.01144
error = 0.01144
area = 2312
delay = 47.4
#gates = 911
output circuit appNtk/c5315_43_0.01144_2312_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 338554107 us
--------------- round 44 ---------------
seed = 3636536035
maxLevel = 1
[115759] is replaced by [112774] with estimated error 0.01213
error = 0.01213
area = 2310
delay = 47.4
#gates = 910
output circuit appNtk/c5315_44_0.01213_2310_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 345832231 us
--------------- round 45 ---------------
seed = 41117471
maxLevel = 1
[112870] is replaced by [116417] with estimated error 0.01424
error = 0.01424
area = 2306
delay = 47.4
#gates = 909
output circuit appNtk/c5315_45_0.01424_2306_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 353056213 us
--------------- round 46 ---------------
seed = 1139688821
maxLevel = 1
[117021] is replaced by [116417] with estimated error 0.01482
error = 0.01482
area = 2304
delay = 47.4
#gates = 908
output circuit appNtk/c5315_46_0.01482_2304_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 360258290 us
--------------- round 47 ---------------
seed = 4220937619
maxLevel = 1
[116642] is replaced by one with estimated error 0.01513
error = 0.01513
area = 2302
delay = 47.4
#gates = 907
output circuit appNtk/c5315_47_0.01513_2302_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 367464259 us
--------------- round 48 ---------------
seed = 758680746
maxLevel = 1
[116221] is replaced by [116366] with estimated error 0.0451
error = 0.0451
area = 2298
delay = 47.4
#gates = 905
output circuit appNtk/c5315_48_0.0451_2298_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 374622347 us
--------------- round 49 ---------------
seed = 254471704
maxLevel = 1
[113112] is replaced by [115724] with estimated error 0.04685
error = 0.04685
area = 2297
delay = 47.4
#gates = 904
output circuit appNtk/c5315_49_0.04685_2297_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 381707228 us
--------------- round 50 ---------------
seed = 1656024006
maxLevel = 1
[113113] is replaced by [117217] with estimated error 0.04909
error = 0.04909
area = 2291
delay = 47.4
#gates = 902
output circuit appNtk/c5315_50_0.04909_2291_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 388808050 us
--------------- round 51 ---------------
seed = 3846665147
maxLevel = 1
[116600] is replaced by [116598] with estimated error 0.04889
error = 0.04889
area = 2290
delay = 47.4
#gates = 901
output circuit appNtk/c5315_51_0.04889_2290_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 395851360 us
--------------- round 52 ---------------
seed = 3037365545
maxLevel = 1
exceed error bound
