DECL|MS_ADDR|member|__IM uint32_t MS_ADDR; /*!< 0x00000020 Master region, base address */
DECL|MS_ADDR|member|__IM uint32_t MS_ADDR; /*!< 0x00000020 Master region, base address */
DECL|MS_ATT0|member|__IOM uint32_t MS_ATT0; /*!< 0x00000030 Master attributes 0 */
DECL|MS_ATT0|member|__IOM uint32_t MS_ATT0; /*!< 0x00000030 Master attributes 0 */
DECL|MS_ATT1|member|__IOM uint32_t MS_ATT1; /*!< 0x00000034 Master attributes 1 */
DECL|MS_ATT1|member|__IOM uint32_t MS_ATT1; /*!< 0x00000034 Master attributes 1 */
DECL|MS_ATT2|member|__IOM uint32_t MS_ATT2; /*!< 0x00000038 Master attributes 2 */
DECL|MS_ATT2|member|__IOM uint32_t MS_ATT2; /*!< 0x00000038 Master attributes 2 */
DECL|MS_ATT3|member|__IOM uint32_t MS_ATT3; /*!< 0x0000003C Master attributes 3 */
DECL|MS_ATT3|member|__IOM uint32_t MS_ATT3; /*!< 0x0000003C Master attributes 3 */
DECL|MS_SIZE|member|__IM uint32_t MS_SIZE; /*!< 0x00000024 Master region, size */
DECL|MS_SIZE|member|__IM uint32_t MS_SIZE; /*!< 0x00000024 Master region, size */
DECL|PERI_MS_PPU_FX_V2_MS_ADDR_ADDR26_Msk|macro|PERI_MS_PPU_FX_V2_MS_ADDR_ADDR26_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ADDR_ADDR26_Pos|macro|PERI_MS_PPU_FX_V2_MS_ADDR_ADDR26_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_NS_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_NS_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_NS_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_NS_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_PR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_PR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_PR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_PR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_PW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_PW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_PW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_PW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_UR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_UR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_UR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_UR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_UW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_UW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_UW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC0_UW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_NS_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_NS_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_NS_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_NS_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_PR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_PR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_PR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_PR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_PW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_PW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_PW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_PW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_UR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_UR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_UR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_UR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_UW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_UW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_UW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC1_UW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_NS_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_NS_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_NS_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_NS_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_PR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_PR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_PR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_PR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_PW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_PW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_PW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_PW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_UR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_UR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_UR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_UR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_UW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_UW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_UW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC2_UW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_NS_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_NS_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_NS_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_NS_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_PR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_PR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_PR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_PR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_PW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_PW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_PW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_PW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_UR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_UR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_UR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_UR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_UW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_UW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_UW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT0_PC3_UW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_NS_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_NS_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_NS_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_NS_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_PR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_PR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_PR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_PR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_PW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_PW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_PW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_PW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_UR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_UR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_UR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_UR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_UW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_UW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_UW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC4_UW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_NS_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_NS_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_NS_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_NS_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_PR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_PR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_PR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_PR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_PW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_PW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_PW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_PW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_UR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_UR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_UR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_UR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_UW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_UW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_UW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC5_UW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_NS_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_NS_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_NS_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_NS_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_PR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_PR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_PR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_PR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_PW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_PW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_PW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_PW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_UR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_UR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_UR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_UR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_UW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_UW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_UW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC6_UW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_NS_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_NS_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_NS_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_NS_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_PR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_PR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_PR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_PR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_PW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_PW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_PW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_PW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_UR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_UR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_UR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_UR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_UW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_UW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_UW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT1_PC7_UW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_NS_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_NS_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_NS_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_NS_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_PR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_PR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_PR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_PR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_PW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_PW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_PW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_PW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_UR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_UR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_UR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_UR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_UW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_UW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_UW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC10_UW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_NS_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_NS_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_NS_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_NS_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_PR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_PR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_PR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_PR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_PW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_PW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_PW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_PW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_UR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_UR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_UR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_UR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_UW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_UW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_UW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC11_UW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_NS_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_NS_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_NS_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_NS_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_PR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_PR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_PR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_PR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_PW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_PW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_PW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_PW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_UR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_UR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_UR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_UR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_UW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_UW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_UW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC8_UW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_NS_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_NS_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_NS_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_NS_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_PR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_PR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_PR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_PR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_PW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_PW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_PW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_PW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_UR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_UR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_UR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_UR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_UW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_UW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_UW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT2_PC9_UW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_NS_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_NS_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_NS_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_NS_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_PR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_PR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_PR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_PR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_PW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_PW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_PW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_PW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_UR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_UR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_UR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_UR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_UW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_UW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_UW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC12_UW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_NS_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_NS_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_NS_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_NS_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_PR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_PR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_PR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_PR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_PW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_PW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_PW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_PW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_UR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_UR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_UR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_UR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_UW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_UW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_UW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC13_UW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_NS_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_NS_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_NS_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_NS_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_PR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_PR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_PR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_PR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_PW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_PW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_PW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_PW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_UR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_UR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_UR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_UR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_UW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_UW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_UW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC14_UW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_NS_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_NS_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_NS_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_NS_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_PR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_PR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_PR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_PR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_PW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_PW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_PW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_PW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_UR_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_UR_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_UR_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_UR_Pos
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_UW_Msk|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_UW_Msk
DECL|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_UW_Pos|macro|PERI_MS_PPU_FX_V2_MS_ATT3_PC15_UW_Pos
DECL|PERI_MS_PPU_FX_V2_MS_SIZE_REGION_SIZE_Msk|macro|PERI_MS_PPU_FX_V2_MS_SIZE_REGION_SIZE_Msk
DECL|PERI_MS_PPU_FX_V2_MS_SIZE_REGION_SIZE_Pos|macro|PERI_MS_PPU_FX_V2_MS_SIZE_REGION_SIZE_Pos
DECL|PERI_MS_PPU_FX_V2_MS_SIZE_VALID_Msk|macro|PERI_MS_PPU_FX_V2_MS_SIZE_VALID_Msk
DECL|PERI_MS_PPU_FX_V2_MS_SIZE_VALID_Pos|macro|PERI_MS_PPU_FX_V2_MS_SIZE_VALID_Pos
DECL|PERI_MS_PPU_FX_V2_SECTION_SIZE|macro|PERI_MS_PPU_FX_V2_SECTION_SIZE
DECL|PERI_MS_PPU_FX_V2_SL_ADDR_ADDR30_Msk|macro|PERI_MS_PPU_FX_V2_SL_ADDR_ADDR30_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ADDR_ADDR30_Pos|macro|PERI_MS_PPU_FX_V2_SL_ADDR_ADDR30_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_NS_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_NS_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_NS_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_NS_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_PR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_PR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_PR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_PR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_PW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_PW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_PW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_PW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_UR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_UR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_UR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_UR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_UW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_UW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_UW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC0_UW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_NS_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_NS_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_NS_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_NS_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_PR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_PR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_PR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_PR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_PW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_PW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_PW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_PW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_UR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_UR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_UR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_UR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_UW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_UW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_UW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC1_UW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_NS_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_NS_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_NS_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_NS_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_PR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_PR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_PR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_PR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_PW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_PW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_PW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_PW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_UR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_UR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_UR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_UR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_UW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_UW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_UW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC2_UW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_NS_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_NS_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_NS_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_NS_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_PR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_PR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_PR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_PR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_PW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_PW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_PW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_PW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_UR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_UR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_UR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_UR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_UW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_UW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_UW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT0_PC3_UW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_NS_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_NS_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_NS_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_NS_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_PR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_PR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_PR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_PR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_PW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_PW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_PW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_PW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_UR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_UR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_UR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_UR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_UW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_UW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_UW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC4_UW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_NS_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_NS_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_NS_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_NS_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_PR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_PR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_PR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_PR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_PW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_PW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_PW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_PW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_UR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_UR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_UR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_UR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_UW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_UW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_UW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC5_UW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_NS_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_NS_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_NS_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_NS_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_PR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_PR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_PR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_PR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_PW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_PW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_PW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_PW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_UR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_UR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_UR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_UR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_UW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_UW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_UW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC6_UW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_NS_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_NS_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_NS_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_NS_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_PR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_PR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_PR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_PR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_PW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_PW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_PW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_PW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_UR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_UR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_UR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_UR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_UW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_UW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_UW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT1_PC7_UW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_NS_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_NS_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_NS_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_NS_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_PR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_PR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_PR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_PR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_PW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_PW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_PW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_PW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_UR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_UR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_UR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_UR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_UW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_UW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_UW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC10_UW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_NS_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_NS_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_NS_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_NS_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_PR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_PR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_PR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_PR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_PW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_PW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_PW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_PW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_UR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_UR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_UR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_UR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_UW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_UW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_UW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC11_UW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_NS_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_NS_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_NS_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_NS_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_PR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_PR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_PR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_PR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_PW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_PW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_PW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_PW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_UR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_UR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_UR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_UR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_UW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_UW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_UW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC8_UW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_NS_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_NS_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_NS_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_NS_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_PR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_PR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_PR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_PR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_PW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_PW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_PW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_PW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_UR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_UR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_UR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_UR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_UW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_UW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_UW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT2_PC9_UW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_NS_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_NS_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_NS_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_NS_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_PR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_PR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_PR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_PR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_PW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_PW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_PW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_PW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_UR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_UR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_UR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_UR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_UW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_UW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_UW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC12_UW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_NS_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_NS_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_NS_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_NS_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_PR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_PR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_PR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_PR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_PW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_PW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_PW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_PW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_UR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_UR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_UR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_UR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_UW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_UW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_UW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC13_UW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_NS_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_NS_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_NS_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_NS_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_PR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_PR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_PR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_PR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_PW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_PW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_PW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_PW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_UR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_UR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_UR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_UR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_UW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_UW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_UW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC14_UW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_NS_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_NS_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_NS_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_NS_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_PR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_PR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_PR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_PR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_PW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_PW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_PW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_PW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_UR_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_UR_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_UR_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_UR_Pos
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_UW_Msk|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_UW_Msk
DECL|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_UW_Pos|macro|PERI_MS_PPU_FX_V2_SL_ATT3_PC15_UW_Pos
DECL|PERI_MS_PPU_FX_V2_SL_SIZE_REGION_SIZE_Msk|macro|PERI_MS_PPU_FX_V2_SL_SIZE_REGION_SIZE_Msk
DECL|PERI_MS_PPU_FX_V2_SL_SIZE_REGION_SIZE_Pos|macro|PERI_MS_PPU_FX_V2_SL_SIZE_REGION_SIZE_Pos
DECL|PERI_MS_PPU_FX_V2_SL_SIZE_VALID_Msk|macro|PERI_MS_PPU_FX_V2_SL_SIZE_VALID_Msk
DECL|PERI_MS_PPU_FX_V2_SL_SIZE_VALID_Pos|macro|PERI_MS_PPU_FX_V2_SL_SIZE_VALID_Pos
DECL|PERI_MS_PPU_FX_V2_Type|typedef|} PERI_MS_PPU_FX_V2_Type; /*!< Size = 64 (0x40) */
DECL|PERI_MS_PPU_PR_V2_MS_ADDR_ADDR26_Msk|macro|PERI_MS_PPU_PR_V2_MS_ADDR_ADDR26_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ADDR_ADDR26_Pos|macro|PERI_MS_PPU_PR_V2_MS_ADDR_ADDR26_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_NS_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_NS_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_NS_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_NS_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_PR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_PR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_PR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_PR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_PW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_PW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_PW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_PW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_UR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_UR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_UR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_UR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_UW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_UW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_UW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC0_UW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_NS_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_NS_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_NS_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_NS_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_PR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_PR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_PR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_PR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_PW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_PW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_PW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_PW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_UR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_UR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_UR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_UR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_UW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_UW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_UW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC1_UW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_NS_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_NS_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_NS_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_NS_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_PR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_PR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_PR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_PR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_PW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_PW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_PW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_PW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_UR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_UR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_UR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_UR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_UW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_UW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_UW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC2_UW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_NS_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_NS_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_NS_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_NS_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_PR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_PR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_PR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_PR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_PW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_PW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_PW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_PW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_UR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_UR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_UR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_UR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_UW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_UW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_UW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT0_PC3_UW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_NS_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_NS_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_NS_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_NS_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_PR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_PR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_PR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_PR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_PW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_PW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_PW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_PW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_UR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_UR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_UR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_UR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_UW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_UW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_UW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC4_UW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_NS_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_NS_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_NS_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_NS_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_PR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_PR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_PR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_PR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_PW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_PW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_PW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_PW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_UR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_UR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_UR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_UR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_UW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_UW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_UW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC5_UW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_NS_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_NS_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_NS_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_NS_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_PR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_PR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_PR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_PR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_PW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_PW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_PW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_PW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_UR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_UR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_UR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_UR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_UW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_UW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_UW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC6_UW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_NS_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_NS_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_NS_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_NS_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_PR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_PR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_PR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_PR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_PW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_PW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_PW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_PW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_UR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_UR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_UR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_UR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_UW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_UW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_UW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT1_PC7_UW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_NS_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_NS_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_NS_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_NS_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_PR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_PR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_PR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_PR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_PW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_PW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_PW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_PW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_UR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_UR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_UR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_UR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_UW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_UW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_UW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC10_UW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_NS_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_NS_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_NS_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_NS_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_PR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_PR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_PR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_PR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_PW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_PW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_PW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_PW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_UR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_UR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_UR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_UR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_UW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_UW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_UW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC11_UW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_NS_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_NS_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_NS_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_NS_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_PR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_PR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_PR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_PR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_PW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_PW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_PW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_PW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_UR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_UR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_UR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_UR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_UW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_UW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_UW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC8_UW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_NS_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_NS_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_NS_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_NS_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_PR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_PR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_PR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_PR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_PW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_PW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_PW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_PW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_UR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_UR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_UR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_UR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_UW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_UW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_UW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT2_PC9_UW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_NS_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_NS_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_NS_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_NS_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_PR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_PR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_PR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_PR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_PW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_PW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_PW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_PW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_UR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_UR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_UR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_UR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_UW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_UW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_UW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC12_UW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_NS_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_NS_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_NS_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_NS_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_PR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_PR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_PR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_PR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_PW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_PW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_PW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_PW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_UR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_UR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_UR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_UR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_UW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_UW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_UW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC13_UW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_NS_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_NS_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_NS_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_NS_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_PR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_PR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_PR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_PR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_PW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_PW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_PW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_PW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_UR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_UR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_UR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_UR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_UW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_UW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_UW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC14_UW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_NS_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_NS_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_NS_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_NS_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_PR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_PR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_PR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_PR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_PW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_PW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_PW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_PW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_UR_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_UR_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_UR_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_UR_Pos
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_UW_Msk|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_UW_Msk
DECL|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_UW_Pos|macro|PERI_MS_PPU_PR_V2_MS_ATT3_PC15_UW_Pos
DECL|PERI_MS_PPU_PR_V2_MS_SIZE_REGION_SIZE_Msk|macro|PERI_MS_PPU_PR_V2_MS_SIZE_REGION_SIZE_Msk
DECL|PERI_MS_PPU_PR_V2_MS_SIZE_REGION_SIZE_Pos|macro|PERI_MS_PPU_PR_V2_MS_SIZE_REGION_SIZE_Pos
DECL|PERI_MS_PPU_PR_V2_MS_SIZE_VALID_Msk|macro|PERI_MS_PPU_PR_V2_MS_SIZE_VALID_Msk
DECL|PERI_MS_PPU_PR_V2_MS_SIZE_VALID_Pos|macro|PERI_MS_PPU_PR_V2_MS_SIZE_VALID_Pos
DECL|PERI_MS_PPU_PR_V2_SECTION_SIZE|macro|PERI_MS_PPU_PR_V2_SECTION_SIZE
DECL|PERI_MS_PPU_PR_V2_SL_ADDR_ADDR30_Msk|macro|PERI_MS_PPU_PR_V2_SL_ADDR_ADDR30_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ADDR_ADDR30_Pos|macro|PERI_MS_PPU_PR_V2_SL_ADDR_ADDR30_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_NS_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_NS_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_NS_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_NS_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_PR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_PR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_PR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_PR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_PW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_PW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_PW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_PW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_UR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_UR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_UR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_UR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_UW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_UW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_UW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC0_UW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_NS_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_NS_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_NS_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_NS_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_PR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_PR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_PR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_PR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_PW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_PW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_PW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_PW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_UR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_UR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_UR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_UR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_UW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_UW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_UW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC1_UW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_NS_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_NS_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_NS_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_NS_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_PR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_PR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_PR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_PR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_PW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_PW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_PW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_PW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_UR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_UR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_UR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_UR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_UW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_UW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_UW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC2_UW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_NS_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_NS_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_NS_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_NS_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_PR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_PR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_PR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_PR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_PW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_PW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_PW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_PW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_UR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_UR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_UR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_UR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_UW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_UW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_UW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT0_PC3_UW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_NS_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_NS_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_NS_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_NS_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_PR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_PR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_PR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_PR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_PW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_PW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_PW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_PW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_UR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_UR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_UR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_UR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_UW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_UW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_UW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC4_UW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_NS_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_NS_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_NS_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_NS_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_PR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_PR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_PR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_PR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_PW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_PW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_PW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_PW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_UR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_UR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_UR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_UR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_UW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_UW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_UW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC5_UW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_NS_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_NS_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_NS_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_NS_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_PR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_PR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_PR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_PR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_PW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_PW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_PW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_PW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_UR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_UR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_UR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_UR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_UW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_UW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_UW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC6_UW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_NS_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_NS_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_NS_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_NS_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_PR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_PR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_PR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_PR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_PW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_PW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_PW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_PW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_UR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_UR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_UR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_UR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_UW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_UW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_UW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT1_PC7_UW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_NS_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_NS_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_NS_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_NS_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_PR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_PR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_PR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_PR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_PW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_PW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_PW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_PW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_UR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_UR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_UR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_UR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_UW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_UW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_UW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC10_UW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_NS_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_NS_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_NS_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_NS_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_PR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_PR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_PR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_PR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_PW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_PW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_PW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_PW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_UR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_UR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_UR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_UR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_UW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_UW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_UW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC11_UW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_NS_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_NS_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_NS_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_NS_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_PR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_PR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_PR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_PR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_PW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_PW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_PW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_PW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_UR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_UR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_UR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_UR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_UW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_UW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_UW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC8_UW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_NS_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_NS_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_NS_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_NS_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_PR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_PR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_PR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_PR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_PW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_PW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_PW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_PW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_UR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_UR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_UR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_UR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_UW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_UW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_UW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT2_PC9_UW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_NS_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_NS_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_NS_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_NS_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_PR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_PR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_PR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_PR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_PW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_PW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_PW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_PW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_UR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_UR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_UR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_UR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_UW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_UW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_UW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC12_UW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_NS_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_NS_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_NS_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_NS_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_PR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_PR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_PR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_PR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_PW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_PW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_PW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_PW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_UR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_UR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_UR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_UR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_UW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_UW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_UW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC13_UW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_NS_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_NS_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_NS_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_NS_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_PR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_PR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_PR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_PR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_PW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_PW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_PW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_PW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_UR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_UR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_UR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_UR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_UW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_UW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_UW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC14_UW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_NS_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_NS_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_NS_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_NS_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_PR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_PR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_PR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_PR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_PW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_PW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_PW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_PW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_UR_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_UR_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_UR_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_UR_Pos
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_UW_Msk|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_UW_Msk
DECL|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_UW_Pos|macro|PERI_MS_PPU_PR_V2_SL_ATT3_PC15_UW_Pos
DECL|PERI_MS_PPU_PR_V2_SL_SIZE_REGION_SIZE_Msk|macro|PERI_MS_PPU_PR_V2_SL_SIZE_REGION_SIZE_Msk
DECL|PERI_MS_PPU_PR_V2_SL_SIZE_REGION_SIZE_Pos|macro|PERI_MS_PPU_PR_V2_SL_SIZE_REGION_SIZE_Pos
DECL|PERI_MS_PPU_PR_V2_SL_SIZE_VALID_Msk|macro|PERI_MS_PPU_PR_V2_SL_SIZE_VALID_Msk
DECL|PERI_MS_PPU_PR_V2_SL_SIZE_VALID_Pos|macro|PERI_MS_PPU_PR_V2_SL_SIZE_VALID_Pos
DECL|PERI_MS_PPU_PR_V2_Type|typedef|} PERI_MS_PPU_PR_V2_Type; /*!< Size = 64 (0x40) */
DECL|PERI_MS_V2_SECTION_SIZE|macro|PERI_MS_V2_SECTION_SIZE
DECL|PERI_MS_V2_Type|typedef|} PERI_MS_V2_Type; /*!< Size = 65536 (0x10000) */
DECL|PPU_FX|member|PERI_MS_PPU_FX_V2_Type PPU_FX[992]; /*!< 0x00000800 Fixed protection structure pair */
DECL|PPU_PR|member|PERI_MS_PPU_PR_V2_Type PPU_PR[32]; /*!< 0x00000000 Programmable protection structure pair */
DECL|RESERVED1|member|__IM uint32_t RESERVED1[2];
DECL|RESERVED1|member|__IM uint32_t RESERVED1[2];
DECL|RESERVED|member|__IM uint32_t RESERVED[2];
DECL|RESERVED|member|__IM uint32_t RESERVED[2];
DECL|SL_ADDR|member|__IM uint32_t SL_ADDR; /*!< 0x00000000 Slave region, base address */
DECL|SL_ADDR|member|__IOM uint32_t SL_ADDR; /*!< 0x00000000 Slave region, base address */
DECL|SL_ATT0|member|__IOM uint32_t SL_ATT0; /*!< 0x00000010 Slave attributes 0 */
DECL|SL_ATT0|member|__IOM uint32_t SL_ATT0; /*!< 0x00000010 Slave attributes 0 */
DECL|SL_ATT1|member|__IOM uint32_t SL_ATT1; /*!< 0x00000014 Slave attributes 1 */
DECL|SL_ATT1|member|__IOM uint32_t SL_ATT1; /*!< 0x00000014 Slave attributes 1 */
DECL|SL_ATT2|member|__IOM uint32_t SL_ATT2; /*!< 0x00000018 Slave attributes 2 */
DECL|SL_ATT2|member|__IOM uint32_t SL_ATT2; /*!< 0x00000018 Slave attributes 2 */
DECL|SL_ATT3|member|__IOM uint32_t SL_ATT3; /*!< 0x0000001C Slave attributes 3 */
DECL|SL_ATT3|member|__IOM uint32_t SL_ATT3; /*!< 0x0000001C Slave attributes 3 */
DECL|SL_SIZE|member|__IM uint32_t SL_SIZE; /*!< 0x00000004 Slave region, size */
DECL|SL_SIZE|member|__IOM uint32_t SL_SIZE; /*!< 0x00000004 Slave region, size */
DECL|_CYIP_PERI_MS_V2_H_|macro|_CYIP_PERI_MS_V2_H_
