
*** Running vivado
    with args -log block_ram.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source block_ram.tcl -notrace


****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source block_ram.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1345.828 ; gain = 0.023 ; free physical = 1407 ; free virtual = 5405
Command: link_design -top block_ram -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'a'
INFO: [Project 1-454] Reading design checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'b'
INFO: [Project 1-454] Reading design checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'c'
INFO: [Project 1-454] Reading design checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila'
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1725.266 ; gain = 0.000 ; free physical = 1045 ; free virtual = 5042
INFO: [Netlist 29-17] Analyzing 1367 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila UUID: 901a5f55-8b29-50a8-8131-f43987f6be78 
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.srcs/constrs_1/new/constraints.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_runs' is not supported in the xdc constraint file. [/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.srcs/constrs_1/new/constraints.xdc:5]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.srcs/constrs_1/new/constraints.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.srcs/constrs_1/new/constraints.xdc:8]
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1919.543 ; gain = 0.000 ; free physical = 922 ; free virtual = 4922
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 648 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 648 instances

13 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1919.543 ; gain = 549.160 ; free physical = 922 ; free virtual = 4922
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1996.383 ; gain = 76.840 ; free physical = 905 ; free virtual = 4906

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.srcs/constrs_1/new/constraints.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e093bc52

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2503.246 ; gain = 506.863 ; free physical = 484 ; free virtual = 4475

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 3509926ddc4836dc.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2812.887 ; gain = 0.000 ; free physical = 881 ; free virtual = 4169
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1a0096189

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2812.887 ; gain = 20.812 ; free physical = 881 ; free virtual = 4169

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1919e119e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2812.887 ; gain = 20.812 ; free physical = 878 ; free virtual = 4166
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 11 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 215b07d14

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2812.887 ; gain = 20.812 ; free physical = 878 ; free virtual = 4167
INFO: [Opt 31-389] Phase Constant propagation created 160 cells and removed 240 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1a7ce4a3b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2812.887 ; gain = 20.812 ; free physical = 878 ; free virtual = 4166
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 1901 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1a7ce4a3b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2844.902 ; gain = 52.828 ; free physical = 877 ; free virtual = 4166
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 2791f8777

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2844.902 ; gain = 52.828 ; free physical = 877 ; free virtual = 4166
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2791f8777

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2844.902 ; gain = 52.828 ; free physical = 877 ; free virtual = 4166
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              11  |                                             66  |
|  Constant propagation         |             160  |             240  |                                             49  |
|  Sweep                        |               0  |              46  |                                           1901  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2844.902 ; gain = 0.000 ; free physical = 877 ; free virtual = 4166
Ending Logic Optimization Task | Checksum: 2791f8777

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2844.902 ; gain = 52.828 ; free physical = 877 ; free virtual = 4166

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.srcs/constrs_1/new/constraints.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 33 newly gated: 0 Total Ports: 72
Ending PowerOpt Patch Enables Task | Checksum: 26127a50a

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 700 ; free virtual = 3991
Ending Power Optimization Task | Checksum: 26127a50a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3108.832 ; gain = 263.930 ; free physical = 700 ; free virtual = 3991

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 26127a50a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 700 ; free virtual = 3991

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 700 ; free virtual = 3991
Ending Netlist Obfuscation Task | Checksum: 1d56d4f1d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 700 ; free virtual = 3991
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 3108.832 ; gain = 1189.289 ; free physical = 700 ; free virtual = 3991
INFO: [runtcl-4] Executing : report_drc -file block_ram_drc_opted.rpt -pb block_ram_drc_opted.pb -rpx block_ram_drc_opted.rpx
Command: report_drc -file block_ram_drc_opted.rpt -pb block_ram_drc_opted.pb -rpx block_ram_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.runs/impl_1/block_ram_drc_opted.rpt.
report_drc completed successfully
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.srcs/constrs_1/new/constraints.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 696 ; free virtual = 3990
INFO: [Common 17-1381] The checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.runs/impl_1/block_ram_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 673 ; free virtual = 3970
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a66ddf91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 673 ; free virtual = 3970
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 673 ; free virtual = 3970

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11aa6db8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 670 ; free virtual = 3971

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 163306ab3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 667 ; free virtual = 3969

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 163306ab3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 667 ; free virtual = 3968
Phase 1 Placer Initialization | Checksum: 163306ab3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 666 ; free virtual = 3968

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b51604b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 660 ; free virtual = 3962

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14b5dcdaf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 659 ; free virtual = 3961

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14b5dcdaf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 659 ; free virtual = 3961

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1ce69fb84

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 643 ; free virtual = 3946

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 207 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 96 nets or LUTs. Breaked 0 LUT, combined 96 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 643 ; free virtual = 3948

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             96  |                    96  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             96  |                    96  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b35c4d2a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 643 ; free virtual = 3948
Phase 2.4 Global Placement Core | Checksum: 1c68f12da

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 642 ; free virtual = 3948
Phase 2 Global Placement | Checksum: 1c68f12da

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 642 ; free virtual = 3948

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 225db68a9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 642 ; free virtual = 3948

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27074ace7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 642 ; free virtual = 3948

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ddcabb76

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 642 ; free virtual = 3948

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 26951cef7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 642 ; free virtual = 3948

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2099e20c4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 643 ; free virtual = 3949

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1dc73279e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 642 ; free virtual = 3948

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d36881be

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 642 ; free virtual = 3948

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 21300c421

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 642 ; free virtual = 3948

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 29d1b1e68

Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 642 ; free virtual = 3948
Phase 3 Detail Placement | Checksum: 29d1b1e68

Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 642 ; free virtual = 3948

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.srcs/constrs_1/new/constraints.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 194fdca18

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.628 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a864cde1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 639 ; free virtual = 3946
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1a864cde1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 639 ; free virtual = 3946
Phase 4.1.1.1 BUFG Insertion | Checksum: 194fdca18

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 639 ; free virtual = 3946

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.628. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 23ec38031

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 639 ; free virtual = 3946

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 639 ; free virtual = 3946
Phase 4.1 Post Commit Optimization | Checksum: 23ec38031

Time (s): cpu = 00:00:47 ; elapsed = 00:00:14 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 639 ; free virtual = 3946

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23ec38031

Time (s): cpu = 00:00:47 ; elapsed = 00:00:14 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 639 ; free virtual = 3946

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 23ec38031

Time (s): cpu = 00:00:47 ; elapsed = 00:00:14 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 639 ; free virtual = 3946
Phase 4.3 Placer Reporting | Checksum: 23ec38031

Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 639 ; free virtual = 3946

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 639 ; free virtual = 3946

Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 639 ; free virtual = 3946
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28725957d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 639 ; free virtual = 3946
Ending Placer Task | Checksum: 1c1c773a1

Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 639 ; free virtual = 3946
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:15 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 639 ; free virtual = 3946
INFO: [runtcl-4] Executing : report_io -file block_ram_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 643 ; free virtual = 3950
INFO: [runtcl-4] Executing : report_utilization -file block_ram_utilization_placed.rpt -pb block_ram_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file block_ram_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 640 ; free virtual = 3947
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 639 ; free virtual = 3962
INFO: [Common 17-1381] The checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.runs/impl_1/block_ram_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 650 ; free virtual = 3962
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 631 ; free virtual = 3960
INFO: [Common 17-1381] The checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.runs/impl_1/block_ram_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e2358ca2 ConstDB: 0 ShapeSum: df91e6ff RouteDB: 0
Post Restoration Checksum: NetGraph: b4bd459d | NumContArr: 241763dc | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: f1deff26

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 607 ; free virtual = 3926

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f1deff26

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 607 ; free virtual = 3926

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f1deff26

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 607 ; free virtual = 3926
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 26e2df519

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 593 ; free virtual = 3912
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.739  | TNS=0.000  | WHS=-0.195 | THS=-237.117|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2c312e99f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 593 ; free virtual = 3912
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.739  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 28b3eb66e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 591 ; free virtual = 3914

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11600
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11600
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22e12644f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 583 ; free virtual = 3907

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22e12644f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 583 ; free virtual = 3907
Phase 3 Initial Routing | Checksum: 23845be43

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 572 ; free virtual = 3896

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1935
 Number of Nodes with overlaps = 775
 Number of Nodes with overlaps = 350
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.636  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a167064c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:23 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 572 ; free virtual = 3895
Phase 4 Rip-up And Reroute | Checksum: 1a167064c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:23 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 572 ; free virtual = 3895

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e3d0de69

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 572 ; free virtual = 3895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.643  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 25099fb29

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 572 ; free virtual = 3895

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 25099fb29

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 571 ; free virtual = 3895
Phase 5 Delay and Skew Optimization | Checksum: 25099fb29

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 571 ; free virtual = 3895

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22e4fa217

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 571 ; free virtual = 3895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.643  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 262b13ecc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 571 ; free virtual = 3895
Phase 6 Post Hold Fix | Checksum: 262b13ecc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 571 ; free virtual = 3895

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.03899 %
  Global Horizontal Routing Utilization  = 3.94092 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ba854c6d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 571 ; free virtual = 3895

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ba854c6d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 571 ; free virtual = 3895

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22a0a1c2e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 571 ; free virtual = 3895

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.643  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22a0a1c2e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:25 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 571 ; free virtual = 3895
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 145519965

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 571 ; free virtual = 3895

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 571 ; free virtual = 3895

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 3108.832 ; gain = 0.000 ; free physical = 571 ; free virtual = 3895
INFO: [runtcl-4] Executing : report_drc -file block_ram_drc_routed.rpt -pb block_ram_drc_routed.pb -rpx block_ram_drc_routed.rpx
Command: report_drc -file block_ram_drc_routed.rpt -pb block_ram_drc_routed.pb -rpx block_ram_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.runs/impl_1/block_ram_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file block_ram_methodology_drc_routed.rpt -pb block_ram_methodology_drc_routed.pb -rpx block_ram_methodology_drc_routed.rpx
Command: report_methodology -file block_ram_methodology_drc_routed.rpt -pb block_ram_methodology_drc_routed.pb -rpx block_ram_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.srcs/constrs_1/new/constraints.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.runs/impl_1/block_ram_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file block_ram_power_routed.rpt -pb block_ram_power_summary_routed.pb -rpx block_ram_power_routed.rpx
Command: report_power -file block_ram_power_routed.rpt -pb block_ram_power_summary_routed.pb -rpx block_ram_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.srcs/constrs_1/new/constraints.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
123 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file block_ram_route_status.rpt -pb block_ram_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file block_ram_timing_summary_routed.rpt -pb block_ram_timing_summary_routed.pb -rpx block_ram_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file block_ram_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file block_ram_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file block_ram_bus_skew_routed.rpt -pb block_ram_bus_skew_routed.pb -rpx block_ram_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3209.562 ; gain = 0.000 ; free physical = 501 ; free virtual = 3851
INFO: [Common 17-1381] The checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/mac_vector/mac_vector.runs/impl_1/block_ram_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Sep  8 11:18:21 2023...
