Oh no...

Cycle: 16
MARS instruction number: 12	Instruction: addi $10,$10,16
Expected:	Register Write to Reg: 0x0A Val: 0x00000010
Got     :	Register Write to Reg: 0x10 Val: 0x00000000
Incorrect write

Cycle: 17
MARS instruction number: 13	Instruction: lui $11,16
Expected:	Register Write to Reg: 0x0B Val: 0x00100000
Got     :	Register Write to Reg: 0x0A Val: 0x00000010
Incorrect write

Cycle: 18
MARS instruction number: 14	Instruction: ori $12,$12,4112
Expected:	Register Write to Reg: 0x0C Val: 0x00001010
Got     :	Register Write to Reg: 0x0B Val: 0x00100000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


