<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v</a>
time_elapsed: 0.028s
</pre>
<pre class="log">
user_time: 0.008588
system_time: 0.019284
ram_usage: 9596

module which_clock (
	x,
	y,
	q,
	d
);
	input x;
	input y;
	input d;
	output q;
	reg q;
	always @(posedge x or posedge y)
		if (x)
			q &lt;= 1&#39;b0;
		else
			q &lt;= d;
endmodule

</pre>
</body>