-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 32-bit Version 12.1 (Build Build 177 11/07/2012)
-- Created on Sat Jun 09 10:56:24 2018

FUNCTION DE1_D5M (CLOCK_24[1..0], CLOCK_27[1..0], CLOCK_50, EXT_CLOCK, KEY[3..0], SW[9..0], UART_RXD, TDI, TCK, TCS, PS2_DAT, PS2_CLK, AUD_ADCDAT)
	RETURNS (HEX0[6..0], HEX1[6..0], HEX2[6..0], HEX3[6..0], LEDG[7..0], LEDR[9..0], UART_TXD, DRAM_DQ[15..0], DRAM_ADDR[11..0], DRAM_LDQM, DRAM_UDQM, DRAM_WE_N, DRAM_CAS_N, DRAM_RAS_N, DRAM_CS_N, DRAM_BA_0, DRAM_BA_1, DRAM_CLK, DRAM_CKE, FL_DQ[7..0], FL_ADDR[21..0], FL_WE_N, FL_RST_N, FL_OE_N, FL_CE_N, SRAM_DQ[15..0], SRAM_ADDR[17..0], SRAM_UB_N, SRAM_LB_N, SRAM_WE_N, SRAM_CE_N, SRAM_OE_N, SD_DAT, SD_DAT3, SD_CMD, SD_CLK, TDO, I2C_SDAT, I2C_SCLK, VGA_HS, VGA_VS, VGA_R[9..0], VGA_G[9..0], VGA_B[9..0], AUD_ADCLRCK, AUD_DACLRCK, AUD_DACDAT, AUD_BCLK, AUD_XCK, GPIO_0[35..0], GPIO_1[35..0]);
