------------------------------------------------------------------
-- cycloneiii_ram_block parameterized megafunction include file
-- Generated with 'clearbox' loader - do not edit
------------------------------------------------------------------
FUNCTION cycloneiii_ram_block (
	clk0,
	clk1,
	clr0,
	clr1,
	ena0,
	ena1,
	ena2,
	ena3,
	portaaddr[PORT_A_ADDRESS_WIDTH-1..0],
	portaaddrstall,
	portabyteenamasks[PORT_A_BYTE_ENABLE_MASK_WIDTH-1..0],
	portadatain[PORT_A_DATA_WIDTH-1..0],
	portare,
	portawe,
	portbaddr[PORT_B_ADDRESS_WIDTH-1..0],
	portbaddrstall,
	portbbyteenamasks[PORT_B_BYTE_ENABLE_MASK_WIDTH-1..0],
	portbdatain[PORT_B_DATA_WIDTH-1..0],
	portbre,
	portbwe
)
WITH (
	CLK0_CORE_CLOCK_ENABLE,
	CLK0_INPUT_CLOCK_ENABLE,
	CLK0_OUTPUT_CLOCK_ENABLE,
	CLK1_CORE_CLOCK_ENABLE,
	CLK1_INPUT_CLOCK_ENABLE,
	CLK1_OUTPUT_CLOCK_ENABLE,
	CONNECTIVITY_CHECKING,
	DATA_INTERLEAVE_OFFSET_IN_BITS,
	DATA_INTERLEAVE_WIDTH_IN_BITS,
	DONT_POWER_OPTIMIZE,
	INIT_FILE,
	INIT_FILE_LAYOUT,
	init_file_restructured,
	LOGICAL_RAM_NAME,
	mem_init0,
	mem_init1,
	mem_init2,
	mem_init3,
	mem_init4,
	MIXED_PORT_FEED_THROUGH_MODE,
	OPERATION_MODE,
	PORT_A_ADDRESS_CLEAR,
	PORT_A_ADDRESS_WIDTH = 1,
	PORT_A_BYTE_ENABLE_MASK_WIDTH = 1,
	PORT_A_BYTE_SIZE,
	PORT_A_DATA_OUT_CLEAR,
	PORT_A_DATA_OUT_CLOCK,
	PORT_A_DATA_WIDTH = 1,
	PORT_A_FIRST_ADDRESS,
	PORT_A_FIRST_BIT_NUMBER,
	PORT_A_LAST_ADDRESS,
	PORT_A_LOGICAL_RAM_DEPTH,
	PORT_A_LOGICAL_RAM_WIDTH,
	PORT_A_READ_DURING_WRITE_MODE,
	PORT_B_ADDRESS_CLEAR,
	PORT_B_ADDRESS_CLOCK,
	PORT_B_ADDRESS_WIDTH = 1,
	PORT_B_BYTE_ENABLE_CLOCK,
	PORT_B_BYTE_ENABLE_MASK_WIDTH = 1,
	PORT_B_BYTE_SIZE,
	PORT_B_DATA_IN_CLOCK,
	PORT_B_DATA_OUT_CLEAR,
	PORT_B_DATA_OUT_CLOCK,
	PORT_B_DATA_WIDTH = 1,
	PORT_B_FIRST_ADDRESS,
	PORT_B_FIRST_BIT_NUMBER,
	PORT_B_LAST_ADDRESS,
	PORT_B_LOGICAL_RAM_DEPTH,
	PORT_B_LOGICAL_RAM_WIDTH,
	PORT_B_READ_DURING_WRITE_MODE,
	PORT_B_READ_ENABLE_CLOCK,
	PORT_B_WRITE_ENABLE_CLOCK,
	POWER_UP_UNINITIALIZED,
	RAM_BLOCK_TYPE,
	SAFE_WRITE
)
RETURNS (
	portadataout[PORT_A_DATA_WIDTH-1..0],
	portbdataout[PORT_B_DATA_WIDTH-1..0]
);
