# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../cpu.srcs/sources_1/imports/cpu/common/block_ram/block_ram.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/cpu.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/common/fifo/fifo.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/hci.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/mc.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/pipeline_ex.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/pipeline_id.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/pipeline_if.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/pipeline_mem.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/ram.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/reg_ex_mem.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/reg_id_ex.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/reg_if_id.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/reg_mem_wb.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/regfile.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/riscv_top.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/common/uart/uart.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/common/uart/uart_baud_clk.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/common/uart/uart_rx.v" \
"../../../../cpu.srcs/sources_1/imports/cpu/common/uart/uart_tx.v" \
"../../../../cpu.srcs/sim_1/imports/sim/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
