// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2016-2017 Fuzhou Rockchip Electronics Co., Ltd
 */

/ {

	cluster0_opp_table: cluster0-opp-table {
		compatible = "operating-points-v2";
		opp-shared;

		nvmem-cells = <&cpul_leakage>;
		nvmem-cell-names = "leakage";

		rockchip,pvtm-voltage-sel = <
			0	1410	0
			1411	1434	1
			1435	1458	2
			1459	1482	3
			1483	1506	4
			1507	1530	5
			1531	9999	6
		>;
		rockchip,pvtm-pvtpll;
		rockchip,pvtm-offset = <0x64>;
		rockchip,pvtm-sample-time = <1100>;
		rockchip,pvtm-freq = <1416000>;
		rockchip,pvtm-volt = <750000>;
		rockchip,pvtm-ref-temp = <25>;
		rockchip,pvtm-temp-prop = <244 244>;
		rockchip,pvtm-thermal-zone = "soc-thermal";

		rockchip,grf = <&litcore_grf>;

		rockchip,reboot-freq = <1416000>;

		rockchip,temp-hysteresis = <5000>;
		rockchip,low-temp = <0>;
		rockchip,low-temp-min-volt = <725000>;

		opp-408000000 {
			opp-hz = /bits/ 64 <408000000>;
			opp-microvolt = <675000 675000 950000>;
			clock-latency-ns = <40000>;
		};
		opp-600000000 {
			opp-hz = /bits/ 64 <600000000>;
			opp-microvolt = <675000 675000 950000>;
			clock-latency-ns = <40000>;
		};
		opp-816000000 {
			opp-hz = /bits/ 64 <816000000>;
			opp-microvolt = <675000 675000 950000>;
			clock-latency-ns = <40000>;
		};
		opp-1008000000 {
			opp-hz = /bits/ 64 <1008000000>;
			opp-microvolt = <675000 675000 950000>;
			clock-latency-ns = <40000>;
		};
		opp-1200000000 {
			opp-hz = /bits/ 64 <1200000000>;
			opp-microvolt = <700000 700000 950000>;
			opp-microvolt-L1 = <687500 687500 950000>;
			opp-microvolt-L2 = <687500 687500 950000>;
			opp-microvolt-L3 = <687500 687500 950000>;
			opp-microvolt-L4 = <675000 675000 950000>;
			opp-microvolt-L5 = <675000 675000 950000>;
			opp-microvolt-L6 = <675000 675000 950000>;
			clock-latency-ns = <40000>;
		};
		opp-1416000000 {
			opp-hz = /bits/ 64 <1416000000>;
			opp-microvolt = <762500 762500 950000>;
			opp-microvolt-L1 = <750000 750000 950000>;
			opp-microvolt-L2 = <737500 737500 950000>;
			opp-microvolt-L3 = <725000 725000 950000>;
			opp-microvolt-L4 = <725000 725000 950000>;
			opp-microvolt-L5 = <712500 712500 950000>;
			opp-microvolt-L6 = <712500 712500 950000>;
			clock-latency-ns = <40000>;
			opp-suspend;
		};
		opp-1608000000 {
			opp-hz = /bits/ 64 <1608000000>;
			opp-microvolt = <850000 850000 950000>;
			opp-microvolt-L1 = <837500 837500 950000>;
			opp-microvolt-L2 = <825000 825000 950000>;
			opp-microvolt-L3 = <812500 812500 950000>;
			opp-microvolt-L4 = <800000 800000 950000>;
			opp-microvolt-L5 = <800000 800000 950000>;
			opp-microvolt-L6 = <787500 787500 950000>;
			clock-latency-ns = <40000>;
		};
		opp-1800000000 {
			opp-hz = /bits/ 64 <1800000000>;
			opp-microvolt = <950000 950000 950000>;
			opp-microvolt-L1 = <937500 937500 950000>;
			opp-microvolt-L2 = <925000 925000 950000>;
			opp-microvolt-L3 = <912500 912500 950000>;
			opp-microvolt-L4 = <900000 900000 950000>;
			opp-microvolt-L5 = <887500 887500 950000>;
			opp-microvolt-L6 = <875000 875000 950000>;
			clock-latency-ns = <40000>;
		};
	};

	cluster1_opp_table: cluster1-opp-table {
		compatible = "operating-points-v2";
		opp-shared;

		nvmem-cells = <&cpub0_leakage>;
		nvmem-cell-names = "leakage";

		rockchip,pvtm-voltage-sel = <
			0	1640	0
			1641	1675	1
			1676	1710	2
			1711	1743	3
			1744	1776	4
			1777	9999	5
		>;
		rockchip,pvtm-pvtpll;
		rockchip,pvtm-offset = <0x18>;
		rockchip,pvtm-sample-time = <1100>;
		rockchip,pvtm-freq = <1608000>;
		rockchip,pvtm-volt = <750000>;
		rockchip,pvtm-ref-temp = <25>;
		rockchip,pvtm-temp-prop = <270 270>;
		rockchip,pvtm-thermal-zone = "soc-thermal";

		rockchip,grf = <&bigcore0_grf>;
		volt-mem-read-margin = <
			855000	1
			765000	2
			675000	3
			495000	4
		>;
		low-volt-mem-read-margin = <4>;
		intermediate-threshold-freq = <1008000>;	/* KHz */
		rockchip,idle-threshold-freq = <2400000>;	/* KHz */
		rockchip,reboot-freq = <1800000>;		/* KHz */

		rockchip,temp-hysteresis = <5000>;
		rockchip,low-temp = <0>;
		rockchip,low-temp-min-volt = <725000>;

		opp-408000000 {
			opp-hz = /bits/ 64 <408000000>;
			opp-microvolt = <675000 675000 1000000>;
			clock-latency-ns = <40000>;
			opp-suspend;
		};
		opp-600000000 {
			opp-hz = /bits/ 64 <600000000>;
			opp-microvolt = <675000 675000 1000000>;
			clock-latency-ns = <40000>;
		};
		opp-816000000 {
			opp-hz = /bits/ 64 <816000000>;
			opp-microvolt = <675000 675000 1000000>;
			clock-latency-ns = <40000>;
		};
		opp-1008000000 {
			opp-hz = /bits/ 64 <1008000000>;
			opp-microvolt = <675000 675000 1000000>;
			clock-latency-ns = <40000>;
		};
		opp-1200000000 {
			opp-hz = /bits/ 64 <1200000000>;
			opp-microvolt = <675000 675000 1000000>;
			clock-latency-ns = <40000>;
		};
		opp-1416000000 {
			opp-hz = /bits/ 64 <1416000000>;
			opp-microvolt = <700000 700000 1000000>;
			opp-microvolt-L1 = <687500 687500 1000000>;
			opp-microvolt-L2 = <675000 675000 1000000>;
			opp-microvolt-L3 = <675000 675000 1000000>;
			opp-microvolt-L4 = <675000 675000 1000000>;
			opp-microvolt-L5 = <675000 675000 1000000>;
			clock-latency-ns = <40000>;
		};
		opp-1608000000 {
			opp-hz = /bits/ 64 <1608000000>;
			opp-microvolt = <750000 750000 1000000>;
			opp-microvolt-L1 = <737500 737500 1000000>;
			opp-microvolt-L2 = <725000 725000 1000000>;
			opp-microvolt-L3 = <712500 712500 1000000>;
			opp-microvolt-L4 = <700000 700000 1000000>;
			opp-microvolt-L5 = <700000 700000 1000000>;
			clock-latency-ns = <40000>;
		};
		opp-1800000000 {
			opp-hz = /bits/ 64 <1800000000>;
			opp-microvolt = <825000 825000 1000000>;
			opp-microvolt-L1 = <812500 812500 1000000>;
			opp-microvolt-L2 = <800000 800000 1000000>;
			opp-microvolt-L3 = <787500 787500 1000000>;
			opp-microvolt-L4 = <775000 775000 1000000>;
			opp-microvolt-L5 = <762500 762500 1000000>;
			clock-latency-ns = <40000>;
		};
		opp-2016000000 {
			opp-hz = /bits/ 64 <2016000000>;
			opp-microvolt = <900000 900000 1000000>;
			opp-microvolt-L1 = <887500 887500 1000000>;
			opp-microvolt-L2 = <875000 875000 1000000>;
			opp-microvolt-L3 = <862500 862500 1000000>;
			opp-microvolt-L4 = <850000 850000 1000000>;
			opp-microvolt-L5 = <837500 837500 1000000>;
			clock-latency-ns = <40000>;
		};
		opp-2208000000 {
			opp-hz = /bits/ 64 <2208000000>;
			opp-microvolt = <975000 975000 1000000>;
			opp-microvolt-L2 = <962500 962500 1000000>;
			opp-microvolt-L3 = <950000 950000 1000000>;
			opp-microvolt-L4 = <925000 925000 1000000>;
			opp-microvolt-L5 = <912500 912500 1000000>;
			clock-latency-ns = <40000>;
		};
		opp-2400000000 {
			opp-hz = /bits/ 64 <2400000000>;
			opp-microvolt = <1000000 1000000 1000000>;
			opp-microvolt-L3 = <987500 987500 1000000>;
			opp-microvolt-L4 = <975000 975000 1000000>;
			opp-microvolt-L5 = <962500 962500 1000000>;
			clock-latency-ns = <40000>;
		};
	};

	cluster2_opp_table: cluster2-opp-table {
		compatible = "operating-points-v2";
		opp-shared;

		nvmem-cells = <&cpub1_leakage>;
		nvmem-cell-names = "leakage";

		rockchip,pvtm-voltage-sel = <
			0	1640	0
			1641	1675	1
			1676	1710	2
			1711	1743	3
			1744	1776	4
			1777	9999	5
		>;
		rockchip,pvtm-pvtpll;
		rockchip,pvtm-offset = <0x18>;
		rockchip,pvtm-sample-time = <1100>;
		rockchip,pvtm-freq = <1608000>;
		rockchip,pvtm-volt = <750000>;
		rockchip,pvtm-ref-temp = <25>;
		rockchip,pvtm-temp-prop = <270 270>;
		rockchip,pvtm-thermal-zone = "soc-thermal";

		rockchip,grf = <&bigcore1_grf>;
		volt-mem-read-margin = <
			855000	1
			765000	2
			675000	3
			495000	4
		>;
		low-volt-mem-read-margin = <4>;
		intermediate-threshold-freq = <1008000>;	/* KHz */
		rockchip,idle-threshold-freq = <2400000>;	/* KHz */
		rockchip,reboot-freq = <1800000>;		/* KHz */

		rockchip,temp-hysteresis = <5000>;
		rockchip,low-temp = <0>;
		rockchip,low-temp-min-volt = <725000>;

		opp-408000000 {
			opp-hz = /bits/ 64 <408000000>;
			opp-microvolt = <675000 675000 1000000>;
			clock-latency-ns = <40000>;
			opp-suspend;
		};
		opp-600000000 {
			opp-hz = /bits/ 64 <600000000>;
			opp-microvolt = <675000 675000 1000000>;
			clock-latency-ns = <40000>;
		};
		opp-816000000 {
			opp-hz = /bits/ 64 <816000000>;
			opp-microvolt = <675000 675000 1000000>;
			clock-latency-ns = <40000>;
		};
		opp-1008000000 {
			opp-hz = /bits/ 64 <1008000000>;
			opp-microvolt = <675000 675000 1000000>;
			clock-latency-ns = <40000>;
		};
		opp-1200000000 {
			opp-hz = /bits/ 64 <1200000000>;
			opp-microvolt = <675000 675000 1000000>;
			clock-latency-ns = <40000>;
		};
		opp-1416000000 {
			opp-hz = /bits/ 64 <1416000000>;
			opp-microvolt = <700000 700000 1000000>;
			opp-microvolt-L1 = <687500 687500 1000000>;
			opp-microvolt-L2 = <675000 675000 1000000>;
			opp-microvolt-L3 = <675000 675000 1000000>;
			opp-microvolt-L4 = <675000 675000 1000000>;
			opp-microvolt-L5 = <675000 675000 1000000>;
			clock-latency-ns = <40000>;
		};
		opp-1608000000 {
			opp-hz = /bits/ 64 <1608000000>;
			opp-microvolt = <750000 750000 1000000>;
			opp-microvolt-L1 = <737500 737500 1000000>;
			opp-microvolt-L2 = <725000 725000 1000000>;
			opp-microvolt-L3 = <712500 712500 1000000>;
			opp-microvolt-L4 = <700000 700000 1000000>;
			opp-microvolt-L5 = <700000 700000 1000000>;
			clock-latency-ns = <40000>;
		};
		opp-1800000000 {
			opp-hz = /bits/ 64 <1800000000>;
			opp-microvolt = <825000 825000 1000000>;
			opp-microvolt-L1 = <812500 812500 1000000>;
			opp-microvolt-L2 = <800000 800000 1000000>;
			opp-microvolt-L3 = <787500 787500 1000000>;
			opp-microvolt-L4 = <775000 775000 1000000>;
			opp-microvolt-L5 = <762500 762500 1000000>;
			clock-latency-ns = <40000>;
		};
		opp-2016000000 {
			opp-hz = /bits/ 64 <2016000000>;
			opp-microvolt = <900000 900000 1000000>;
			opp-microvolt-L1 = <887500 887500 1000000>;
			opp-microvolt-L2 = <875000 875000 1000000>;
			opp-microvolt-L3 = <862500 862500 1000000>;
			opp-microvolt-L4 = <850000 850000 1000000>;
			opp-microvolt-L5 = <837500 837500 1000000>;
			clock-latency-ns = <40000>;
		};
		opp-2208000000 {
			opp-hz = /bits/ 64 <2208000000>;
			opp-microvolt = <975000 975000 1000000>;
			opp-microvolt-L2 = <962500 962500 1000000>;
			opp-microvolt-L3 = <950000 950000 1000000>;
			opp-microvolt-L4 = <925000 925000 1000000>;
			opp-microvolt-L5 = <912500 912500 1000000>;
			clock-latency-ns = <40000>;
		};
		opp-2400000000 {
			opp-hz = /bits/ 64 <2400000000>;
			opp-microvolt = <1000000 1000000 1000000>;
			opp-microvolt-L3 = <987500 987500 1000000>;
			opp-microvolt-L4 = <975000 975000 1000000>;
			opp-microvolt-L5 = <962500 962500 1000000>;
			clock-latency-ns = <40000>;
		};
	};

	gpu_opp_table: gpu-opp-table {
		compatible = "operating-points-v2";

		nvmem-cells = <&gpu_leakage>;
		nvmem-cell-names = "leakage";

		rockchip,pvtm-voltage-sel = <
			0	830	0
			831	855	1
			856	880	2
			881	905	3
			906	930	4
			931	9999	5
		>;
		rockchip,pvtm-pvtpll;
		rockchip,pvtm-offset = <0x1c>;
		rockchip,pvtm-sample-time = <1100>;
		rockchip,pvtm-freq = <800000>;
		rockchip,pvtm-volt = <750000>;
		rockchip,pvtm-ref-temp = <25>;
		rockchip,pvtm-temp-prop = <(-135) (-135)>;
		rockchip,pvtm-thermal-zone = "gpu-thermal";

		clocks = <&cru CLK_GPU>;
		clock-names = "clk";
		rockchip,grf = <&gpu_grf>;
		volt-mem-read-margin = <
			855000	1
			765000	2
			675000	3
			495000	4
		>;
		low-volt-mem-read-margin = <4>;
		intermediate-threshold-freq = <400000>;	/* KHz */

		rockchip,temp-hysteresis = <5000>;
		rockchip,low-temp = <0>;
		rockchip,low-temp-min-volt = <725000>;

		opp-300000000 {
			opp-hz = /bits/ 64 <300000000>;
			opp-microvolt = <625000 625000 850000>;
		};
		opp-400000000 {
			opp-hz = /bits/ 64 <400000000>;
			opp-microvolt = <625000 625000 850000>;
		};
		opp-500000000 {
			opp-hz = /bits/ 64 <500000000>;
			opp-microvolt = <625000 625000 850000>;
		};
		opp-600000000 {
			opp-hz = /bits/ 64 <600000000>;
			opp-microvolt = <662500 662500 850000>;
			opp-microvolt-L2 = <650000 650000 850000>,
					   <675000 675000 850000>;
			opp-microvolt-L3 = <637500 637500 850000>,
					   <675000 675000 850000>;
			opp-microvolt-L4 = <625000 625000 850000>,
					   <675000 675000 850000>;
			opp-microvolt-L5 = <625000 625000 850000>,
					   <675000 675000 850000>;
		};
		opp-700000000 {
			opp-hz = /bits/ 64 <700000000>;
			opp-microvolt = <700000 700000 850000>,
					<700000 700000 850000>;
			opp-microvolt-L2 = <687500 687500 850000>,
					   <687500 687500 850000>;
			opp-microvolt-L3 = <675000 675000 850000>,
					   <675000 675000 850000>;
			opp-microvolt-L4 = <662500 662500 850000>,
					   <675000 675000 850000>;
			opp-microvolt-L5 = <662500 662500 850000>,
					   <675000 675000 850000>;
		};
		opp-800000000 {
			opp-hz = /bits/ 64 <800000000>;
			opp-microvolt = <750000 750000 850000>,
					<750000 750000 850000>;
			opp-microvolt-L1 = <737500 737500 850000>,
					   <737500 737500 850000>;
			opp-microvolt-L2 = <725000 725000 850000>,
					   <725000 725000 850000>;
			opp-microvolt-L3 = <712500 712500 850000>,
					   <712500 712500 850000>;
			opp-microvolt-L4 = <700000 700000 850000>,
					   <700000 700000 850000>;
			opp-microvolt-L5 = <700000 700000 850000>,
					   <700000 700000 850000>;
		};
		opp-900000000 {
			opp-hz = /bits/ 64 <900000000>;
			opp-microvolt = <800000 800000 850000>,
					<800000 800000 850000>;
			opp-microvolt-L1 = <787500 787500 850000>,
					   <787500 787500 850000>;
			opp-microvolt-L2 = <775000 775000 850000>,
					   <775000 775000 850000>;
			opp-microvolt-L3 = <762500 762500 850000>,
					   <762500 762500 850000>;
			opp-microvolt-L4 = <750000 750000 850000>,
					   <750000 750000 850000>;
			opp-microvolt-L5 = <737500 737500 850000>,
					   <737500 737500 850000>;
		};
		opp-1000000000 {
			opp-hz = /bits/ 64 <1000000000>;
			opp-microvolt = <850000 850000 850000>,
					<850000 850000 850000>;
			opp-microvolt-L1 = <837500 837500 850000>,
					   <837500 837500 850000>;
			opp-microvolt-L2 = <825000 825000 850000>,
					   <825000 825000 850000>;
			opp-microvolt-L3 = <812500 812500 850000>,
					   <812500 812500 850000>;
			opp-microvolt-L4 = <800000 800000 850000>,
					   <800000 800000 850000>;
			opp-microvolt-L5 = <787500 787500 850000>,
					   <787500 787500 850000>;
		};
	};
};

&cpu_l0 {
	operating-points-v2 = <&cluster0_opp_table>;
};

&cpu_l1 {
	operating-points-v2 = <&cluster0_opp_table>;
};

&cpu_l2 {
	operating-points-v2 = <&cluster0_opp_table>;
};

&cpu_l3 {
	operating-points-v2 = <&cluster0_opp_table>;
};

&cpu_b0 {
	operating-points-v2 = <&cluster1_opp_table>;
};

&cpu_b1 {
	operating-points-v2 = <&cluster1_opp_table>;
};

&cpu_b2 {
	operating-points-v2 = <&cluster2_opp_table>;
};

&cpu_b3 {
	operating-points-v2 = <&cluster2_opp_table>;
};

&gpu {
	operating-points-v2 = <&gpu_opp_table>;
};
