ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page     1

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

                                                                             2 ***********************************************************************
                                                                             3 *
                                                                             4 *Testcase IEEE LOAD ROUNDED
                                                                             5 *  Test case capability includes IEEE exceptions, trappable and
                                                                             6 *  otherwise.  Test result, FPCR flags, and DXC saved for all tests.
                                                                             7 *  Load Rounded does not set the condition code.
                                                                             8 *
                                                                             9 ***********************************************************************


                                                                            11 ***********************************************************************
                                                                            12 *
                                                                            13 *
                                                                            14 *Testcase IEEE LOAD ROUNDED
                                                                            15 *  Test case capability includes ieee exceptions trappable and otherwise.
                                                                            16 *  Test result, FPCR flags, and DXC saved for all tests.  Load Rounded
                                                                            17 *  does not set the condition code.  Overflow and underflow are not
                                                                            18 *  tested by this program.
                                                                            19 *
                                                                            20 * Tests the following three conversion instructions
                                                                            21 *   LOAD ROUNDED (long to short BFP, RRE)
                                                                            22 *   LOAD ROUNDED (extended to short BFP, RRE)
                                                                            23 *   LOAD ROUNDED (extended to long BFP, RRE)
                                                                            24 *   LOAD ROUNDED (long short BFP, RRF-e)
                                                                            25 *   LOAD ROUNDED (extended to long BFP, RRF-e)
                                                                            26 *   LOAD ROUNDED (extended to short BFP, RRF-e)
                                                                            27 *
                                                                            28 * This routine exhaustively tests rounding in 32- and 64-bit binary
                                                                            29 * floating point.  It is not possible to use Load Rounded to test
                                                                            30 * rounding of 128-bit results; we will have to back in to those tests
                                                                            31 * using Add.
                                                                            32
                                                                            33 * Test data is compiled into this program.  The test script that runs
                                                                            34 * this program can provide alternative test data through Hercules R
                                                                            35 * commands.
                                                                            36 *
                                                                            37 * Test Case Order
                                                                            38 * 1) Long to short BFP basic tests (exception traps and flags, NaNs)
                                                                            39 * 2) Long to short BFP rounding mode tests
                                                                            40 * 3) Extended to short BFP basic tests
                                                                            41 * 4) Extended to short BFP rounding mode tests
                                                                            42 * 5) Extended to long BFP basic tests.
                                                                            43 * 6) Extended to long BFP rounding mode tests
                                                                            44 *
                                                                            45 * Test data is 'white box,' meaning it is keyed to the internal
                                                                            46 * characteristics of Softfloat 3a, while expecting results to conform
                                                                            47 * to the z/Architecture Principles of Opeartion, SA22-7832-10.
                                                                            48 *
                                                                            49 * In the discussion below, "stored significand" does not include the
                                                                            50 * implicit units digit that is always assumed to be one for a non-
                                                                            51 * tiny Binary Floating Point value.
                                                                            52 *
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page     2

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

                                                                            53 * Round long or extended to short: Softfloat uses the left-most 30
                                                                            54 *   bits of the long or extended BFP stored significand for
                                                                            55 *   rounding, which means 7 'extra' bits participate in the
                                                                            56 *   rounding.  If any of the right-hand 22 bits are non-zero, the
                                                                            57 *   30-bit pre-rounded value is or'd with 1 in the low-order bit
                                                                            58 *   position.
                                                                            59 *
                                                                            60 * Round extended to long: Softfloat uses the left-most 62 bits of
                                                                            61 *   the extended BFP stored significand for rounding, which means
                                                                            62 *   10 'extra' bits participate in the rounding.  If any of the
                                                                            63 *   remaining right-hand 50 bits are non-zero, the 62-bit pre-
                                                                            64 *   rounded value is or'd with 1 in the low-order bit position.
                                                                            65 *   At least one of the test cases will have one bits in only the
                                                                            66 *   low-order 64 bits of the stored significand.
                                                                            67 *
                                                                            68 * The or'd 1 bit representing the bits not participating in the
                                                                            69 *   rounding process prevents false exacts.  False exacts would
                                                                            70 *   otherwise occur when the extra 7 or 10 bits that participate
                                                                            71 *   in rounding are zero and bits to the right of them are not.
                                                                            72 *
                                                                            73 * Basic test cases are needed as follows:
                                                                            74 *   0, +1.5, -1.5, QNaN, SNaN,
                                                                            75 *
                                                                            76 * If overflow/underflow occur and are trappable, the result should
                                                                            77 *   be in the source format but scaled to the target precision.
                                                                            78 *   This is not supported by either Softfloat or by ieee.c, so
                                                                            79 *   these test cases will be deferred until said support is
                                                                            80 *   implemented:  overflow, underflow.  And I may even code those
                                                                            81 *   tests in a separate module.
                                                                            82 *
                                                                            83 * Overflow/underflow behavior also means that result registers
                                                                            84 *   must be sanitized and allocated in pairs for extended inputs;
                                                                            85 *   results must store source format registers, and *Compare
                                                                            86 *   must examine both the target precision and the rest of the
                                                                            87 *   register.  For the moment, the 'extra' result bits should
                                                                            88 *   be zero, but once underflow/overflow are handled, then
                                                                            89 *   we will see results that need source format presentation.
                                                                            90 *
                                                                            91 *   Tiny test cases should be considered too.  Later.
                                                                            92 *
                                                                            93 * Rounding test cases are needed as follows:
                                                                            94 *   Exact results are represented (no rounding needed)
                                                                            95 *   Ties are represented, both even (round down) and odd (round up)
                                                                            96 *   False exacts are represented
                                                                            97 *   Nearest value is toward zero
                                                                            98 *   Nearest value is away from zero.
                                                                            99 *   Each of the above must be represented in positive and negative.
                                                                           100 *
                                                                           101 * Because rounding decisions are based on the binary significand,
                                                                           102 *   there is limited value to considering test case inputs in
                                                                           103 *   decimal form.  The binary representations are all that is
                                                                           104 *   important.
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page     3

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

                                                                           105 *
                                                                           106 * Three input test data sets are provided, one for long to short, one
                                                                           107 *   for extended to short, and one for extended to long.  We cannot use
                                                                           108 *   the same extended inputs for long and short results because the
                                                                           109 *   rounding points differ for the two result precisions.
                                                                           110 *
                                                                           111 * Also tests the following floating point support instructions
                                                                           112 *   LOAD  (Short)
                                                                           113 *   LOAD  (Long)
                                                                           114 *   LFPC  (Load Floating Point Control Register)
                                                                           115 *   SRNMB (Set BFP Rounding Mode 3-bit)
                                                                           116 *   STFPC (Store Floating Point Control Register)
                                                                           117 *   STORE (Short)
                                                                           118 *   STORE (Long)
                                                                           119 *
                                      0000000000000000  00000000000008EF   120 BFPLDRND START 0
                                      0000000000000000  0000000000000001   121 R0       EQU   0
                                      0000000000000001  0000000000000001   122 R1       EQU   1
                                      0000000000000002  0000000000000001   123 R2       EQU   2
                                      0000000000000003  0000000000000001   124 R3       EQU   3
                                      0000000000000004  0000000000000001   125 R4       EQU   4
                                      0000000000000005  0000000000000001   126 R5       EQU   5
                                      0000000000000006  0000000000000001   127 R6       EQU   6
                                      0000000000000007  0000000000000001   128 R7       EQU   7
                                      0000000000000008  0000000000000001   129 R8       EQU   8
                                      0000000000000009  0000000000000001   130 R9       EQU   9
                                      000000000000000A  0000000000000001   131 R10      EQU   10
                                      000000000000000B  0000000000000001   132 R11      EQU   11
                                      000000000000000C  0000000000000001   133 R12      EQU   12
                                      000000000000000D  0000000000000001   134 R13      EQU   13
                                      000000000000000E  0000000000000001   135 R14      EQU   14
                                      000000000000000F  0000000000000001   136 R15      EQU   15
0000000000000000                      0000000000000000                     137          USING *,0
0000000000000000                      0000000000000000  000000000000008E   138          ORG   BFPLDRND+X'8E'      Program check interrution code
000000000000008E  0000                                                     139 PCINTCD  DS    H
                                      0000000000000150  0000000000000000   140 PCOLDPSW EQU   BFPLDRND+X'150'     Program check old PSW
0000000000000090                      0000000000000090  00000000000001A0   141          ORG   BFPLDRND+X'1A0'
00000000000001A0  00000001 80000000                                        142          DC    X'0000000180000000',AD(START)     z/Arch restart PSW
00000000000001B0                      00000000000001B0  00000000000001D0   143          ORG   BFPLDRND+X'1D0'
00000000000001D0  00000000 00000000                                        144          DC    X'0000000000000000',AD(PROGCHK)   z/Arch pgm chk
00000000000001E0                      00000000000001E0  0000000000000200   145          ORG   BFPLDRND+X'200'
                                                                           146 *
                                                                           147 * Program check routine.  If Data Exception, continue execution at
                                                                           148 * the instruction following the program check.  Otherwise, hard wait.
                                                                           149 *
0000000000000200                                                           150 PROGCHK  DS    0H             Program check occured...
0000000000000200  9507 008F                             000000000000008F   151          CLI   PCINTCD+1,X'07'  Data Exception?
0000000000000204  4770 020C                             000000000000020C   152          BNE   PCNOTDTA       ..no, hardwait
0000000000000208  B2B2 0150                             0000000000000150   153          LPSWE PCOLDPSW       ..yes, resume program execution
000000000000020C  B2B2 0260                             0000000000000260   154 PCNOTDTA LPSWE HARDWAIT       Not data exception, enter disabled wait.
                                                                           155 *
                                                                           156 *  Main program.  Enable Advanced Floating Point, process test cases.
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page     4

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

                                                                           157 *
0000000000000210  B600 0270                             0000000000000270   158 START    STCTL R0,R0,CTLR0    Store CR0 to enable AFP
0000000000000214  9604 0271                             0000000000000271   159          OI    CTLR0+1,X'04'  Turn on AFP bit
0000000000000218  B700 0270                             0000000000000270   160          LCTL  R0,R0,CTLR0    Reload updated CR0
                                                                           161 *
000000000000021C  41A0 0290                             0000000000000290   162          LA    R10,LTOSBAS    Long BFP test inputs
0000000000000220  4DD0 02F0                             00000000000002F0   163          BAS   R13,LEDBR      Load rounded to short BFP
0000000000000224  41A0 02C0                             00000000000002C0   164          LA    R10,LTOSRM     Long BFP inputs for rounding tests
0000000000000228  4DD0 033A                             000000000000033A   165          BAS   R13,LEDBRA     Round to short BFP using rm options
                                                                           166 *
000000000000022C  41A0 02A0                             00000000000002A0   167          LA    R10,XTOSBAS    Point to extended BFP test inputs
0000000000000230  4DD0 040C                             000000000000040C   168          BAS   R13,LEXBR      Load rounded to short BFP
0000000000000234  41A0 02D0                             00000000000002D0   169          LA    R10,XTOSRM     Extended BFP inputs for rounding tests
0000000000000238  4DD0 0456                             0000000000000456   170          BAS   R13,LEXBRA     Round to short BFP using rm options
                                                                           171 *
000000000000023C  41A0 02B0                             00000000000002B0   172          LA    R10,XTOLBAS    Point to extended BFP test inputs
0000000000000240  4DD0 0528                             0000000000000528   173          BAS   R13,LDXBR      Load rounded to long BFP
0000000000000244  41A0 02E0                             00000000000002E0   174          LA    R10,XTOLRM     Extended BFP inputs for rounding tests
0000000000000248  4DD0 0572                             0000000000000572   175          BAS   R13,LDXBRA     Round to long BFP using rm options
                                                                           176 *
000000000000024C  B2B2 0250                             0000000000000250   177          LPSWE WAITPSW        All done
                                                                           178 *
0000000000000250                                                           179          DS    0D             Ensure correct alignment for psw
0000000000000250  00020000 00000000                                        180 WAITPSW  DC    X'0002000000000000',AD(0)  Normal end - disabled wait
0000000000000260  00020000 00000000                                        181 HARDWAIT DC    X'0002000000000000',XL6'00',X'DEAD' Abnormal end
                                                                           182 *
0000000000000270  00000000                                                 183 CTLR0    DS    F
0000000000000274  00000000                                                 184 FPCREGNT DC    X'00000000'  FPCR, trap all IEEE exceptions, zero flags
0000000000000278  F8000000                                                 185 FPCREGTR DC    X'F8000000'  FPCR, trap no IEEE exceptions, zero flags
                                                                           186 *
                                                                           187 * Input values parameter list, four fullwords:
                                                                           188 *      1) Count,
                                                                           189 *      2) Address of inputs,
                                                                           190 *      3) Address to place results, and
                                                                           191 *      4) Address to place DXC/Flags/cc values.
                                                                           192 *
000000000000027C                      000000000000027C  0000000000000290   193          ORG   BFPLDRND+X'290'
0000000000000290                                                           194 LTOSBAS  DS    0F           Inputs for long to short BFP tests
0000000000000290  00000005                                                 195          DC    A(LTOSCT/8)
0000000000000294  00000648                                                 196          DC    A(LTOSIN)
0000000000000298  00001000                                                 197          DC    A(LTOSOUT)
000000000000029C  00001080                                                 198          DC    A(LTOSFLGS)
                                                                           199 *
00000000000002A0                                                           200 XTOSBAS  DS    0F           Inputs for extended to short BFP tests
00000000000002A0  00000005                                                 201          DC    A(XTOSCT/16)
00000000000002A4  000006D0                                                 202          DC    A(XTOSIN)
00000000000002A8  00001900                                                 203          DC    A(XTOSOUT)
00000000000002AC  00001980                                                 204          DC    A(XTOSFLGS)
                                                                           205 *
00000000000002B0                                                           206 XTOLBAS  DS    0F           Inputs for extended to long BFP tests
00000000000002B0  00000005                                                 207          DC    A(XTOLCT/16)
00000000000002B4  000007E0                                                 208          DC    A(XTOLIN)
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page     5

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

00000000000002B8  00002200                                                 209          DC    A(XTOLOUT)
00000000000002BC  00002300                                                 210          DC    A(XTOLFLGS)
                                                                           211 *
00000000000002C0                                                           212 LTOSRM   DS    0F       Inputs for long to short BFP rounding tests
00000000000002C0  0000000C                                                 213          DC    A(LTOSRMCT/8)
00000000000002C4  00000670                                                 214          DC    A(LTOSINRM)
00000000000002C8  00001100                                                 215          DC    A(LTOSRMO)
00000000000002CC  00001500                                                 216          DC    A(LTOSRMOF)
                                                                           217 *
00000000000002D0                                                           218 XTOSRM   DS    0F       Inputs for extended to short BFP rounding tests
00000000000002D0  0000000C                                                 219          DC    A(XTOSRMCT/16)
00000000000002D4  00000720                                                 220          DC    A(XTOSINRM)
00000000000002D8  00001A00                                                 221          DC    A(XTOSRMO)
00000000000002DC  00001E00                                                 222          DC    A(XTOSRMOF)
                                                                           223 *
00000000000002E0                                                           224 XTOLRM   DS    0F       Inputs for extended to long BFP rounding tests
00000000000002E0  0000000C                                                 225          DC    A(XTOLRMCT/16)
00000000000002E4  00000830                                                 226          DC    A(XTOLINRM)
00000000000002E8  00002400                                                 227          DC    A(XTOLRMO)
00000000000002EC  00002B00                                                 228          DC    A(XTOLRMOF)
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page     6

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

                                                                           230 ***********************************************************************
                                                                           231 *
                                                                           232 * Round extended BFP to short BFP.  A pair of results is generated for
                                                                           233 * each input: one with all exceptions non-trappable, and the second
                                                                           234 * with all exceptions trappable.   The FPCR contents are stored for
                                                                           235 * each result.
                                                                           236 *
                                                                           237 ***********************************************************************


00000000000002F0  9823 A000                             0000000000000000   239 LEDBR    LM    R2,R3,0(R10)  Get count and address of test input values
00000000000002F4  9878 A008                             0000000000000008   240          LM    R7,R8,8(R10)  Get address of result area and flag area.
00000000000002F8  1222                                                     241          LTR   R2,R2         Any test cases?
00000000000002FA  078D                                                     242          BZR   R13           ..No, return to caller
00000000000002FC  0DC0                                                     243          BASR  R12,0         Set top of loop
                                                                           244 *
00000000000002FE  B375 0010                                                245          LZDR  R1            Zero FRP1 to clear any residual
0000000000000302  6800 3000                             0000000000000000   246          LD    R0,0(0,R3)    Get long BFP test value
0000000000000306  B29D 0274                             0000000000000274   247          LFPC  FPCREGNT      Set exceptions non-trappable
000000000000030A  B344 0010                                                248          LEDBR R1,R0         Cvt float in FPR0 to int float in FPR1
000000000000030E  7010 7000                             0000000000000000   249          STE   R1,0(0,R7)    Store short BFP result
0000000000000312  B29C 8000                             0000000000000000   250          STFPC 0(R8)         Store resulting FPCR flags and DXC
                                                                           251 *
0000000000000316  B375 0010                                                252          LZDR  R1            Zero FRP1 to clear any residual
000000000000031A  B29D 0278                             0000000000000278   253          LFPC  FPCREGTR      Set exceptions trappable
000000000000031E  B344 0010                                                254          LEDBR R1,R0         Cvt float in FPR0 to int float in FPR1
0000000000000322  7010 7004                             0000000000000004   255          STE   R1,4(0,R7)    Store short BFP result
0000000000000326  B29C 8004                             0000000000000004   256          STFPC 4(R8)         Store resulting FPCR flags and DXC
                                                                           257 *
000000000000032A  4130 3008                             0000000000000008   258          LA    R3,8(0,R3)    point to next input value
000000000000032E  4170 7008                             0000000000000008   259          LA    R7,8(0,R7)    point to next result pair
0000000000000332  4180 8008                             0000000000000008   260          LA    R8,8(0,R8)    Point to next FPCR result area
0000000000000336  062C                                                     261          BCTR  R2,R12        Convert next input value.
0000000000000338  07FD                                                     262          BR    R13           All converted; return.
                                                                           263 *
                                                                           264 * Convert long BFP to rounded short BFP using each possible rounding mode.
                                                                           265 * Ten test results are generated for each input.  A 48-byte test result
                                                                           266 * section is used to keep results sets aligned on a quad-double word.
                                                                           267 *
                                                                           268 * The first four tests use rounding modes specified in the FPCR with
                                                                           269 * the IEEE Inexact exception supressed.  SRNM (2-bit) is used  for
                                                                           270 * the first two FPCR-controlled tests and SRNMB (3-bit) is used for
                                                                           271 * the last two To get full coverage of that instruction pair.
                                                                           272 *
                                                                           273 * The next six results use instruction-specified rounding modes.
                                                                           274 *
                                                                           275 * The default rounding mode (0 for RNTE) is not tested in this section;
                                                                           276 * prior tests used the default rounding mode.  RNTE is tested
                                                                           277 * explicitly as a rounding mode in this section.
                                                                           278 *
000000000000033A  9823 A000                             0000000000000000   279 LEDBRA   LM    R2,R3,0(R10)  Get count and address of test input values
000000000000033E  9878 A008                             0000000000000008   280          LM    R7,R8,8(R10)  Get address of result area and flag area.
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page     7

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

0000000000000342  1222                                                     281          LTR   R2,R2         Any test cases?
0000000000000344  078D                                                     282          BZR   R13           ..No, return to caller
0000000000000346  0DC0                                                     283          BASR  R12,0         Set top of loop
                                                                           284 *
0000000000000348  6800 3000                             0000000000000000   285          LD    R0,0(0,R3)    Get long BFP test value
                                                                           286 *
                                                                           287 * Test cases using rounding mode specified in the FPCR
                                                                           288 *
000000000000034C  B29D 0274                             0000000000000274   289          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
0000000000000350  B299 0001                             0000000000000001   290          SRNM  1             SET FPCR to RZ, Round towards zero.
0000000000000354  B344 0410                                                291          LEDBRA R1,0,R0,B'0100'  FPCR ctl'd rounding, inexact masked
0000000000000358  7010 7000                             0000000000000000   292          STE   R1,0*4(0,R7)  Store integer BFP result
000000000000035C  B29C 8000                             0000000000000000   293          STFPC 0(R8)         Store resulting FPCRflags and DXC
                                                                           294 *
0000000000000360  B29D 0274                             0000000000000274   295          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
0000000000000364  B299 0002                             0000000000000002   296          SRNM  2             SET FPCR to RP, Round to +infinity
0000000000000368  B344 0410                                                297          LEDBRA R1,0,R0,B'0100'  FPCR ctl'd rounding, inexact masked
000000000000036C  7010 7004                             0000000000000004   298          STE   R1,1*4(0,R7)  Store integer BFP result
0000000000000370  B29C 8004                             0000000000000004   299          STFPC 1*4(R8)       Store resulting FPCR flags and DXC
                                                                           300 *
0000000000000374  B29D 0274                             0000000000000274   301          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
0000000000000378  B2B8 0003                             0000000000000003   302          SRNMB 3             SET FPCR to RM, Round to -infinity
000000000000037C  B344 0410                                                303          LEDBRA R1,0,R0,B'0100'  FPCR ctl'd rounding, inexact masked
0000000000000380  7010 7008                             0000000000000008   304          STE   R1,2*4(0,R7)  Store integer BFP result
0000000000000384  B29C 8008                             0000000000000008   305          STFPC 2*4(R8)       Store resulting FPCR flags and DXC
                                                                           306  *
0000000000000388  B29D 0274                             0000000000000274   307          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
000000000000038C  B2B8 0007                             0000000000000007   308          SRNMB 7             RPS, Round Prepare for Shorter Precision
0000000000000390  B344 0410                                                309          LEDBRA R1,0,R0,B'0100'  FPCR ctl'd rounding, inexact masked
0000000000000394  7010 700C                             000000000000000C   310          STE   R1,3*4(0,R7)  Store integer BFP result
0000000000000398  B29C 800C                             000000000000000C   311          STFPC 3*4(R8)       Store resulting FPCR flags and DXC
                                                                           312 *
                                                                           313 * Test cases using rounding mode specified in the instruction M3 field
                                                                           314 *
000000000000039C  B29D 0274                             0000000000000274   315          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
00000000000003A0  B344 1010                                                316          LEDBRA R1,1,R0,B'0000'  RNTA Round to nearest, ties away from zero
00000000000003A4  7010 7010                             0000000000000010   317          STE   R1,4*4(0,R7)  Store integer BFP result
00000000000003A8  B29C 8010                             0000000000000010   318          STFPC 4*4(R8)       Store resulting FPCR flags and DXC
                                                                           319 *
00000000000003AC  B29D 0274                             0000000000000274   320          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
00000000000003B0  B344 3010                                                321          LEDBRA R1,3,R0,B'0000'  RPS Round to prepare for shorter precision
00000000000003B4  7010 7014                             0000000000000014   322          STE   R1,5*4(0,R7)  Store integer BFP result
00000000000003B8  B29C 8014                             0000000000000014   323          STFPC 5*4(R8)       Store resulting FPCR flags and DXC
                                                                           324 *
00000000000003BC  B29D 0274                             0000000000000274   325          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
00000000000003C0  B344 4010                                                326          LEDBRA R1,4,R0,B'0000'  RNTE Round to nearest, ties to even
00000000000003C4  7010 7018                             0000000000000018   327          STE   R1,6*4(0,R7)  Store integer BFP result
00000000000003C8  B29C 8018                             0000000000000018   328          STFPC 6*4(R8)       Store resulting FPCR flags and DXC
                                                                           329 *
00000000000003CC  B29D 0274                             0000000000000274   330          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
00000000000003D0  B344 5010                                                331          LEDBRA R1,5,R0,B'0000'  RZ Round toward zero
00000000000003D4  7010 701C                             000000000000001C   332          STE   R1,7*4(0,R7)  Store integer BFP result
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page     8

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

00000000000003D8  B29C 801C                             000000000000001C   333          STFPC 7*4(R8)       Store resulting FPCR flags and DXC
                                                                           334 *
00000000000003DC  B29D 0274                             0000000000000274   335          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
00000000000003E0  B344 6010                                                336          LEDBRA R1,6,R0,B'0000'  Round to +inf
00000000000003E4  7010 7020                             0000000000000020   337          STE   R1,8*4(0,R7)  Store integer BFP result
00000000000003E8  B29C 8020                             0000000000000020   338          STFPC 8*4(R8)       Store resulting FPCR flags and DXC
                                                                           339 *
00000000000003EC  B29D 0274                             0000000000000274   340          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
00000000000003F0  B344 7010                                                341          LEDBRA R1,7,R0,B'0000'  Round to -inf
00000000000003F4  7010 7024                             0000000000000024   342          STE   R1,9*4(0,R7)  Store integer BFP result
00000000000003F8  B29C 8024                             0000000000000024   343          STFPC 9*4(R8)       Store resulting FPCR flags and DXC
                                                                           344 *
00000000000003FC  4130 3008                             0000000000000008   345          LA    R3,8(0,R3)    point to next input value
0000000000000400  4170 7030                             0000000000000030   346          LA    R7,12*4(0,R7)  Point to next short BFP result pair
0000000000000404  4180 8030                             0000000000000030   347          LA    R8,12*4(0,R8)  Point to next FPCR result area
0000000000000408  062C                                                     348          BCTR  R2,R12        Convert next input value.
000000000000040A  07FD                                                     349          BR    R13           All converted; return.
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page     9

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

                                                                           351 ***********************************************************************
                                                                           352 *
                                                                           353 * Round extended BFP to short BFP.  A pair of results is genearted for
                                                                           354 * each input: one with all exceptions non-trappable, and the second
                                                                           355 * with all exceptions trappable.   The FPCR contents are stored for
                                                                           356 * each result.
                                                                           357 *
                                                                           358 ***********************************************************************


000000000000040C  9823 A000                             0000000000000000   360 LEXBR    LM    R2,R3,0(R10)  Get count and address of test input values
0000000000000410  9878 A008                             0000000000000008   361          LM    R7,R8,8(R10)  Get address of result area and flag area.
0000000000000414  1222                                                     362          LTR   R2,R2         Any test cases?
0000000000000416  078D                                                     363          BZR   R13           ..No, return to caller
0000000000000418  0DC0                                                     364          BASR  R12,0         Set top of loop
                                                                           365 *
000000000000041A  6800 3000                             0000000000000000   366          LD    R0,0(0,R3)    Get extended BFP test value part 1
000000000000041E  6820 3008                             0000000000000008   367          LD    R2,8(0,R3)    Get extended BFP test value part 2
0000000000000422  B29D 0274                             0000000000000274   368          LFPC  FPCREGNT      Set exceptions non-trappable
0000000000000426  B346 0010                                                369          LEXBR R1,R0         Cvt float in FPR0 to Int in GPR1
000000000000042A  7010 7000                             0000000000000000   370          STE   R1,0(0,R7)    Store short BFP result
000000000000042E  B29C 8000                             0000000000000000   371          STFPC 0(R8)         Store resulting FPCR flags and DXC
                                                                           372 *
0000000000000432  B29D 0278                             0000000000000278   373          LFPC  FPCREGTR      Set exceptions trappable
0000000000000436  B375 0010                                                374          LZDR  R1            Eliminate any residual results
000000000000043A  B346 0010                                                375          LEXBR R1,R0         Cvt float in FPR0 to Int in GPR1
000000000000043E  7010 7004                             0000000000000004   376          STE   R1,4(0,R7)    Store short BFP result
0000000000000442  B29C 8004                             0000000000000004   377          STFPC 4(R8)         Store resulting FPCR flags and DXC
                                                                           378 *
0000000000000446  4130 3010                             0000000000000010   379          LA    R3,16(0,R3)   point to next input value
000000000000044A  4170 7008                             0000000000000008   380          LA    R7,8(0,R7)   Point to next long rounded value pair
000000000000044E  4180 8008                             0000000000000008   381          LA    R8,8(0,R8)    Point to next FPCR result area
0000000000000452  062C                                                     382          BCTR  R2,R12        Convert next input value.
0000000000000454  07FD                                                     383          BR    R13           All converted; return.
                                                                           384 *
                                                                           385 * Convert long BFP to integers using each possible rounding mode.
                                                                           386 * Ten test results are generated for each input.  A 48-byte test result
                                                                           387 * section is used to keep results sets aligned on a quad-double word.
                                                                           388 *
                                                                           389 * The first four tests use rounding modes specified in the FPCR with
                                                                           390 * the IEEE Inexact exception supressed.  SRNM (2-bit) is used  for
                                                                           391 * the first two FPCR-controlled tests and SRNMB (3-bit) is used for
                                                                           392 * the last two To get full coverage of that instruction pair.
                                                                           393 *
                                                                           394 * The next six results use instruction-specified rounding modes.
                                                                           395 *
                                                                           396 * The default rounding mode (0 for RNTE) is not tested in this section;
                                                                           397 * prior tests used the default rounding mode.  RNTE is tested
                                                                           398 * explicitly as a rounding mode in this section.
                                                                           399 *
0000000000000456  9823 A000                             0000000000000000   400 LEXBRA   LM    R2,R3,0(R10)  Get count and address of test input values
000000000000045A  9878 A008                             0000000000000008   401          LM    R7,R8,8(R10)  Get address of result area and flag area.
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page    10

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

000000000000045E  1222                                                     402          LTR   R2,R2         Any test cases?
0000000000000460  078D                                                     403          BZR   R13           ..No, return to caller
0000000000000462  0DC0                                                     404          BASR  R12,0         Set top of loop
                                                                           405 *
0000000000000464  6800 3000                             0000000000000000   406          LD    R0,0(0,R3)    Get long BFP test value
                                                                           407 *
                                                                           408 * Test cases using rounding mode specified in the FPCR
                                                                           409 *
0000000000000468  B29D 0274                             0000000000000274   410          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
000000000000046C  B299 0001                             0000000000000001   411          SRNM  1             SET FPCR to RZ, Round towards zero.
0000000000000470  B346 0410                                                412          LEXBRA R1,0,R0,B'0100'  FPCR ctl'd rounding, inexact masked
0000000000000474  6010 7000                             0000000000000000   413          STD   R1,0*4(0,R7)  Store integer BFP result
0000000000000478  B29C 8000                             0000000000000000   414          STFPC 0(R8)         Store resulting FPCR flags and DXC
                                                                           415 *
000000000000047C  B29D 0274                             0000000000000274   416          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
0000000000000480  B299 0002                             0000000000000002   417          SRNM  2             SET FPCR to RP, Round to +infinity
0000000000000484  B346 0410                                                418          LEXBRA R1,0,R0,B'0100'  FPCR ctl'd rounding, inexact masked
0000000000000488  6010 7004                             0000000000000004   419          STD   R1,1*4(0,R7)  Store integer BFP result
000000000000048C  B29C 8004                             0000000000000004   420          STFPC 1*4(R8)       Store resulting FPCR flags and DXC
                                                                           421 *
0000000000000490  B29D 0274                             0000000000000274   422          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
0000000000000494  B2B8 0003                             0000000000000003   423          SRNMB 3             SET FPCR to RM, Round to -infinity
0000000000000498  B346 0410                                                424          LEXBRA R1,0,R0,B'0100'  FPCR ctl'd rounding, inexact masked
000000000000049C  6010 7008                             0000000000000008   425          STD   R1,2*4(0,R7)  Store integer BFP result
00000000000004A0  B29C 8008                             0000000000000008   426          STFPC 2*4(R8)       Store resulting FPCR flags and DXC
                                                                           427 *
00000000000004A4  B29D 0274                             0000000000000274   428          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
00000000000004A8  B2B8 0007                             0000000000000007   429          SRNMB 7             RPS, Round Prepare for Shorter Precision
00000000000004AC  B346 0410                                                430          LEXBRA R1,0,R0,B'0100'  FPCR ctl'd rounding, inexact masked
00000000000004B0  6010 700C                             000000000000000C   431          STD   R1,3*4(0,R7)  Store integer BFP result
00000000000004B4  B29C 800C                             000000000000000C   432          STFPC 3*4(R8)       Store resulting FPCR flags and DXC
                                                                           433 *
                                                                           434 * Test cases using rounding mode specified in the instruction M3 field
                                                                           435 *
00000000000004B8  B29D 0274                             0000000000000274   436          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
00000000000004BC  B346 1010                                                437          LEXBRA R1,1,R0,B'0000'  RNTA Round to nearest, ties away from zero
00000000000004C0  6010 7010                             0000000000000010   438          STD   R1,4*4(0,R7)  Store integer BFP result
00000000000004C4  B29C 8010                             0000000000000010   439          STFPC 4*4(R8)       Store resulting FPCR flags and DXC
                                                                           440 *
00000000000004C8  B29D 0274                             0000000000000274   441          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
00000000000004CC  B346 3010                                                442          LEXBRA R1,3,R0,B'0000'  RPS Round to prepare for shorter precision
00000000000004D0  6010 7014                             0000000000000014   443          STD   R1,5*4(0,R7)  Store integer BFP result
00000000000004D4  B29C 8014                             0000000000000014   444          STFPC 5*4(R8)       Store resulting FPCR flags and DXC
                                                                           445 *
00000000000004D8  B29D 0274                             0000000000000274   446          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
00000000000004DC  B346 4010                                                447          LEXBRA R1,4,R0,B'0000'  RNTE Round to nearest, ties to even
00000000000004E0  6010 7018                             0000000000000018   448          STD   R1,6*4(0,R7)  Store integer BFP result
00000000000004E4  B29C 8018                             0000000000000018   449          STFPC 6*4(R8)       Store resulting FPCR flags and DXC
                                                                           450 *
00000000000004E8  B29D 0274                             0000000000000274   451          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
00000000000004EC  B346 5010                                                452          LEXBRA R1,5,R0,B'0000'  RZ Round toward zero
00000000000004F0  6010 701C                             000000000000001C   453          STD   R1,7*4(0,R7)  Store integer BFP result
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page    11

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

00000000000004F4  B29C 801C                             000000000000001C   454          STFPC 7*4(R8)       Store resulting FPCR flags and DXC
                                                                           455 *
00000000000004F8  B29D 0274                             0000000000000274   456          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
00000000000004FC  B346 6010                                                457          LEXBRA R1,6,R0,B'0000'  Round to +inf
0000000000000500  6010 7020                             0000000000000020   458          STD   R1,8*4(0,R7)  Store integer BFP result
0000000000000504  B29C 8020                             0000000000000020   459          STFPC 8*4(R8)       Store resulting FPCR flags and DXC
                                                                           460 *
0000000000000508  B29D 0274                             0000000000000274   461          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
000000000000050C  B346 7010                                                462          LEXBRA R1,7,R0,B'0000'  Round to -inf
0000000000000510  6010 7024                             0000000000000024   463          STD   R1,9*4(0,R7)  Store integer BFP result
0000000000000514  B29C 8024                             0000000000000024   464          STFPC 9*4(R8)       Store resulting FPCR flags and DXC
                                                                           465 *
0000000000000518  4130 3010                             0000000000000010   466          LA    R3,16(0,R3)   Point to next input value
000000000000051C  4170 7030                             0000000000000030   467          LA    R7,12*4(0,R7) Point to next long BFP converted values
0000000000000520  4180 8030                             0000000000000030   468          LA    R8,12*4(0,R8) Point to next FPCR/CC result area
0000000000000524  062C                                                     469          BCTR  R2,R12        Convert next input value.
0000000000000526  07FD                                                     470          BR    R13           All converted; return.
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page    12

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

                                                                           472 ***********************************************************************
                                                                           473 *
                                                                           474 * Round extended BFP to long BFP.  A pair of results is generated for
                                                                           475 * each input: one with all exceptions non-trappable, and the second
                                                                           476 * with all exceptions trappable.   The FPCR contents are stored for
                                                                           477 * each result.
                                                                           478 *
                                                                           479 ***********************************************************************


0000000000000528  9823 A000                             0000000000000000   481 LDXBR    LM    R2,R3,0(R10)  Get count and address of test input values
000000000000052C  9878 A008                             0000000000000008   482          LM    R7,R8,8(R10)  Get address of result area and flag area.
0000000000000530  1222                                                     483          LTR   R2,R2         Any test cases?
0000000000000532  078D                                                     484          BZR   R13           ..No, return to caller
0000000000000534  0DC0                                                     485          BASR  R12,0         Set top of loop
                                                                           486 *
0000000000000536  6800 3000                             0000000000000000   487          LD    R0,0(0,R3)    Get extended BFP test value part 1
000000000000053A  6820 3008                             0000000000000008   488          LD    R2,8(0,R3)    Get extended BFP test value part 1
000000000000053E  B29D 0274                             0000000000000274   489          LFPC  FPCREGNT      Set exceptions non-trappable
0000000000000542  B345 0010                                                490          LDXBR R1,R0         Round extended in FPR0-FPR2 to long in FPR1
0000000000000546  6010 7000                             0000000000000000   491          STD   R1,0(0,R7)    Store rounded long BFP result
000000000000054A  B29C 8000                             0000000000000000   492          STFPC 0(R8)         Store resulting FPCR flags and DXC
                                                                           493 *
000000000000054E  B29D 0278                             0000000000000278   494          LFPC  FPCREGTR      Set exceptions trappable
0000000000000552  B376 0010                                                495          LZXR  R1            Eliminate any residual results
0000000000000556  B345 0010                                                496          LDXBR R1,R0         Round extended in FPR0-FPR2 to long in FPR1
000000000000055A  6010 7008                             0000000000000008   497          STD   R1,8(0,R7)    Store rounded long BFP result
000000000000055E  B29C 8004                             0000000000000004   498          STFPC 4(R8)         Store resulting FPCR flags and DXC
                                                                           499 *
0000000000000562  4130 3010                             0000000000000010   500          LA    R3,16(0,R3)   Point to next extended BFP input value
0000000000000566  4170 7010                             0000000000000010   501          LA    R7,16(0,R7)   Point to next long BFP rounded value pair
000000000000056A  4180 8008                             0000000000000008   502          LA    R8,8(0,R8)    Point to next FPCR result area
000000000000056E  062C                                                     503          BCTR  R2,R12        Convert next input value.
0000000000000570  07FD                                                     504          BR    R13           All converted; return.
                                                                           505 *
                                                                           506 * Convert extended BFP to integers using each possible rounding mode.
                                                                           507 * Ten test results are generated for each input.  A 48-byte test result
                                                                           508 * section is used to keep results sets aligned on a quad-double word.
                                                                           509 *
                                                                           510 * The first four tests use rounding modes specified in the FPCR with
                                                                           511 * the IEEE Inexact exception supressed.  SRNM (2-bit) is used  for
                                                                           512 * the first two FPCR-controlled tests and SRNMB (3-bit) is used for
                                                                           513 * the last two To get full coverage of that instruction pair.
                                                                           514 *
                                                                           515 * The next six results use instruction-specified rounding modes.
                                                                           516 *
                                                                           517 * The default rounding mode (0 for RNTE) is not tested in this section;
                                                                           518 * prior tests used the default rounding mode.  RNTE is tested
                                                                           519 * explicitly as a rounding mode in this section.
                                                                           520 *
0000000000000572  9823 A000                             0000000000000000   521 LDXBRA   LM    R2,R3,0(R10)  Get count and address of test input values
0000000000000576  9878 A008                             0000000000000008   522          LM    R7,R8,8(R10)  Get address of result area and flag area.
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page    13

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

000000000000057A  1222                                                     523          LTR   R2,R2         Any test cases?
000000000000057C  078D                                                     524          BZR   R13           ..No, return to caller
000000000000057E  0DC0                                                     525          BASR  R12,0         Set top of loop
                                                                           526 *
0000000000000580  6800 3000                             0000000000000000   527          LD    R0,0(0,R3)    Get extended BFP test value part 1
0000000000000584  6820 3008                             0000000000000008   528          LD    R2,8(0,R3)    Get extended BFP test value part 2
                                                                           529 *
                                                                           530 * Test cases using rounding mode specified in the FPCR
                                                                           531 *
0000000000000588  B29D 0274                             0000000000000274   532          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
000000000000058C  B299 0001                             0000000000000001   533          SRNM  1             SET FPCR to RZ, Round towards zero.
0000000000000590  B345 0410                                                534          LDXBRA R1,0,R0,B'0100'  FPCR ctl'd rounding, inexact masked
0000000000000594  6010 7000                             0000000000000000   535          STD   R1,0*8(0,R7)  Store rounded long BFP result
0000000000000598  B29C 8000                             0000000000000000   536          STFPC 0(R8)         Store resulting FPCR flags and DXC
                                                                           537 *
000000000000059C  B29D 0274                             0000000000000274   538          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
00000000000005A0  B299 0002                             0000000000000002   539          SRNM  2             SET FPCR to RP, Round to +infinity
00000000000005A4  B345 0410                                                540          LDXBRA R1,0,R0,B'0100'  FPCR ctl'd rounding, inexact masked
00000000000005A8  6010 7008                             0000000000000008   541          STD   R1,1*8(0,R7)  Store rounded long BFP result
00000000000005AC  B29C 8004                             0000000000000004   542          STFPC 1*4(R8)       Store resulting FPCR flags and DXC
                                                                           543 *
00000000000005B0  B29D 0274                             0000000000000274   544          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
00000000000005B4  B2B8 0003                             0000000000000003   545          SRNMB 3             SET FPCR to RM, Round to -infinity
00000000000005B8  B345 0410                                                546          LDXBRA R1,0,R0,B'0100'  FPCR ctl'd rounding, inexact masked
00000000000005BC  6010 7010                             0000000000000010   547          STD   R1,2*8(0,R7)  Store rounded long BFP result
00000000000005C0  B29C 8008                             0000000000000008   548          STFPC 2*4(R8)       Store resulting FPCR flags and DXC
                                                                           549 *
00000000000005C4  B29D 0274                             0000000000000274   550          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
00000000000005C8  B2B8 0007                             0000000000000007   551          SRNMB 7             RPS, Round Prepare for Shorter Precision
00000000000005CC  B345 0410                                                552          LDXBRA R1,0,R0,B'0100'  FPCR ctl'd rounding, inexact masked
00000000000005D0  6010 7018                             0000000000000018   553          STD   R1,3*8(0,R7)  Store rounded long BFP result
00000000000005D4  B29C 800C                             000000000000000C   554          STFPC 3*4(R8)       Store resulting FPCR flags and DXC
                                                                           555 *
00000000000005D8  B29D 0274                             0000000000000274   556          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
00000000000005DC  B345 1010                                                557          LDXBRA R1,1,R0,B'0000'  RNTA Round to nearest, ties away from zero
00000000000005E0  6010 7020                             0000000000000020   558          STD   R1,4*8(0,R7)  Store rounded long BFP result
00000000000005E4  B29C 8010                             0000000000000010   559          STFPC 4*4(R8)       Store resulting FPCR flags and DXC
                                                                           560 *
00000000000005E8  B29D 0274                             0000000000000274   561          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
00000000000005EC  B345 3010                                                562          LDXBRA R1,3,R0,B'0000'  RPS Round to prepare for shorter precision
00000000000005F0  6010 7028                             0000000000000028   563          STD   R1,5*8(0,R7)  Store rounded long BFP result
00000000000005F4  B29C 8014                             0000000000000014   564          STFPC 5*4(R8)       Store resulting FPCR flags and DXC
                                                                           565 *
00000000000005F8  B29D 0274                             0000000000000274   566          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
00000000000005FC  B345 4010                                                567          LDXBRA R1,4,R0,B'0000'  RNTE Round to nearest, ties to even
0000000000000600  6010 7030                             0000000000000030   568          STD   R1,6*8(0,R7)  Store rounded long BFP result
0000000000000604  B29C 8018                             0000000000000018   569          STFPC 6*4(R8)       Store resulting FPCR flags and DXC
                                                                           570 *
0000000000000608  B29D 0274                             0000000000000274   571          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
000000000000060C  B345 5010                                                572          LDXBRA R1,5,R0,B'0000'  RZ Round toward zero
0000000000000610  6010 7038                             0000000000000038   573          STD   R1,7*8(0,R7)  Store rounded long BFP result
0000000000000614  B29C 801C                             000000000000001C   574          STFPC 7*4(R8)       Store resulting FPCR flags and DXC
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page    14

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

                                                                           575 *
0000000000000618  B29D 0274                             0000000000000274   576          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
000000000000061C  B345 6010                                                577          LDXBRA R1,6,R0,B'0000'  Round to +inf
0000000000000620  6010 7040                             0000000000000040   578          STD   R1,8*8(0,R7)  Store rounded long BFP result
0000000000000624  B29C 8020                             0000000000000020   579          STFPC 8*4(R8)       Store resulting FPCR flags and DXC
                                                                           580 *
0000000000000628  B29D 0274                             0000000000000274   581          LFPC  FPCREGNT      Set exceptions non-trappable, clear flags
000000000000062C  B345 7010                                                582          LDXBRA R1,7,R0,B'0000'  Round to -inf
0000000000000630  6010 7048                             0000000000000048   583          STD   R1,9*8(0,R7)  Store rounded long BFP result
0000000000000634  B29C 8024                             0000000000000024   584          STFPC 9*4(R8)       Store resulting FPCR flags and DXC
                                                                           585 *
0000000000000638  4130 3010                             0000000000000010   586          LA    R3,16(0,R3)    Point to next input value
000000000000063C  4170 7050                             0000000000000050   587          LA    R7,10*8(0,R7)  Point to next long BFP rounded result
0000000000000640  4180 8030                             0000000000000030   588          LA    R8,12*4(0,R8)  Point to next FPCR result area
0000000000000644  062C                                                     589          BCTR  R2,R12        Convert next input value.
0000000000000646  07FD                                                     590          BR    R13           All converted; return.
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page    15

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

                                                                           592 ***********************************************************************
                                                                           593 *
                                                                           594 * BFP inputs.  One set of longs and two sets of extendeds are included.
                                                                           595 * Each set includes input values for basic exception testing and input
                                                                           596 * values for exhaustive rounding mode testing.  One set of extended
                                                                           597 * inputs is used to generate short results, and the other is used to
                                                                           598 * generate long results.  The same set cannot be used for both long
                                                                           599 * and short because the rounding points are different.
                                                                           600 *
                                                                           601 * We can cheat and use the same decimal values for long to short and
                                                                           602 * and extended to short because the result has the same number of
                                                                           603 * bits and the rounding uses the same number of bits in the pre-
                                                                           604 * rounded result.
                                                                           605 *
                                                                           606 ***********************************************************************


                                                                           608 *
0000000000000648                                                           609 LTOSIN   DS    0F        Inputs for long to short BFP basic tests
0000000000000648  00000000 00000000                                        610          DC    X'0000000000000000'         +0
0000000000000650  3FF80000 00000000                                        611          DC    X'3FF8000000000000'         +1.5
0000000000000658  BFF80000 00000000                                        612          DC    X'BFF8000000000000'         -1.5
0000000000000660  7FF01000 00000000                                        613          DC    X'7FF0100000000000'         SNaN
0000000000000668  7FF81100 00000000                                        614          DC    X'7FF8110000000000'         QNaN
0000000000000670                                                           615          DS    0F           required by asma for following EQU to work.
                                      0000000000000028  0000000000000001   616 LTOSCT   EQU   *-LTOSIN     Count of long BFP in list * 8
                                                                           617 *
0000000000000670                                                           618 LTOSINRM DS    0F        Inputs for long to short BFP rounding tests
                                                                           619 *              x'8000000000000000'    sign bit
                                                                           620 *              x'7FF0000000000000'    Biased Exponent
                                                                           621 *              x'000FFFFFE0000000'    Significand used in short
                                                                           622 *              x'000000001FC00000'    Significand used in rounding
                                                                           623 *              x'00000000003FFFFF'    'extra' significand bits
                                                                           624 *   Note: in the comments below, 'up' and 'down' mean 'toward
                                                                           625 *   higher magnitude' and 'toward lower magnitude' respectively and
                                                                           626 *   without regard to the sign, and rounding is to short BFP.
                                                                           627 *
                                                                           628 * Exact (fits in short BFP)   ..  1.99999988079071044921875
0000000000000670  3FFFFFFF E0000000                                        629          DC    X'3FFFFFFFE0000000'    Positive exact
0000000000000678  BFFFFFFF E0000000                                        630          DC    X'BFFFFFFFE0000000'    Negative exact
                                                                           631 *
                                                                           632 * Tie odd - rounds up    ..  1.999999940395355224609375
                                                                           633 * rounds up to                ..  2.0
                                                                           634 * rounds down to              ..  1.99999988079071044921875
0000000000000680  3FFFFFFF F0000000                                        635          DC    X'3FFFFFFFF0000000'    Positive tie odd
0000000000000688  BFFFFFFF F0000000                                        636          DC    X'BFFFFFFFF0000000'    Negative tie odd
                                                                           637 *
                                                                           638 * Tie even - rounds down ..  1.999999821186065673828125
                                                                           639 * rounds up to                ..  1.99999988079071044921875
                                                                           640 * rounds down to              ..  1.9999997615814208984375
0000000000000690  3FFFFFFF D0000000                                        641          DC    X'3FFFFFFFD0000000'    Positive tie even
0000000000000698  BFFFFFFF D0000000                                        642          DC    X'BFFFFFFFD0000000'    Negative tie even
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page    16

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

                                                                           643 *
                                                                           644 * False exact 1.9999998817220328017896235905936919152736663818359375
                                                                           645 * ..rounds up to       2.0
                                                                           646 * ..rounds down to     1.99999988079071044921875
00000000000006A0  3FFFFFFF E03FFFFF                                        647          DC    X'3FFFFFFFE03FFFFF'    Positive false exact
00000000000006A8  BFFFFFFF E03FFFFF                                        648          DC    X'BFFFFFFFE03FFFFF'    Negative false exact
                                                                           649 *
                                                                           650 * Nearest is towards zero: 1.9999998812563717365264892578125
                                                                           651 * ..rounds up to           2.0
                                                                           652 * ..rounds down to         1.99999988079071044921875
00000000000006B0  3FFFFFFF E0200000                                        653          DC    X'3FFFFFFFE0200000'    Positive zero closer
00000000000006B8  BFFFFFFF E0200000                                        654          DC    X'BFFFFFFFE0200000'    Negative zero closer
                                                                           655 *
                                                                           656 * Nearest is away from zero: 1.999999999068677425384521484375
                                                                           657 * ..rounds up to             2.0
                                                                           658 * ..rounds down to           1.99999988079071044921875
00000000000006C0  3FFFFFFF FFC00000                                        659          DC    X'3FFFFFFFFFC00000'    Positive zero further
00000000000006C8  BFFFFFFF FFC00000                                        660          DC    X'BFFFFFFFFFC00000'    Negative zero further
00000000000006D0                                                           661          DS    0F           required by asma for following EQU to work.
                                      0000000000000060  0000000000000001   662 LTOSRMCT EQU   *-LTOSINRM   Count of long BFP rounding tests * 8
                                                                           663 *
00000000000006D0                                                           664 XTOSIN   DS    0D        Inputs for extended to short BFP basic tests
00000000000006D0  00000000 00000000                                        665          DC    X'00000000000000000000000000000000'         +0
00000000000006E0  3FFF8000 00000000                                        666          DC    X'3FFF8000000000000000000000000000'         +1.5
00000000000006F0  BFFF8000 00000000                                        667          DC    X'BFFF8000000000000000000000000000'         -1.5
0000000000000700  7FFF0100 00000000                                        668          DC    X'7FFF0100000000000000000000000000'         SNaN
0000000000000710  7FFF8110 00000000                                        669          DC    X'7FFF8110000000000000000000000000'         QNaN
0000000000000720                                                           670          DS    0D           required by asma for following EQU to work.
                                      0000000000000050  0000000000000001   671 XTOSCT   EQU   *-XTOSIN     Count of extended BFP in list * 16
                                                                           672 *
0000000000000720                                                           673 XTOSINRM DS    0D     Inputs for extended to short BFP rounding tests
                                                                           674 *              x'80000000000000000000000000000000'  sign bit
                                                                           675 *              x'7FFF0000000000000000000000000000'  Biased Exponent
                                                                           676 *              x'0000FFFFFE0000000000000000000000'  Sig'd used in short
                                                                           677 *              x'0000000001FC00000000000000000000'  Sig'd used in rndg
                                                                           678 *              x'000000000003FFFFFFFFFFFFFFFFFFFF'  'extra' sig'd bits
                                                                           679 *   Note: in the comments below, 'up' and 'down' mean 'toward
                                                                           680 *   higher magnitude' and 'toward lower magnitude' respectively and
                                                                           681 *   without regard to the sign, and rounding is to short BFP.
                                                                           682 *
                                                                           683 * Exact (fits in short BFP)   ..  1.99999988079071044921875
0000000000000720  3FFFFFFF FE000000                                        684          DC    X'3FFFFFFFFE0000000000000000000000'    Pos. exact
0000000000000730  BFFFFFFF FE000000                                        685          DC    X'BFFFFFFFFE0000000000000000000000'    Neg. exact
                                                                           686 *
                                                                           687 * Tie odd - rounds up    ..  1.999999940395355224609375
                                                                           688 * rounds up to                ..  2.0
                                                                           689 * rounds down to              ..  1.99999988079071044921875
0000000000000740  3FFFFFFF FF000000                                        690          DC    X'3FFFFFFFFF0000000000000000000000'    Pos. tie odd
0000000000000750  BFFFFFFF FF000000                                        691          DC    X'BFFFFFFFFF0000000000000000000000'    Neg. tie odd
                                                                           692 *
                                                                           693 * Tie even - rounds down ..  1.999999821186065673828125
                                                                           694 * rounds up to                ..  1.99999988079071044921875
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page    17

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

                                                                           695 * rounds down to              ..  1.9999997615814208984375
0000000000000760  3FFFFFFF FD000000                                        696          DC    X'3FFFFFFFFD0000000000000000000000'    Pos. tie even
0000000000000770  BFFFFFFF FD000000                                        697          DC    X'BFFFFFFFFD0000000000000000000000'    Neg. tie even
                                                                           698 *
                                                                           699 * False exact 1.9999998817220330238342285156249998... (continues)
                                                                           700 *               ..07407005561276414694402205741507... (continues)
                                                                           701 *               ..2681461898351784611804760061204433441162109375
                                                                           702 * ..rounds up to       2.0
                                                                           703 * ..rounds down to     1.99999988079071044921875
0000000000000780  3FFFFFFF FE03FFFF                                        704          DC    X'3FFFFFFFFE03FFFFFFFFFFFFFFFFFFFF'    Pos. false exact
0000000000000790  BFFFFFFF FE03FFFF                                        705          DC    X'BFFFFFFFFE03FFFFFFFFFFFFFFFFFFFF'    Neg. false exact
                                                                           706 *
                                                                           707 * Nearest is towards zero: 1.9999998812563717365264892578125
                                                                           708 * ..rounds up to           2.0
                                                                           709 * ..rounds down to         1.99999988079071044921875
00000000000007A0  3FFFFFFF FE020000                                        710          DC    X'3FFFFFFFFE0200000000000000000000'    Pos. zero closer
00000000000007B0  BFFFFFFF FE020000                                        711          DC    X'BFFFFFFFFE0200000000000000000000'    Neg. zero closer
                                                                           712 *
                                                                           713 * Nearest is away from zero: 1.999999999068677425384521484375
                                                                           714 * ..rounds up to             2.0
                                                                           715 * ..rounds down to           1.99999988079071044921875
00000000000007C0  3FFFFFFF FFFC0000                                        716          DC    X'3FFFFFFFFFFC00000000000000000000'    Pos. zero further
00000000000007D0  BFFFFFFF FFFC0000                                        717          DC    X'BFFFFFFFFFFC00000000000000000000'    Neg. zero further
00000000000007E0                                                           718          DS    0D           required by asma for following EQU to work.
                                      00000000000000C0  0000000000000001   719 XTOSRMCT EQU   *-XTOSINRM   Count of extended BFP rounding tests * 16
                                                                           720 *
00000000000007E0                                                           721 XTOLIN   DS    0D        Inputs for extended to short BFP basic tests
00000000000007E0  00000000 00000000                                        722          DC    X'00000000000000000000000000000000'         +0
00000000000007F0  3FFF8000 00000000                                        723          DC    X'3FFF8000000000000000000000000000'         +1.5
0000000000000800  BFFF8000 00000000                                        724          DC    X'BFFF8000000000000000000000000000'         -1.5
0000000000000810  7FFF0100 00000000                                        725          DC    X'7FFF0100000000000000000000000000'         SNaN
0000000000000820  7FFF8110 00000000                                        726          DC    X'7FFF8110000000000000000000000000'         QNaN
0000000000000830                                                           727          DS    0D           required by asma for following EQU to work.
                                      0000000000000050  0000000000000001   728 XTOLCT   EQU   *-XTOLIN     Count of extended BFP in list * 16
                                                                           729 *
0000000000000830                                                           730 XTOLINRM DS    0D     Inputs for extended to short BFP rounding tests
                                                                           731 *              x'80000000000000000000000000000000'  sign bit
                                                                           732 *              x'7FFF0000000000000000000000000000'  Biased Exponent
                                                                           733 *              x'0000FFFFFFFFFFFFF000000000000000'  Sig'd used in short
                                                                           734 *              x'00000000000000000FFC000000000000'  Sig'd used in rndg
                                                                           735 *              x'00000000000000000003FFFFFFFFFFFF'  'extra' sig'd bits
                                                                           736 *2345678901234567890123456789012345678901234567890123456789012345678901
                                                                           737 *   Note: in the comments below, 'up' and 'down' mean 'toward
                                                                           738 *   higher magnitude' and 'toward lower magnitude' respectively and
                                                                           739 *   without regard to the sign, and rounding is to short BFP.
                                                                           740 *
                                                                           741 *
                                                                           742 * Exact (fits in short BFP)
                                                                           743 * ..  1.9999999999999997779553950749686919152736663818359375
                                                                           744 *
0000000000000830  3FFFFFFF FFFFFFFF                                        745          DC    X'3FFFFFFFFFFFFFFFF000000000000000'    Pos. exact
0000000000000840  BFFFFFFF FFFFFFFF                                        746          DC    X'BFFFFFFFFFFFFFFFF000000000000000'    Neg. exact
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page    18

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

                                                                           747 *
                                                                           748 *
                                                                           749 * Tie odd - rounds up
                                                                           750 * ..  1.99999999999999988897769753748434595763683319091796875
                                                                           751 * rounds up to                ..  2.0
                                                                           752 * rounds down to
                                                                           753 * ..  1.9999999999999997779553950749686919152736663818359375
                                                                           754 *
0000000000000850  3FFFFFFF FFFFFFFF                                        755          DC    X'3FFFFFFFFFFFFFFFF800000000000000'    Pos. tie odd
0000000000000860  BFFFFFFF FFFFFFFF                                        756          DC    X'BFFFFFFFFFFFFFFFF800000000000000'    Neg. tie odd
                                                                           757 *
                                                                           758 *
                                                                           759 * Tie even - rounds down
                                                                           760 * ..  1.99999999999999966693309261245303787291049957275390625
                                                                           761 * rounds up to
                                                                           762 * ..  1.9999999999999997779553950749686919152736663818359375
                                                                           763 * rounds down to
                                                                           764 * ..  1.999999999999999555910790149937383830547332763671875
                                                                           765 *
0000000000000870  3FFFFFFF FFFFFFFF                                        766          DC    X'3FFFFFFFFFFFFFFFE800000000000000'    Pos. tie even
0000000000000880  BFFFFFFF FFFFFFFF                                        767          DC    X'BFFFFFFFFFFFFFFFE800000000000000'    Neg. tie even
                                                                           768 *
                                                                           769 *
                                                                           770 * False exact 1.9999998817220330238342285156249998... (continues)
                                                                           771 *               ..07407005561276414694402205741507... (continues)
                                                                           772 *               ..2681461898351784611804760061204433441162109375
                                                                           773 * ..rounds up to       2.0
                                                                           774 * ..rounds down to
                                                                           775 * ..  1.9999999999999997779553950749686919152736663818359375
                                                                           776 *
0000000000000890  3FFFFFFF FFFFFFFF                                        777          DC    X'3FFFFFFFFFFFFFFFF003FFFFFFFFFFFF'    Pos. false exact
00000000000008A0  BFFFFFFF FFFFFFFF                                        778          DC    X'BFFFFFFFFFFFFFFFF003FFFFFFFFFFFF'    Neg. false exact
                                                                           779 *
                                                                           780 *
                                                                           781 * Nearest is towards zero:
                                                                           782 * ..  1.99999999999999977817223550946579280207515694200992584228515625
                                                                           783 * ..rounds up to           2.0
                                                                           784 * ..rounds down to
                                                                           785 * ..  1.9999999999999997779553950749686919152736663818359375
                                                                           786 *
00000000000008B0  3FFFFFFF FFFFFFFF                                        787          DC    X'3FFFFFFFFFFFFFFFF004000000000000'    Pos. zero closer
00000000000008C0  BFFFFFFF FFFFFFFF                                        788          DC    X'BFFFFFFFFFFFFFFFF004000000000000'    Neg. zero closer
                                                                           789 *
                                                                           790 *
                                                                           791 * Nearest is away from zero:
                                                                           792 * ..  1.9999999999999999722444243843710864894092082977294921875
                                                                           793 * ..rounds up to             2.0
                                                                           794 * ..rounds down to
                                                                           795 * ..  1.999999999999999555910790149937383830547332763671875
                                                                           796 *
00000000000008D0  3FFFFFFF FFFFFFFF                                        797          DC    X'3FFFFFFFFFFFFFFFFE00000000000000'    Pos. zero further
00000000000008E0  BFFFFFFF FFFFFFFF                                        798          DC    X'BFFFFFFFFFFFFFFFFE00000000000000'    Neg. zero further
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page    19

      LOC            OBJECT CODE           ADDR1             ADDR2        STMT

00000000000008F0                                                           799          DS    0D           required by asma for following EQU to work.
                                      00000000000000C0  0000000000000001   800 XTOLRMCT EQU   *-XTOLINRM   Count of extended BFP rounding tests * 16
                                                                           801 *
                                                                           802 *  Locations for results
                                                                           803 *
                                      0000000000001000  0000000000000000   804 LTOSOUT  EQU   BFPLDRND+X'1000'    Short BFP rounded from long
                                                                           805 *                                  ..5 pairs planned, room for 16
                                      0000000000001080  0000000000000000   806 LTOSFLGS EQU   BFPLDRND+X'1080'    FPCR flags and DXC from above
                                                                           807 *                                  ..5 pairs planned, room for 16
                                      0000000000001100  0000000000000000   808 LTOSRMO  EQU   BFPLDRND+X'1100'    Short BFP result rounding tests
                                                                           809 *                                  ..12 sets planned, room for 21
                                      0000000000001500  0000000000000000   810 LTOSRMOF EQU   BFPLDRND+X'1500'    FPCR flags and DXC from above
                                                                           811 *                                  ..12 sets planned, room for 21
                                                                           812 *
                                      0000000000001900  0000000000000000   813 XTOSOUT  EQU   BFPLDRND+X'1900'    Short BFP rounded from extended
                                                                           814 *                                  ..5 pairs planned, room for 16
                                      0000000000001980  0000000000000000   815 XTOSFLGS EQU   BFPLDRND+X'1980'    FPCR flags and DXC from above
                                                                           816 *                                  ..5 pairs planned, room for 16
                                      0000000000001A00  0000000000000000   817 XTOSRMO  EQU   BFPLDRND+X'1A00'    Short BFP rounding tests
                                                                           818 *                                  ..12 sets planned, room for 21
                                      0000000000001E00  0000000000000000   819 XTOSRMOF EQU   BFPLDRND+X'1E00'    FPCR flags and DXC from above
                                                                           820 *                                  ..12 sets planned, room for 21
                                                                           821
                                                                           822 *
                                      0000000000002200  0000000000000000   823 XTOLOUT  EQU   BFPLDRND+X'2200'    Long BFP rounded from extended
                                                                           824 *                                  ..5 pairs planned, room for 16
                                      0000000000002300  0000000000000000   825 XTOLFLGS EQU   BFPLDRND+X'2300'    FPCR flags and DXC from above
                                                                           826 *                                  ..5 pairs planned, room for 32
                                      0000000000002400  0000000000000000   827 XTOLRMO  EQU   BFPLDRND+X'2400'    Long BFP rounding tests
                                                                           828 *                                  ..12 results planned, room for 22
                                      0000000000002B00  0000000000000000   829 XTOLRMOF EQU   BFPLDRND+X'2B00'    FPCR flags and DXC from above
                                                                           830 *                                  ..12 results planned, room for 21
                                                                           831 *
                                                                           832 *
00000000000008F0                                                           833          END
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page    20

     SYMBOL        TYPE  VALUE   LENGTH  DEFN  REFERENCES

BFPLDRND            J    000000    2288   120  138  140  141  143  145  193  804  806  808  810  813  815  817  819  823  825  827
                                               829
CTLR0               F    000270       4   183  158  159  160
FPCREGNT            X    000274       4   184  247  289  295  301  307  315  320  325  330  335  340  368  410  416  422  428  436
                                               441  446  451  456  461  489  532  538  544  550  556  561  566  571  576  581
FPCREGTR            X    000278       4   185  253  373  494
HARDWAIT            X    000260       8   181  154
IMAGE               1    000000    2288     0
LDXBR               I    000528       4   481  173
LDXBRA              I    000572       4   521  175
LEDBR               I    0002F0       4   239  163
LEDBRA              I    00033A       4   279  165
LEXBR               I    00040C       4   360  168
LEXBRA              I    000456       4   400  170
LTOSBAS             F    000290       4   194  162
LTOSCT              U    000028       1   616  195
LTOSFLGS            U    001080       0   806  198
LTOSIN              F    000648       4   609  616  196
LTOSINRM            F    000670       4   618  662  214
LTOSOUT             U    001000       0   804  197
LTOSRM              F    0002C0       4   212  164
LTOSRMCT            U    000060       1   662  213
LTOSRMO             U    001100       0   808  215
LTOSRMOF            U    001500       0   810  216
PCINTCD             H    00008E       2   139  151
PCNOTDTA            I    00020C       4   154  152
PCOLDPSW            U    000150       0   140  153
PROGCHK             H    000200       2   150  144
R0                  U    000000       1   121  158  160  246  248  254  285  291  297  303  309  316  321  326  331  336  341  366
                                               369  375  406  412  418  424  430  437  442  447  452  457  462  487  490  496  527
                                               534  540  546  552  557  562  567  572  577  582
R1                  U    000001       1   122  245  248  249  252  254  255  291  292  297  298  303  304  309  310  316  317  321
                                               322  326  327  331  332  336  337  341  342  369  370  374  375  376  412  413  418
                                               419  424  425  430  431  437  438  442  443  447  448  452  453  457  458  462  463
                                               490  491  495  496  497  534  535  540  541  546  547  552  553  557  558  562  563
                                               567  568  572  573  577  578  582  583
R10                 U    00000A       1   131  162  164  167  169  172  174  239  240  279  280  360  361  400  401  481  482  521
                                               522
R11                 U    00000B       1   132
R12                 U    00000C       1   133  243  261  283  348  364  382  404  469  485  503  525  589
R13                 U    00000D       1   134  163  165  168  170  173  175  242  262  282  349  363  383  403  470  484  504  524
                                               590
R14                 U    00000E       1   135
R15                 U    00000F       1   136
R2                  U    000002       1   123  239  241  261  279  281  348  360  362  367  382  400  402  469  481  483  488  503
                                               521  523  528  589
R3                  U    000003       1   124  239  246  258  279  285  345  360  366  367  379  400  406  466  481  487  488  500
                                               521  527  528  586
R4                  U    000004       1   125
R5                  U    000005       1   126
R6                  U    000006       1   127
R7                  U    000007       1   128  240  249  255  259  280  292  298  304  310  317  322  327  332  337  342  346  361
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page    21

     SYMBOL        TYPE  VALUE   LENGTH  DEFN  REFERENCES

                                               370  376  380  401  413  419  425  431  438  443  448  453  458  463  467  482  491
                                               497  501  522  535  541  547  553  558  563  568  573  578  583  587
R8                  U    000008       1   129  240  250  256  260  280  293  299  305  311  318  323  328  333  338  343  347  361
                                               371  377  381  401  414  420  426  432  439  444  449  454  459  464  468  482  492
                                               498  502  522  536  542  548  554  559  564  569  574  579  584  588
R9                  U    000009       1   130
START               I    000210       4   158  142
WAITPSW             X    000250       8   180  177
XTOLBAS             F    0002B0       4   206  172
XTOLCT              U    000050       1   728  207
XTOLFLGS            U    002300       0   825  210
XTOLIN              D    0007E0       8   721  728  208
XTOLINRM            D    000830       8   730  800  226
XTOLOUT             U    002200       0   823  209
XTOLRM              F    0002E0       4   224  174
XTOLRMCT            U    0000C0       1   800  225
XTOLRMO             U    002400       0   827  227
XTOLRMOF            U    002B00       0   829  228
XTOSBAS             F    0002A0       4   200  167
XTOSCT              U    000050       1   671  201
XTOSFLGS            U    001980       0   815  204
XTOSIN              D    0006D0       8   664  671  202
XTOSINRM            D    000720       8   673  719  220
XTOSOUT             U    001900       0   813  203
XTOSRM              F    0002D0       4   218  169
XTOSRMCT            U    0000C0       1   719  219
XTOSRMO             U    001A00       0   817  221
XTOSRMOF            U    001E00       0   819  222
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page    22

MACRO   DEFN  REFERENCES

No defined macros
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page    23

   DESC     SYMBOL   SIZE    POS      ADDR

Entry: 0

Image      IMAGE     2288  000-8EF  000-8EF
  Region             2288  000-8EF  000-8EF
    CSECT  BFPLDRND  2288  000-8EF  000-8EF
ASMA Ver. 0.2.0  ieee-loadr.asm: Test IEEE Load Rounded                                             17 Jul 2016 10:14:16  Page    24

   STMT                            FILE NAME

1     C:\Users\srorso\Documents\GitHub\hyperion\tests\ieee-loadr.asm


** NO ERRORS FOUND **

