DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "IEEE"
unitName "NUMERIC_STD"
itemName "ALL"
)
(DmPackageRef
library "common"
unitName "constants"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "i_gain2correction"
duLibraryName "ip"
duName "fifo_communications"
elements [
]
mwi 0
uid 119,0
)
(Instance
name "U_1"
duLibraryName "gain"
duName "gain_fast"
elements [
]
mwi 0
uid 391,0
)
]
embeddedInstances [
(EmbeddedInstance
name "data3"
number "9"
)
(EmbeddedInstance
name "clk7"
number "8"
)
]
libraryRefs [
"ieee"
"common"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "K:\\fk_kinsey_06\\src\\tb_design\\tb_gain\\hdl"
)
(vvPair
variable "HDSDir"
value "K:\\fk_kinsey_06\\src\\tb_design\\tb_gain\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "K:\\fk_kinsey_06\\src\\tb_design\\tb_gain\\hds\\tb_fifo_gain_fast\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "K:\\fk_kinsey_06\\src\\tb_design\\tb_gain\\hds\\tb_fifo_gain_fast\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "K:\\fk_kinsey_06\\src\\tb_design\\tb_gain\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "K:\\fk_kinsey_06\\src\\tb_design\\tb_gain\\hds\\tb_fifo_gain_fast"
)
(vvPair
variable "d_logical"
value "K:\\fk_kinsey_06\\src\\tb_design\\tb_gain\\hds\\tb_fifo_gain_fast"
)
(vvPair
variable "date"
value "02/06/2015"
)
(vvPair
variable "day"
value "mar"
)
(vvPair
variable "day_long"
value "martes"
)
(vvPair
variable "dd"
value "02"
)
(vvPair
variable "entity_name"
value "tb_fifo_gain_fast"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "LANCHARES"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "tb_gain"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HOME_PROJECT/src/tb_design/tb_gain/designcheck"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HOME_PROJECT/src/tb_design/tb_gain/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HOME_PROJECT/src/tb_design/tb_gain/ise"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HOME_PROJECT/work/compilation"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HOME_PROJECT/src/tb_design/tb_gain/ise"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "tb_fifo_gain_fast"
)
(vvPair
variable "month"
value "jun"
)
(vvPair
variable "month_long"
value "junio"
)
(vvPair
variable "p"
value "K:\\fk_kinsey_06\\src\\tb_design\\tb_gain\\hds\\tb_fifo_gain_fast\\struct.bd"
)
(vvPair
variable "p_logical"
value "K:\\fk_kinsey_06\\src\\tb_design\\tb_gain\\hds\\tb_fifo_gain_fast\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "fk_kinsey_06"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "C:\\questasim64_10.1d\\win64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "16:27:47"
)
(vvPair
variable "unit"
value "tb_fifo_gain_fast"
)
(vvPair
variable "user"
value "Juan Lanchares"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (HdlText
uid 109,0
optionalChildren [
*2 (EmbeddedText
uid 115,0
commentText (CommentText
uid 116,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 117,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "8000,27000,26000,32000"
)
oxt "38000,35000,56000,40000"
text (MLText
uid 118,0
va (VaSet
isHidden 1
)
xt "8200,27200,20900,31200"
st "
p_rst : process
begin
  rst <= '0';
  ppr_data<=\"0000000000000000\";
  wr_en<='0';
  ppr_ready <='0';
  wait for 1 ns;
  rst <= '1';
  wait for 250 ns;
  rst <= '0';
  
  wait for 10 ns;  
  r<=\"0000000000000011\";
 ppr_data<=\"0000000000000000\";
  wr_en<='1';
    wait for 10 ns;
  ppr_data<=\"0000000000000001\";
  wait for 10 ns;
  ppr_data<=\"0000000000000010\";
  wait for 10 ns;
  ppr_data<=\"0000000000000011\";
  wait for 10 ns;
  ppr_data<=\"0000000000000100\";
  wait for 10 ns;
  ppr_data<=\"0000000000000101\";
  wait for 10 ns;
  ppr_data<=\"0000000000000110\";
  wait for 10 ns;
  ppr_data<=\"0000000000000111\";
  wait for 10 ns;
  ppr_data<=\"0000000000001000\";
  wait for 10 ns;
  ppr_data<=\"0000000000001001\";
  wait for 10 ns;
  ppr_data<=\"0000000000001010\";
  wait for 10 ns;
  ppr_data<=\"0000000000001011\";
  wait for 10 ns;
  ppr_data<=\"0000000000001100\";
  wait for 10 ns;
  ppr_data<=\"0000000000001101\";
  wait for 10 ns;
  ppr_data<=\"0000000000001110\";
  wait for 10 ns;
  ppr_data<=\"0000000000001111\";
  wait for 10 ns;
  wr_en<='0'; 
  ppr_ready <='1';
  wait for 10 ns;
  ppr_ready <='0';
  
  wait;
end process p_rst; 









"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 110,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "2000,16000,7000,33000"
)
oxt "32000,30000,36000,34000"
ttg (MlTextGroup
uid 111,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*3 (Text
uid 112,0
va (VaSet
font "Arial,8,1"
)
xt "3150,23000,5550,24000"
st "data3"
blo "3150,23800"
tm "HdlTextNameMgr"
)
*4 (Text
uid 113,0
va (VaSet
font "Arial,8,1"
)
xt "3150,24000,3950,25000"
st "9"
blo "3150,24800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 114,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "2250,31250,3750,32750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*5 (SaComponent
uid 119,0
optionalChildren [
*6 (CptPort
uid 129,0
optionalChildren [
*7 (FFT
pts [
"22000,21250"
"22375,22000"
"21625,22000"
]
uid 133,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "21625,21250,22375,22000"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 130,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21625,22000,22375,22750"
)
tg (CPTG
uid 131,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 132,0
ro 270
va (VaSet
)
xt "21500,19700,22500,21000"
st "clk"
blo "22300,21000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Global clock"
o 1
)
)
)
*8 (CptPort
uid 134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 135,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,22000,23375,22750"
)
tg (CPTG
uid 136,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 137,0
ro 270
va (VaSet
)
xt "22500,19300,23500,21000"
st "srst"
blo "23300,21000"
)
)
thePort (LogicalPort
decl (Decl
n "srst"
t "std_logic"
eolc "Synchronous reset"
o 4
)
)
)
*9 (CptPort
uid 138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,17625,17000,18375"
)
tg (CPTG
uid 140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 141,0
va (VaSet
)
xt "18000,17500,19400,18500"
st "din"
blo "18000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input data"
o 2
)
)
)
*10 (CptPort
uid 142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 143,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,18625,17000,19375"
)
tg (CPTG
uid 144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 145,0
va (VaSet
)
xt "18000,18500,20400,19500"
st "wr_en"
blo "18000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 5
)
)
)
*11 (CptPort
uid 146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 147,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,18625,28750,19375"
)
tg (CPTG
uid 148,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 149,0
va (VaSet
)
xt "24700,18500,27000,19500"
st "rd_en"
ju 2
blo "27000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "rd_en"
t "std_logic"
eolc "Read enable"
o 3
)
)
)
*12 (CptPort
uid 150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 151,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,17625,28750,18375"
)
tg (CPTG
uid 152,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 153,0
va (VaSet
)
xt "25200,17500,27000,18500"
st "dout"
ju 2
blo "27000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 6
)
)
)
*13 (CptPort
uid 154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,20625,17000,21375"
)
tg (CPTG
uid 156,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 157,0
va (VaSet
)
xt "18000,20500,19400,21500"
st "full"
blo "18000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_logic"
eolc "FIFO full. Active high"
o 8
)
)
)
*14 (CptPort
uid 158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 159,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,19625,17000,20375"
)
tg (CPTG
uid 160,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 161,0
va (VaSet
)
xt "18000,19500,21100,20500"
st "overflow"
blo "18000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "overflow"
t "std_logic"
eolc "FIFO overflow. Active high"
o 9
)
)
)
*15 (CptPort
uid 162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 163,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,20625,28750,21375"
)
tg (CPTG
uid 164,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 165,0
va (VaSet
)
xt "24700,20500,27000,21500"
st "empty"
ju 2
blo "27000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_logic"
eolc "FIFO empty. Active high"
o 7
)
)
)
*16 (CptPort
uid 166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 167,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,19625,28750,20375"
)
tg (CPTG
uid 168,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 169,0
va (VaSet
)
xt "23400,19500,27000,20500"
st "underflow"
ju 2
blo "27000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "underflow"
t "std_logic"
eolc "FIFO underflow. Active high"
o 10
)
)
)
]
shape (Rectangle
uid 120,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
fillStyle 14
)
xt "17000,17000,28000,22000"
)
oxt "39000,34000,50000,39000"
ttg (MlTextGroup
uid 121,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*17 (Text
uid 122,0
va (VaSet
font "Arial,8,1"
)
xt "17200,14000,18300,15000"
st "ip"
blo "17200,14800"
tm "BdLibraryNameMgr"
)
*18 (Text
uid 123,0
va (VaSet
font "Arial,8,1"
)
xt "17200,15000,25900,16000"
st "fifo_communications"
blo "17200,15800"
tm "CptNameMgr"
)
*19 (Text
uid 124,0
va (VaSet
font "Arial,8,1"
)
xt "17200,16000,24400,17000"
st "i_gain2correction"
blo "17200,16800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 125,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 126,0
text (MLText
uid 127,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,18000,2000,18000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 128,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "17250,20250,18750,21750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*20 (HdlText
uid 217,0
optionalChildren [
*21 (EmbeddedText
uid 223,0
commentText (CommentText
uid 224,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 225,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "59000,41000,77000,46000"
)
oxt "38000,40000,56000,45000"
text (MLText
uid 226,0
va (VaSet
isHidden 1
)
xt "59200,41200,65700,45200"
st "
p_clk : process
begin
  clk <= '0';
  wait for 5 ns;
  clk <= '1';
  wait for 5 ns;
end process p_clk;                                      



"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 218,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "53000,36000,57000,40000"
)
oxt "32000,35000,36000,39000"
ttg (MlTextGroup
uid 219,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*22 (Text
uid 220,0
va (VaSet
font "Arial,8,1"
)
xt "54150,37000,55950,38000"
st "clk7"
blo "54150,37800"
tm "HdlTextNameMgr"
)
*23 (Text
uid 221,0
va (VaSet
font "Arial,8,1"
)
xt "54150,38000,54950,39000"
st "8"
blo "54150,38800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 222,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "53250,38250,54750,39750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*24 (Grouping
uid 227,0
optionalChildren [
*25 (CommentText
uid 229,0
shape (Rectangle
uid 230,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,55000,38000,56000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 231,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,55000,33600,56000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*26 (CommentText
uid 232,0
shape (Rectangle
uid 233,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "38000,51000,42000,52000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 234,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "38200,51000,41200,52000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*27 (CommentText
uid 235,0
shape (Rectangle
uid 236,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,53000,38000,54000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 237,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,53000,31200,54000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*28 (CommentText
uid 238,0
shape (Rectangle
uid 239,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "17000,53000,21000,54000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 240,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "17200,53000,19300,54000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*29 (CommentText
uid 241,0
shape (Rectangle
uid 242,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "38000,52000,58000,56000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 243,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "38200,52200,47400,53200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*30 (CommentText
uid 244,0
shape (Rectangle
uid 245,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "42000,51000,58000,52000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 246,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "42200,51000,47100,52000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*31 (CommentText
uid 247,0
shape (Rectangle
uid 248,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "17000,51000,38000,53000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 249,0
va (VaSet
fg "32768,0,0"
)
xt "24950,51500,30050,52500"
st "
UCM-ABSYS
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*32 (CommentText
uid 250,0
shape (Rectangle
uid 251,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "17000,54000,21000,55000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 252,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "17200,54000,19300,55000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*33 (CommentText
uid 253,0
shape (Rectangle
uid 254,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "17000,55000,21000,56000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 255,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "17200,55000,19900,56000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*34 (CommentText
uid 256,0
shape (Rectangle
uid 257,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,54000,38000,55000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 258,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,54000,32700,55000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 228,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "17000,51000,58000,56000"
)
oxt "14000,66000,55000,71000"
)
*35 (Net
uid 333,0
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 1
suid 1,0
)
declText (MLText
uid 334,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,50500,11800"
st "signal wr_en              : std_logic -- Write enable"
)
)
*36 (Net
uid 335,0
decl (Decl
n "ppr_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input data"
o 2
suid 2,0
)
declText (MLText
uid 336,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6200,59500,7000"
st "signal ppr_data           : std_logic_vector(15 DOWNTO 0) -- Input data"
)
)
*37 (Net
uid 337,0
decl (Decl
n "r"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 3,0
)
declText (MLText
uid 338,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,52500,10200"
st "signal r                  : std_logic_vector(15 DOWNTO 0)"
)
)
*38 (Net
uid 339,0
decl (Decl
n "clk"
t "std_logic"
eolc "Global clock"
o 4
suid 4,0
)
declText (MLText
uid 340,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3000,50500,3800"
st "signal clk                : std_logic -- Global clock"
)
)
*39 (Net
uid 343,0
decl (Decl
n "ppr_data_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 6
suid 6,0
)
declText (MLText
uid 344,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7000,60000,7800"
st "signal ppr_data_out       : std_logic_vector(15 DOWNTO 0) -- Output data"
)
)
*40 (Net
uid 345,0
decl (Decl
n "ppr_ready"
t "std_logic"
o 7
suid 7,0
)
declText (MLText
uid 346,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,42000,9400"
st "signal ppr_ready          : std_logic"
)
)
*41 (Net
uid 347,0
decl (Decl
n "ppr_read_fifo"
t "std_logic"
o 8
suid 8,0
)
declText (MLText
uid 348,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,42000,8600"
st "signal ppr_read_fifo      : std_logic"
)
)
*42 (Net
uid 349,0
decl (Decl
n "gain_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 9,0
)
declText (MLText
uid 350,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4600,52500,5400"
st "signal gain_data          : std_logic_vector(15 DOWNTO 0)"
)
)
*43 (Net
uid 351,0
decl (Decl
n "fifo_write_en_gain"
t "std_logic"
o 10
suid 10,0
)
declText (MLText
uid 352,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3800,42000,4600"
st "signal fifo_write_en_gain : std_logic"
)
)
*44 (Net
uid 353,0
decl (Decl
n "gain_ready"
t "std_logic"
o 11
suid 11,0
)
declText (MLText
uid 354,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,42000,6200"
st "signal gain_ready         : std_logic"
)
)
*45 (SaComponent
uid 391,0
optionalChildren [
*46 (CptPort
uid 355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,25625,46000,26375"
)
tg (CPTG
uid 357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 358,0
va (VaSet
font "arial,8,0"
)
xt "47000,25500,48300,26500"
st "rst"
blo "47000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
suid 1,0
)
)
)
*47 (CptPort
uid 359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 360,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54625,30000,55375,30750"
)
tg (CPTG
uid 361,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 362,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "54500,27700,55500,29000"
st "clk"
blo "55300,29000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 2,0
)
)
)
*48 (CptPort
uid 363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,28625,46000,29375"
)
tg (CPTG
uid 365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 366,0
va (VaSet
font "arial,8,0"
)
xt "47000,28500,50700,29500"
st "r : (15:0)"
blo "47000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "r"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 5,0
)
)
)
*49 (CptPort
uid 367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 368,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,18625,46000,19375"
)
tg (CPTG
uid 369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 370,0
va (VaSet
font "arial,8,0"
)
xt "47000,18500,53000,19500"
st "pp2g_read_fast"
blo "47000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pp2g_read_fast"
t "std_logic"
o 9
suid 10,0
)
)
)
*50 (CptPort
uid 371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 372,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,16625,46000,17375"
)
tg (CPTG
uid 373,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 374,0
va (VaSet
font "arial,8,0"
)
xt "47000,16500,53700,17500"
st "pp2g_fast : (15:0)"
blo "47000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "pp2g_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "covarianza estimada"
o 2
suid 11,0
)
)
)
*51 (CptPort
uid 375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 376,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,18625,64750,19375"
)
tg (CPTG
uid 377,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 378,0
va (VaSet
font "arial,8,0"
)
xt "58100,18500,63000,19500"
st "k_ready_fast"
ju 2
blo "63000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "k_ready_fast"
t "std_logic"
o 7
suid 12,0
)
)
)
*52 (CptPort
uid 379,0
ps "OnEdgeStrategy"
shape (Triangle
uid 380,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,19625,64750,20375"
)
tg (CPTG
uid 381,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 382,0
va (VaSet
font "arial,8,0"
)
xt "58300,19500,63000,20500"
st "k_write_fast"
ju 2
blo "63000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "k_write_fast"
t "std_logic"
o 8
suid 13,0
)
)
)
*53 (CptPort
uid 383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 384,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,16625,64750,17375"
)
tg (CPTG
uid 385,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 386,0
va (VaSet
font "arial,8,0"
)
xt "57700,16500,63000,17500"
st "k_fast : (15:0)"
ju 2
blo "63000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "k_fast"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 14,0
)
)
)
*54 (CptPort
uid 387,0
ps "OnEdgeStrategy"
shape (Triangle
uid 388,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,20625,46000,21375"
)
tg (CPTG
uid 389,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 390,0
va (VaSet
font "arial,8,0"
)
xt "47000,20500,50400,21500"
st "pp_ready"
blo "47000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "pp_ready"
t "std_logic"
o 3
suid 15,0
)
)
)
]
shape (Rectangle
uid 392,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "46000,15000,64000,30000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 393,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
uid 394,0
va (VaSet
font "arial,8,1"
)
xt "53200,24000,55200,25000"
st "gain"
blo "53200,24800"
tm "BdLibraryNameMgr"
)
*56 (Text
uid 395,0
va (VaSet
font "arial,8,1"
)
xt "53200,25000,57000,26000"
st "gain_fast"
blo "53200,25800"
tm "CptNameMgr"
)
*57 (Text
uid 396,0
va (VaSet
font "arial,8,1"
)
xt "53200,26000,55000,27000"
st "U_1"
blo "53200,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 397,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 398,0
text (MLText
uid 399,0
va (VaSet
font "Courier New,8,0"
)
xt "31000,21000,31000,21000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 400,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "46250,28250,47750,29750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*58 (Net
uid 433,0
decl (Decl
n "rst"
t "std_logic"
o 11
suid 12,0
)
declText (MLText
uid 434,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,42000,11000"
st "signal rst                : std_logic"
)
)
*59 (Wire
uid 271,0
optionalChildren [
*60 (BdJunction
uid 277,0
ps "OnConnectorStrategy"
shape (Circle
uid 278,0
va (VaSet
vasetType 1
)
xt "54600,33600,55400,34400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 272,0
va (VaSet
vasetType 3
)
xt "22000,22750,55000,36000"
pts [
"22000,22750"
"22000,34000"
"55000,34000"
"55000,36000"
]
)
start &6
end &20
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 276,0
ro 270
va (VaSet
)
xt "21000,24750,22000,26050"
st "clk"
blo "21800,26050"
tm "WireNameMgr"
)
)
on &38
)
*61 (Wire
uid 279,0
shape (OrthoPolyLine
uid 280,0
va (VaSet
vasetType 3
)
xt "55000,30750,55000,34000"
pts [
"55000,30750"
"55000,34000"
]
)
start &47
end &60
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 282,0
ro 270
va (VaSet
)
xt "54000,32750,55000,34050"
st "clk"
blo "54800,34050"
tm "WireNameMgr"
)
)
on &38
)
*62 (Wire
uid 283,0
shape (OrthoPolyLine
uid 284,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,29000,45250,29000"
pts [
"45250,29000"
"7000,29000"
]
)
start &48
end &1
ss 0
sat 32
eat 2
sty 1
st 0
sf 1
tg (WTG
uid 287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 288,0
va (VaSet
)
xt "40250,28000,43950,29000"
st "r : (15:0)"
blo "40250,28800"
tm "WireNameMgr"
)
)
on &37
)
*63 (Wire
uid 289,0
shape (OrthoPolyLine
uid 290,0
va (VaSet
vasetType 3
)
xt "64750,20000,69000,20000"
pts [
"64750,20000"
"69000,20000"
]
)
start &52
ss 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
)
xt "70000,20000,76900,21000"
st "fifo_write_en_gain"
blo "70000,20800"
tm "WireNameMgr"
)
)
on &43
)
*64 (Wire
uid 295,0
shape (OrthoPolyLine
uid 296,0
va (VaSet
vasetType 3
)
xt "64750,19000,68000,19000"
pts [
"64750,19000"
"68000,19000"
]
)
start &51
ss 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 300,0
va (VaSet
)
xt "68750,18000,73250,19000"
st "gain_ready"
blo "68750,18800"
tm "WireNameMgr"
)
)
on &44
)
*65 (Wire
uid 301,0
shape (OrthoPolyLine
uid 302,0
va (VaSet
vasetType 3
)
xt "28750,19000,45250,19000"
pts [
"45250,19000"
"42000,19000"
"28750,19000"
]
)
start &49
end &11
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 303,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 304,0
va (VaSet
)
xt "39250,18000,44450,19000"
st "ppr_read_fifo"
blo "39250,18800"
tm "WireNameMgr"
)
)
on &41
)
*66 (Wire
uid 305,0
shape (OrthoPolyLine
uid 306,0
va (VaSet
vasetType 3
)
xt "7000,19000,16250,19000"
pts [
"16250,19000"
"7000,19000"
]
)
start &10
end &1
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 310,0
va (VaSet
)
xt "11000,18000,13400,19000"
st "wr_en"
blo "11000,18800"
tm "WireNameMgr"
)
)
on &35
)
*67 (Wire
uid 311,0
shape (OrthoPolyLine
uid 312,0
va (VaSet
vasetType 3
)
xt "64750,17000,68000,17000"
pts [
"64750,17000"
"68000,17000"
]
)
start &53
ss 0
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 315,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 316,0
va (VaSet
)
xt "68750,16000,75450,17000"
st "gain_data : (15:0)"
blo "68750,16800"
tm "WireNameMgr"
)
)
on &42
)
*68 (Wire
uid 317,0
shape (OrthoPolyLine
uid 318,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,18000,16250,18000"
pts [
"16250,18000"
"7000,18000"
]
)
start &9
end &1
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 322,0
va (VaSet
)
xt "11000,17000,14300,18000"
st "ppr_data"
blo "11000,17800"
tm "WireNameMgr"
)
)
on &36
)
*69 (Wire
uid 323,0
shape (OrthoPolyLine
uid 324,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28750,17000,45250,18000"
pts [
"28750,18000"
"37000,18000"
"37000,17000"
"45250,17000"
]
)
start &12
end &50
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326,0
va (VaSet
)
xt "30750,17000,35850,18000"
st "ppr_data_out"
blo "30750,17800"
tm "WireNameMgr"
)
)
on &39
)
*70 (Wire
uid 327,0
shape (OrthoPolyLine
uid 328,0
va (VaSet
vasetType 3
)
xt "7000,21000,45250,25000"
pts [
"7000,25000"
"35000,25000"
"35000,21000"
"45250,21000"
]
)
start &1
end &54
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 332,0
va (VaSet
)
xt "9000,24000,12700,25000"
st "ppr_ready"
blo "9000,24800"
tm "WireNameMgr"
)
)
on &40
)
*71 (Wire
uid 435,0
optionalChildren [
*72 (BdJunction
uid 445,0
ps "OnConnectorStrategy"
shape (Circle
uid 446,0
va (VaSet
vasetType 1
)
xt "22600,26600,23400,27400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 436,0
va (VaSet
vasetType 3
)
xt "7000,26000,45250,27000"
pts [
"7000,27000"
"41000,27000"
"41000,26000"
"45250,26000"
]
)
start &1
end &46
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 440,0
va (VaSet
font "arial,8,0"
)
xt "9000,26000,10300,27000"
st "rst"
blo "9000,26800"
tm "WireNameMgr"
)
)
on &58
)
*73 (Wire
uid 441,0
shape (OrthoPolyLine
uid 442,0
va (VaSet
vasetType 3
)
xt "23000,22750,23000,27000"
pts [
"23000,22750"
"23000,27000"
]
)
start &8
end &72
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 443,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 444,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "22000,24750,23000,26050"
st "rst"
blo "22800,26050"
tm "WireNameMgr"
)
)
on &58
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *74 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*76 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,12000,8000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;

use IEEE.NUMERIC_STD.ALL;
library common;
use common.constants.all;
use ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*78 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*79 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*80 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*81 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*82 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*83 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "614,0,1919,1039"
viewArea "-29120,-6400,35500,46760"
cachedDiagramExtent "0,0,77000,56000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 489,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*85 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*86 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*88 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*89 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*91 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*92 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*94 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*95 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*97 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*98 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*100 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*102 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*104 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,2000,27100,3000"
st "Diagram Signals:"
blo "20000,2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 12,0
usingSuid 1
emptyRow *105 (LEmptyRow
)
uid 54,0
optionalChildren [
*106 (RefLabelRowHdr
)
*107 (TitleRowHdr
)
*108 (FilterRowHdr
)
*109 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*110 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*111 (GroupColHdr
tm "GroupColHdrMgr"
)
*112 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*113 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*114 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*115 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*116 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*117 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*118 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 1
suid 1,0
)
)
uid 401,0
)
*119 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ppr_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Input data"
o 2
suid 2,0
)
)
uid 403,0
)
*120 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "r"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 3,0
)
)
uid 405,0
)
*121 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
eolc "Global clock"
o 4
suid 4,0
)
)
uid 407,0
)
*122 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ppr_data_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "Output data"
o 6
suid 6,0
)
)
uid 411,0
)
*123 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ppr_ready"
t "std_logic"
o 7
suid 7,0
)
)
uid 413,0
)
*124 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ppr_read_fifo"
t "std_logic"
o 8
suid 8,0
)
)
uid 415,0
)
*125 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gain_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 9,0
)
)
uid 417,0
)
*126 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_write_en_gain"
t "std_logic"
o 10
suid 10,0
)
)
uid 419,0
)
*127 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gain_ready"
t "std_logic"
o 11
suid 11,0
)
)
uid 421,0
)
*128 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
o 11
suid 12,0
)
)
uid 447,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*129 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *130 (MRCItem
litem &105
pos 11
dimension 20
)
uid 69,0
optionalChildren [
*131 (MRCItem
litem &106
pos 0
dimension 20
uid 70,0
)
*132 (MRCItem
litem &107
pos 1
dimension 23
uid 71,0
)
*133 (MRCItem
litem &108
pos 2
hidden 1
dimension 20
uid 72,0
)
*134 (MRCItem
litem &118
pos 0
dimension 20
uid 402,0
)
*135 (MRCItem
litem &119
pos 1
dimension 20
uid 404,0
)
*136 (MRCItem
litem &120
pos 2
dimension 20
uid 406,0
)
*137 (MRCItem
litem &121
pos 3
dimension 20
uid 408,0
)
*138 (MRCItem
litem &122
pos 4
dimension 20
uid 412,0
)
*139 (MRCItem
litem &123
pos 5
dimension 20
uid 414,0
)
*140 (MRCItem
litem &124
pos 6
dimension 20
uid 416,0
)
*141 (MRCItem
litem &125
pos 7
dimension 20
uid 418,0
)
*142 (MRCItem
litem &126
pos 8
dimension 20
uid 420,0
)
*143 (MRCItem
litem &127
pos 9
dimension 20
uid 422,0
)
*144 (MRCItem
litem &128
pos 10
dimension 20
uid 448,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*145 (MRCItem
litem &109
pos 0
dimension 20
uid 74,0
)
*146 (MRCItem
litem &111
pos 1
dimension 50
uid 75,0
)
*147 (MRCItem
litem &112
pos 2
dimension 100
uid 76,0
)
*148 (MRCItem
litem &113
pos 3
dimension 50
uid 77,0
)
*149 (MRCItem
litem &114
pos 4
dimension 100
uid 78,0
)
*150 (MRCItem
litem &115
pos 5
dimension 100
uid 79,0
)
*151 (MRCItem
litem &116
pos 6
dimension 50
uid 80,0
)
*152 (MRCItem
litem &117
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *153 (LEmptyRow
)
uid 83,0
optionalChildren [
*154 (RefLabelRowHdr
)
*155 (TitleRowHdr
)
*156 (FilterRowHdr
)
*157 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*158 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*159 (GroupColHdr
tm "GroupColHdrMgr"
)
*160 (NameColHdr
tm "GenericNameColHdrMgr"
)
*161 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*162 (InitColHdr
tm "GenericValueColHdrMgr"
)
*163 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*164 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*165 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *166 (MRCItem
litem &153
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*167 (MRCItem
litem &154
pos 0
dimension 20
uid 98,0
)
*168 (MRCItem
litem &155
pos 1
dimension 23
uid 99,0
)
*169 (MRCItem
litem &156
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*170 (MRCItem
litem &157
pos 0
dimension 20
uid 102,0
)
*171 (MRCItem
litem &159
pos 1
dimension 50
uid 103,0
)
*172 (MRCItem
litem &160
pos 2
dimension 100
uid 104,0
)
*173 (MRCItem
litem &161
pos 3
dimension 100
uid 105,0
)
*174 (MRCItem
litem &162
pos 4
dimension 50
uid 106,0
)
*175 (MRCItem
litem &163
pos 5
dimension 50
uid 107,0
)
*176 (MRCItem
litem &164
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
