// Seed: 1451438152
module module_0 ();
  always_ff id_1.id_1 = 1;
  tri0 id_2;
  assign id_1 = 1'b0;
  assign module_1.id_3 = 0;
  tri1 id_3 = id_2, id_4;
  assign id_1 = id_3;
  assign id_3 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wor id_5
);
  wire id_7, id_8, id_9;
  module_0 modCall_1 ();
  id_10(
      id_5, 1'h0, id_5
  );
endmodule
