/********************************************************************
*
* COMPUTE_CLUSTER0_CLEC INTERRUPT MAP. header file
*
* Copyright (C) 2015-2019 Texas Instruments Incorporated.
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef CSLR_COMPUTE_CLUSTER0_CLEC_INTERRUPT_MAP_H_
#define CSLR_COMPUTE_CLUSTER0_CLEC_INTERRUPT_MAP_H_

#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>
#ifdef __cplusplus
extern "C"
{
#endif

/*
* List of intr sources for receiver: COMPUTE_CLUSTER0_CLEC
*/

#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR0_CORRECTED_ERR_LEVEL_A72SS0_CORE0_ECC_ECCAGGR0_CORRECTED_ERR_LEVEL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR0_CORRECTED_ERR_PULSE_A72SS0_CORE0_ECC_ECCAGGR0_CORRECTED_ERR_PULSE_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR0_UNCORRECTED_ERR_LEVEL_A72SS0_CORE0_ECC_ECCAGGR0_UNCORRECTED_ERR_LEVEL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR0_UNCORRECTED_ERR_PULSE_A72SS0_CORE0_ECC_ECCAGGR0_UNCORRECTED_ERR_PULSE_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR1_CORRECTED_ERR_LEVEL_A72SS0_CORE0_ECC_ECCAGGR1_CORRECTED_ERR_LEVEL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR1_CORRECTED_ERR_PULSE_A72SS0_CORE0_ECC_ECCAGGR1_CORRECTED_ERR_PULSE_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR1_UNCORRECTED_ERR_LEVEL_A72SS0_CORE0_ECC_ECCAGGR1_UNCORRECTED_ERR_LEVEL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR1_UNCORRECTED_ERR_PULSE_A72SS0_CORE0_ECC_ECCAGGR1_UNCORRECTED_ERR_PULSE_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR2_CORRECTED_ERR_LEVEL_A72SS0_CORE0_ECC_ECCAGGR_COREPAC_CORRECTED_ERR_LEVEL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR2_CORRECTED_ERR_PULSE_A72SS0_CORE0_ECC_ECCAGGR_COREPAC_CORRECTED_ERR_PULSE_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR2_UNCORRECTED_ERR_LEVEL_A72SS0_CORE0_ECC_ECCAGGR_COREPAC_UNCORRECTED_ERR_LEVEL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR2_UNCORRECTED_ERR_PULSE_A72SS0_CORE0_ECC_ECCAGGR_COREPAC_UNCORRECTED_ERR_PULSE_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_EVENTO_IN_A72SS0_CORE0_CPU_EVNTO_0                        (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_PBIST_CPU_INTR_A72SS0_CORE0_DFT_PBIST_SAFETY_ERROR_0      (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_PBIST_SAFETY_INTR_A72SS0_CORE0_DFT_PBIST_SAFETY_ERROR_0   (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_GIC500SS_ECC_AGGR_CORR_LEVEL_COMPUTE_CLUSTER0_GIC500SS_ECC_AGGR_CORR_LEVEL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_GIC500SS_ECC_AGGR_CORR_PULSE_COMPUTE_CLUSTER0_GIC500SS_ECC_AGGR_CORR_PULSE_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_GIC500SS_ECC_AGGR_UNCORR_LEVEL_COMPUTE_CLUSTER0_GIC500SS_ECC_AGGR_UNCORR_LEVEL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_GIC500SS_ECC_AGGR_UNCORR_PULSE_COMPUTE_CLUSTER0_GIC500SS_ECC_AGGR_UNCORR_PULSE_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_CTM_INTR_COMPUTE_CLUSTER0_DEBUG_WRAP_CTM4_INT_PULSE_0      (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_0            (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_PBIST_CPU_INTR_COMPUTE_CLUSTER0_PBIST_WRAP_DFT_PBIST_CPU_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_PBIST_SAFETY_INTR_COMPUTE_CLUSTER0_PBIST_WRAP_DFT_PBIST_SAFETY_ERROR_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_1            (1U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_2            (2U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_3            (3U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_4            (4U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_5            (5U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_6            (6U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_7            (7U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_8            (8U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_9            (9U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_10           (10U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_11           (11U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_12           (12U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_13           (13U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_14           (14U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_15           (15U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_16           (16U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_17           (17U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_18           (18U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_19           (19U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_20           (20U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_21           (21U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_22           (22U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_23           (23U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_24           (24U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_25           (25U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_26           (26U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_27           (27U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_28           (28U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_29           (29U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_30           (30U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_31           (31U)

#ifdef __cplusplus
}
#endif
#endif /* CSLR_COMPUTE_CLUSTER0_CLEC_INTERRUPT_MAP_H_ */

