make -f Makefile.E100 bin
make[1]: Entering directory `/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0'
/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/build-E100/E1x0.xise
xtclsh /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/tcl/ise_helper.tcl ""
>>> Creating project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/build-E100/E1x0.xise
Changed current working directory to the project directory:
"/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/build-E100" 
>>> Setting: Project[family] = Spartan-3A DSP
>>> Setting: Project[device] = xc3sd1800a
>>> Setting: Project[package] = cs484
>>> Setting: Project[speed] = -4
>>> Setting: Project[top_level_module_type] = HDL
>>> Setting: Project[synthesis_tool] = XST (VHDL/Verilog)
>>> Setting: Project[simulator] = ISE Simulator (VHDL/Verilog)
WARNING:TclTasksC - The value(s) of this property has been changed in the
   current release to "ISim (VHDL/Verilog)". The property value has been set to
   "ISim (VHDL/Verilog)". Please update your script to use the new value to
   avoid this message in the future.
>>> Setting: Project[Preferred Language] = Verilog
>>> Setting: Project[Enable Message Filtering] = FALSE
>>> Setting: Project[Display Incremental Messages] = FALSE
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/B100/u1plus_core.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/B100/u1plus_core.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/E1x0.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/E1x0.v" into library
   work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/E1x0.ucf
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/timing.ucf
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/add_routing_header.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/add_routing_header.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/buffer_int.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/buffer_int.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/buffer_int2.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/buffer_int2.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/buffer_pool.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/buffer_pool.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/crossbar36.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/crossbar36.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/dsp_framer36.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/dsp_framer36.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_2clock.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_2clock.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_2clock_cascade.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_2clock_cascade.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/ll8_shortfifo.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/ll8_shortfifo.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_short.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_short.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_long.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_long.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_cascade.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_cascade.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_to_ll8.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_to_ll8.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/ll8_to_fifo36.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/ll8_to_fifo36.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_to_ll8.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_to_ll8.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/ll8_to_fifo19.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/ll8_to_fifo19.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_to_fifo19.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_to_fifo19.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_to_fifo36.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_to_fifo36.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_mux.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_mux.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_mux.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_mux.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_demux.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_demux.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_router.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_router.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/splitter36.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/splitter36.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/valve36.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/valve36.v" into library
   work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_pacer.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_pacer.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_dispatcher36_x3.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_dispatcher36_x3.v
   " into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_dispatcher36_x4.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_dispatcher36_x4.v
   " into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_generator32.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_generator32.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_generator.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_generator.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_verifier32.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_verifier32.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_verifier.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_verifier.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_pad.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_pad.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_padder36.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_padder36.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/CRC16_D16.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/CRC16_D16.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/atr_controller.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/atr_controller.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/bin2gray.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/bin2gray.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/dcache.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/dcache.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/decoder_3_8.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/decoder_3_8.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/dbsm.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/dbsm.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/dpram32.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/dpram32.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/double_buffer.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/double_buffer.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/gray2bin.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/gray2bin.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/gray_send.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/gray_send.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/icache.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/icache.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/mux4.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/mux4.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/mux8.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/mux8.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/nsgpio.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/nsgpio.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_2port.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_2port.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_harv_cache.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_harv_cache.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_harvard.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_harvard.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_harvard2.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_harvard2.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_loader.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_loader.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/setting_reg.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/setting_reg.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_bus.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_bus.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_bus_crossclock.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_bus_cros
   sclock.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/srl.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/srl.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/system_control.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/system_control.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_1master.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_1master.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_readback_mux.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_readback_mux.v
   " into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_readback_mux_16LE.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_readback_mux_1
   6LE.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/quad_uart.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/quad_uart.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_uart.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_uart.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_uart_tx.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_uart_tx.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_uart_rx.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_uart_rx.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/oneshot_2clk.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/oneshot_2clk.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/sd_spi.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/sd_spi.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/sd_spi_wb.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/sd_spi_wb.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_bridge_16_32.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_bridge_16_32.v
   " into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/reset_sync.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/reset_sync.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/priority_enc.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/priority_enc.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/pic.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/pic.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/longfifo.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/longfifo.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/shortfifo.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/shortfifo.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/medfifo.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/medfifo.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/s3a_icap_wb.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/s3a_icap_wb.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/bootram.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/bootram.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/nsgpio16LE.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/nsgpio16LE.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_bus_16LE.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_bus_16LE
   .v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/atr_controller16.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/atr_controller16.
   v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/fifo_to_wb.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/fifo_to_wb.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/gpio_atr.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/gpio_atr.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/user_settings.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/user_settings.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_fifo_ctrl.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_fifo_ctr
   l.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_spi_core.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_spi_core.v
   " into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_i2c_core.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_i2c_core.v
   " into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/acc.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/acc.v" into library
   work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2.v" into library
   work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_clip.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_clip.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_clip_reg.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_clip_reg.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_round.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_round.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_round_reg.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_round_reg.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_reg.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_reg.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_dec_shifter.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_dec_shifter.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_decim.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_decim.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_int_shifter.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_int_shifter.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_interp.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_interp.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_strober.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_strober.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/clip.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/clip.v" into library
   work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/clip_reg.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/clip_reg.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cordic.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cordic.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cordic_z24.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cordic_z24.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cordic_stage.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cordic_stage.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/ddc_chain.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/ddc_chain.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/duc_chain.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/duc_chain.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dspengine_16to8.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dspengine_16to8.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dspengine_8to16.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dspengine_8to16.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/hb_dec.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/hb_dec.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/hb_interp.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/hb_interp.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/pipectrl.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/pipectrl.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/pipestage.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/pipestage.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/round.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/round.v" into library
   work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/round_reg.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/round_reg.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/round_sd.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/round_sd.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/rx_dcoffset.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/rx_dcoffset.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/rx_frontend.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/rx_frontend.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/sign_extend.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/sign_extend.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/small_hb_dec.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/small_hb_dec.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/small_hb_int.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/small_hb_int.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/tx_frontend.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/tx_frontend.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dsp_tx_glue.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dsp_tx_glue.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dsp_rx_glue.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dsp_rx_glue.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes.v" into library
   work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_fc_rx.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_fc_rx.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_fc_tx.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_fc_tx.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_rx.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_rx.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_tx.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_tx.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_wrapper.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_wra
   pper.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_wb.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_wb.
   v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_tx.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_tx.
   v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_rx.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_rx.
   v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/crc.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/crc.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/delay_line.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/delay_line.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/flow_ctrl_tx.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/flow_ctrl_tx.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/flow_ctrl_rx.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/flow_ctrl_rx.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/address_filter.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/address_filter.v
   " into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/address_filter_promisc.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/address_filter_p
   romisc.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/ll8_to_txmac.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/ll8_to_txmac.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/rxmac_to_ll8.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/rxmac_to_ll8.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_miim.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_miim.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_clockgen.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_clockge
   n.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_outputcontrol.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_outputc
   ontrol.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_shiftreg.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_shiftre
   g.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/ethtx_realign.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/ethtx_realign.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/ethrx_realign.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/ethrx_realign.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_64bit.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_64bit.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_compare.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_compare.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_receiver.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_receiver.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_sender.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_sender.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_sync.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_sync.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/timer.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/timer.v" into library
   work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/simple_timer.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/simple_timer.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/8b10b/decode_8b10b.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/8b10b/decode_8b10b.
   v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/8b10b/encode_8b10b.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/8b10b/encode_8b10b.
   v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/aeMB_bpcu.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_bpcu.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/aeMB_core_BE.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_core_BE.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/aeMB_ctrl.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_ctrl.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/aeMB_edk32.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_edk32.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/aeMB_ibuf.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_ibuf.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/aeMB_regf.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_regf.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/aeMB_xecu.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_xecu.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_bit_ctrl.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_bit_ctrl.v" line 131
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_bit_ctrl.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_bit_ctrl.v" line 131
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_byte_ctrl.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_byte_ctrl.v" line 73
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c_master_defines.v
INFO:TclTasksC - File
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v" is already present in the project
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c_master_top.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_top.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_top.v" line 77
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/timescale.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/tim
   escale.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi_clgen.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _clgen.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _clgen.v" line 41
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _clgen.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _clgen.v" line 41
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi_defines.v
INFO:TclTasksC - File
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v" is already present in the project
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi_shift.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _shift.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _shift.v" line 41
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi_top.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top.v" line 45
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi_top16.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top16.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top16.v" line 46
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/zpu_top_pkg.vhd
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/zpu_top_pkg.vhd
   " into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/zpu_wb_top.vhd
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/zpu_wb_top.vhd"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/wishbone_pkg.vhd
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/wishbo
   ne_pkg.vhd" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/zpu_system.vhd
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/zpu_sy
   stem.vhd" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/zpu_wb_bridge.vhd
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/zpu_wb
   _bridge.vhd" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpu_config.vhd
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpu_config
   .vhd" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpu_core.vhd
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpu_core.v
   hd" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpupkg.vhd
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpupkg.vhd
   " into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_control.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_control.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_framer.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_framer.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_chain.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_chain.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_control.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_control.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_deframer.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_deframer.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_chain.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_chain.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/gen_context_pkt.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/gen_context_pkt.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/trigger_context_pkt.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/trigger_context_pkt.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_pkt_gen.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_pkt_gen.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_engine_glue.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_engine_glue.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_engine_glue.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_engine_glue.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/udp_wrapper.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/udp_wrapper.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/fifo19_rxrealign.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/fifo19_rxrealign.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/prot_eng_tx.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/prot_eng_tx.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/add_onescomp.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/add_onescomp.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.xco
WARNING:ProjectMgmt:687 - Settings mismatch:
   Current Project:
    	Family: spartan3adsp
    	Device: xc3sd1800a
    	Package: cs484
   /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.x
   co:
    	Family: spartan3
    	Device: xc3s2000
    	Package: fg456
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk.xco
WARNING:ProjectMgmt:687 - Settings mismatch:
   Current Project:
    	Family: spartan3adsp
    	Device: xc3sd1800a
    	Package: cs484
   /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk.
   xco:
    	Family: spartan3
    	Device: xc3s2000
    	Package: fg456
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.xco
WARNING:ProjectMgmt:687 - Settings mismatch:
   Current Project:
    	Family: spartan3adsp
    	Device: xc3sd1800a
    	Package: cs484
   /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.x
   co:
    	Family: spartan3
    	Device: xc3s2000
    	Package: fg456
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.xco
WARNING:ProjectMgmt:687 - Settings mismatch:
   Current Project:
    	Family: spartan3adsp
    	Device: xc3sd1800a
    	Package: cs484
   /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.x
   co:
    	Family: spartan3
    	Device: xc3s2000
    	Package: fg456
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.xco
WARNING:ProjectMgmt:687 - Settings mismatch:
   Current Project:
    	Family: spartan3adsp
    	Device: xc3sd1800a
    	Package: cs484
   /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.x
   co:
    	Family: spartan3
    	Device: xc3s2000
    	Package: fg456
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.xco
WARNING:ProjectMgmt:687 - Settings mismatch:
   Current Project:
    	Family: Spartan-3A DSP
    	Device: xc3sd1800a
    	Package: cs484
   /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.x
   co:
    	Family: Spartan3
    	Device: xc3s2000
    	Package: fg456
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:692 - The device settings for core 'fifo_xlnx_32x36_2clk' do
   not match the ISE project settings.
   Family mismatch "Spartan3" vs. "Spartan-3A DSP"
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk_36to18.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk_36to18.xco
WARNING:ProjectMgmt:687 - Settings mismatch:
   Current Project:
    	Family: Spartan-3A DSP
    	Device: xc3sd1800a
    	Package: cs484
   /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk_
   36to18.xco:
    	Family: Spartan3
    	Device: xc3s2000
    	Package: fg456
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:692 - The device settings for core
   'fifo_xlnx_512x36_2clk_36to18' do not match the ISE project settings.
   Family mismatch "Spartan3" vs. "Spartan-3A DSP"
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk_18to36.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk_18to36.xco
WARNING:ProjectMgmt:687 - Settings mismatch:
   Current Project:
    	Family: Spartan-3A DSP
    	Device: xc3sd1800a
    	Package: cs484
   /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk_
   18to36.xco:
    	Family: Spartan3
    	Device: xc3s2000
    	Package: fg456
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:692 - The device settings for core
   'fifo_xlnx_512x36_2clk_18to36' do not match the ISE project settings.
   Family mismatch "Spartan3" vs. "Spartan-3A DSP"
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk_prog_full.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk_prog_full.xco
WARNING:ProjectMgmt:687 - Settings mismatch:
   Current Project:
    	Family: Spartan-3A DSP
    	Device: xc3sd1800a
    	Package: cs484
   /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk_
   prog_full.xco:
    	Family: Spartan3
    	Device: xc3s2000
    	Package: fg456
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:692 - The device settings for core
   'fifo_xlnx_512x36_2clk_prog_full' do not match the ISE project settings.
   Family mismatch "Spartan3" vs. "Spartan-3A DSP"
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/cross_clock_reader.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/cross_clock_reader.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/fifo_to_gpmc.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/fifo_to_gpmc.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/gpmc.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/gpmc.v" into library
   work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/gpmc_to_fifo.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/gpmc_to_fifo.v" into
   library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/autoc/autoc.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/autoc/autoc.v" into library
   work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/autoc/autoc_delay_mult.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/autoc/autoc_delay_mult.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
>>> Adding source to project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/autoc/n_delay.v
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/autoc/n_delay.v" into library
   work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
>>> Setting: Synthesize - XST[Number of Clock Buffers] = 8
>>> Setting: Synthesize - XST[Pack I/O Registers into IOBs] = Yes
>>> Setting: Synthesize - XST[Optimization Effort] = High
>>> Setting: Synthesize - XST[Optimize Instantiated Primitives] = TRUE
>>> Setting: Synthesize - XST[Register Balancing] = Yes
>>> Setting: Synthesize - XST[Use Clock Enable] = Auto
>>> Setting: Synthesize - XST[Use Synchronous Reset] = Auto
>>> Setting: Synthesize - XST[Use Synchronous Set] = Auto
>>> Setting: Synthesize - XST[Verilog Macros] = 
>>> Setting: Translate[Macro Search Path] = /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/../../coregen/
>>> Setting: Map[Generate Detailed MAP Report] = TRUE
>>> Setting: Map[Allow Logic Optimization Across Hierarchy] = TRUE
>>> Setting: Map[Map to Input Functions] = 4
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/autoc/autoc.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/autoc/autoc_delay_mult.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/autoc/n_delay.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/CRC16_D16.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/atr_controller.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/atr_controller16.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/bin2gray.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/bootram.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/dbsm.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/dcache.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/decoder_3_8.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/double_buffer.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/dpram32.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/fifo_to_wb.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/gpio_atr.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/gray2bin.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/gray_send.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/icache.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/longfifo.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/medfifo.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/mux4.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/mux8.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/nsgpio.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/nsgpio16LE.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/oneshot_2clk.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/pic.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/priority_enc.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/quad_uart.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_2port.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_harv_cache.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_harvard.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_harvard2.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_loader.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/reset_sync.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/s3a_icap_wb.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/sd_spi.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/sd_spi_wb.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/setting_reg.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_bus.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_bus_16LE
   .v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_bus_cros
   sclock.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_fifo_ctr
   l.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/shortfifo.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_i2c_core.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_spi_core.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_uart.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_uart_rx.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_uart_tx.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/srl.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/system_control.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/user_settings.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_1master.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_bridge_16_32.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_readback_mux.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_readback_mux_1
   6LE.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/add_routing_header.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/buffer_int.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/buffer_int2.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/buffer_pool.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/crossbar36.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/dsp_framer36.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_mux.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_pad.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_to_fifo36.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_to_ll8.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_demux.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_mux.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_to_fifo19.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_to_ll8.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_2clock.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_2clock_cascade.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_cascade.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_long.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_pacer.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_short.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/ll8_shortfifo.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/ll8_to_fifo19.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/ll8_to_fifo36.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_dispatcher36_x3.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_dispatcher36_x4.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_generator.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_generator32.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_padder36.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_router.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_verifier.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_verifier32.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/splitter36.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/valve36.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/cross_clock_reader.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/fifo_to_gpmc.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/gpmc.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/gpmc_to_fifo.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/8b10b/decode_8b10b.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/8b10b/encode_8b10b.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_bpcu.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_core_BE.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_ctrl.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_edk32.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_ibuf.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_regf.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_xecu.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_bit_ctrl.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/tim
   escale.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_bit_ctrl.v" line 128
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_bit_ctrl.v" line 131
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_byte_ctrl.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/tim
   escale.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_byte_ctrl.v" line 70
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_byte_ctrl.v" line 73
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_top.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/tim
   escale.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_top.v" line 74
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_top.v" line 77
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/tim
   escale.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _clgen.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _clgen.v" line 41
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _shift.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _shift.v" line 41
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top.v" line 45
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top16.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top16.v" line 46
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpu_config
   .vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpu_core.v
   hd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpupkg.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/wishbo
   ne_pkg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/zpu_sy
   stem.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/zpu_wb
   _bridge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/zpu_top_pkg.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/zpu_wb_top.vhd"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/acc.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_clip.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_clip_reg.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_round.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_round_reg.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_reg.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_dec_shifter.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_decim.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_int_shifter.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_interp.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_strober.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/clip.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/clip_reg.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cordic.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cordic_stage.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cordic_z24.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/ddc_chain.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dsp_rx_glue.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dsp_tx_glue.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dspengine_16to8.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dspengine_8to16.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/duc_chain.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/hb_dec.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/hb_interp.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/pipectrl.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/pipestage.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/round.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/round_reg.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/round_sd.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/rx_dcoffset.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/rx_frontend.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/sign_extend.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/small_hb_dec.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/small_hb_int.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/tx_frontend.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_fc_rx.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_fc_tx.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_rx.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_tx.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/address_filter.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/address_filter_p
   romisc.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/crc.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/delay_line.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/ethrx_realign.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/ethtx_realign.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/flow_ctrl_rx.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/flow_ctrl_tx.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/ll8_to_txmac.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_clockge
   n.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_miim.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_outputc
   ontrol.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_shiftre
   g.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/rxmac_to_ll8.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_rx.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_tx.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_wb.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_wra
   pper.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/simple_timer.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_64bit.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_compare.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_receiver.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_sender.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_sync.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/timer.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/B100/u1plus_core.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/E1x0.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/add_onescomp.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/fifo19_rxrealign.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/prot_eng_tx.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/udp_wrapper.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/gen_context_pkt.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/trigger_context_pkt.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_pkt_gen.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_chain.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_control.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_engine_glue.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_framer.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_chain.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_control.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_deframer.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_engine_glue.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_bit_ctrl.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/tim
   escale.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_bit_ctrl.v" line 128
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_bit_ctrl.v" line 131
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_byte_ctrl.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/tim
   escale.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_byte_ctrl.v" line 70
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_byte_ctrl.v" line 73
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_top.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/tim
   escale.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_top.v" line 74
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_top.v" line 77
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _clgen.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _clgen.v" line 41
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _shift.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _shift.v" line 41
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top.v" line 45
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top16.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top16.v" line 46
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
WARNING:TclTasksC:2134 - The property 'Map to Input Functions' is not supported
   in the current release. The property setting is being ignored at this time.
   Please update your script to avoid this message in the future. 
>>> Setting: Map[Optimization Strategy (Cover Mode)] = Speed
>>> Setting: Map[Pack I/O Registers/Latches into IOBs] = For Inputs and Outputs
>>> Setting: Map[Perform Timing-Driven Packing and Placement] = TRUE
>>> Setting: Map[Map Effort Level] = High
>>> Setting: Map[Extra Effort] = Normal
>>> Setting: Map[Combinatorial Logic Optimization] = TRUE
>>> Setting: Map[Register Duplication] = TRUE
WARNING:TclTasksC - The value(s) of this property "Register Duplication" has
   been changed in the current release to "Off" "On". The property value has
   been set to "On". Please update your script to use the new value to avoid
   this message in the future.
>>> Setting: Place & Route[Place & Route Effort Level (Overall)] = High
>>> Setting: Generate Post-Place & Route Static Timing[Number of Paths in Error/Verbose Report] = 10
>>> Setting: Generate Post-Place & Route Static Timing[Report Type] = Error Report
>>> Setting: Generate Programming File[Configuration Rate] = 6
>>> Setting: Generate Programming File[Create Binary Configuration File] = TRUE
>>> Setting: Generate Programming File[Done (Output Events)] = 5
>>> Setting: Generate Programming File[Enable Bitstream Compression] = TRUE
>>> Setting: Generate Programming File[Enable Outputs (Output Events)] = 6
>>> Setting: Generate Programming File[Unused IOB Pins] = Pull Up
python /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/python/check_inout.py E1x0.v E1x0.ucf
No errors found.
xtclsh /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/tcl/ise_helper.tcl "Check Syntax"
>>> Opening project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/build-E100/E1x0.xise
Changed current working directory to the project directory:
"/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/build-E100" 
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:692 - The device settings for core 'fifo_xlnx_32x36_2clk' do
   not match the ISE project settings.
   Family mismatch "Spartan3" vs. "Spartan-3A DSP"
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:692 - The device settings for core
   'fifo_xlnx_512x36_2clk_36to18' do not match the ISE project settings.
   Family mismatch "Spartan3" vs. "Spartan-3A DSP"
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:692 - The device settings for core
   'fifo_xlnx_512x36_2clk_18to36' do not match the ISE project settings.
   Family mismatch "Spartan3" vs. "Spartan-3A DSP"
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:692 - The device settings for core
   'fifo_xlnx_512x36_2clk_prog_full' do not match the ISE project settings.
   Family mismatch "Spartan3" vs. "Spartan-3A DSP"
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/autoc/autoc.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/autoc/autoc_delay_mult.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/autoc/n_delay.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/CRC16_D16.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/atr_controller.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/atr_controller16.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/bin2gray.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/bootram.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/dbsm.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/dcache.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/decoder_3_8.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/double_buffer.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/dpram32.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/fifo_to_wb.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/gpio_atr.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/gray2bin.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/gray_send.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/icache.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/longfifo.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/medfifo.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/mux4.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/mux8.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/nsgpio.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/nsgpio16LE.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/oneshot_2clk.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/pic.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/priority_enc.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/quad_uart.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_2port.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_harv_cache.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_harvard.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_harvard2.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_loader.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/reset_sync.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/s3a_icap_wb.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/sd_spi.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/sd_spi_wb.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/setting_reg.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_bus.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_bus_16LE
   .v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_bus_cros
   sclock.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_fifo_ctr
   l.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/shortfifo.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_i2c_core.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_spi_core.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_uart.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_uart_rx.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_uart_tx.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/srl.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/system_control.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/user_settings.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_1master.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_bridge_16_32.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_readback_mux.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_readback_mux_1
   6LE.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/add_routing_header.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/buffer_int.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/buffer_int2.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/buffer_pool.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/crossbar36.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/dsp_framer36.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_mux.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_pad.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_to_fifo36.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_to_ll8.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_demux.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_mux.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_to_fifo19.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_to_ll8.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_2clock.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_2clock_cascade.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_cascade.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_long.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_pacer.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_short.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/ll8_shortfifo.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/ll8_to_fifo19.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/ll8_to_fifo36.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_dispatcher36_x3.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_dispatcher36_x4.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_generator.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_generator32.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_padder36.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_router.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_verifier.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_verifier32.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/splitter36.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/valve36.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/cross_clock_reader.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/fifo_to_gpmc.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/gpmc.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/gpmc_to_fifo.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/8b10b/decode_8b10b.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/8b10b/encode_8b10b.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_bpcu.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_core_BE.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_ctrl.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_edk32.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_ibuf.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_regf.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_xecu.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_bit_ctrl.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_bit_ctrl.v" line 131
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_byte_ctrl.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_byte_ctrl.v" line 73
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_top.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_top.v" line 77
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _clgen.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _clgen.v" line 41
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _shift.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _shift.v" line 41
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top.v" line 45
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top16.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top16.v" line 46
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpu_config
   .vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpu_core.v
   hd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpupkg.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/wishbo
   ne_pkg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/zpu_sy
   stem.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/zpu_wb
   _bridge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/zpu_top_pkg.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/zpu_wb_top.vhd"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/acc.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_clip.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_clip_reg.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_round.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_round_reg.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_reg.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_dec_shifter.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_decim.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_int_shifter.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_interp.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_strober.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/clip.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/clip_reg.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cordic.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cordic_stage.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cordic_z24.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/ddc_chain.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dsp_rx_glue.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dsp_tx_glue.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dspengine_16to8.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dspengine_8to16.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/duc_chain.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/hb_dec.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/hb_interp.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/pipectrl.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/pipestage.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/round.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/round_reg.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/round_sd.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/rx_dcoffset.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/rx_frontend.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/sign_extend.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/small_hb_dec.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/small_hb_int.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/tx_frontend.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_fc_rx.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_fc_tx.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_rx.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_tx.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/address_filter.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/address_filter_p
   romisc.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/crc.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/delay_line.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/ethrx_realign.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/ethtx_realign.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/flow_ctrl_rx.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/flow_ctrl_tx.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/ll8_to_txmac.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_clockge
   n.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_miim.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_outputc
   ontrol.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_shiftre
   g.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/rxmac_to_ll8.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_rx.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_tx.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_wb.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_wra
   pper.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/simple_timer.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_64bit.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_compare.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_receiver.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_sender.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_sync.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/timer.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/B100/u1plus_core.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/E1x0.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/add_onescomp.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/fifo19_rxrealign.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/prot_eng_tx.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/udp_wrapper.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/gen_context_pkt.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/trigger_context_pkt.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_pkt_gen.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_chain.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_control.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_engine_glue.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_framer.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_chain.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_control.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_deframer.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_engine_glue.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_bit_ctrl.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_bit_ctrl.v" line 131
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_byte_ctrl.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_byte_ctrl.v" line 73
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_top.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_top.v" line 77
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _clgen.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _clgen.v" line 41
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _shift.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _shift.v" line 41
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top.v" line 45
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top16.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top16.v" line 46
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
>>> Running Process: Check Syntax
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'

Started : "Check Syntax for E1x0".
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
Running xst...
Command Line: xst -intstyle ise -ifn /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/build-E100/E1x0.xst -ofn E1x0.stx

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../../sdr_lib/clip.v" in library work
Compiling verilog file "../../../sdr_lib/pipestage.v" in library work
Module <clip> compiled
Compiling verilog file "../../../sdr_lib/add2_and_clip.v" in library work
Module <pipestage> compiled
Compiling verilog file "../../../sdr_lib/sign_extend.v" in library work
Module <add2_and_clip> compiled
Compiling verilog file "../../../sdr_lib/round.v" in library work
Module <sign_extend> compiled
Compiling verilog file "../../../sdr_lib/pipectrl.v" in library work
Module <round> compiled
Compiling verilog file "../../../sdr_lib/clip_reg.v" in library work
Module <pipectrl> compiled
Compiling verilog file "../../../sdr_lib/add2_and_round.v" in library work
Module <clip_reg> compiled
Compiling verilog file "../../../sdr_lib/add2_and_clip_reg.v" in library work
Module <add2_and_round> compiled
Compiling verilog file "../../../sdr_lib/add2.v" in library work
Module <add2_and_clip_reg> compiled
Compiling verilog file "../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v" in library work
Compiling verilog include file "../../../opencores/i2c/rtl/verilog/i2c_master_defines.v"
Module <add2> compiled
Compiling verilog file "../../../control_lib/setting_reg.v" in library work
Module <i2c_master_bit_ctrl> compiled
Compiling verilog file "../../../control_lib/ram_2port.v" in library work
Module <setting_reg> compiled
Compiling verilog file "../../../timing/time_compare.v" in library work
Module <ram_2port> compiled
Compiling verilog file "../../../sdr_lib/round_sd.v" in library work
Module <time_compare> compiled
Compiling verilog file "../../../sdr_lib/round_reg.v" in library work
Module <round_sd> compiled
Compiling verilog file "../../../sdr_lib/dspengine_8to16.v" in library work
Module <round_reg> compiled
Compiling verilog file "../../../sdr_lib/dspengine_16to8.v" in library work
Module <dspengine_8to16> compiled
Compiling verilog file "../../../sdr_lib/cordic_stage.v" in library work
Module <dspengine_16to8> compiled
Compiling verilog file "../../../sdr_lib/cic_int_shifter.v" in library work
Module <cordic_stage> compiled
Compiling verilog file "../../../sdr_lib/cic_dec_shifter.v" in library work
Module <cic_int_shifter> compiled
Compiling verilog file "../../../sdr_lib/add2_reg.v" in library work
Module <cic_dec_shifter> compiled
Compiling verilog file "../../../sdr_lib/add2_and_round_reg.v" in library work
Module <add2_reg> compiled
Compiling verilog file "../../../sdr_lib/acc.v" in library work
Module <add2_and_round_reg> compiled
Compiling verilog file "../../../opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v" in library work
Compiling verilog include file "../../../opencores/i2c/rtl/verilog/i2c_master_defines.v"
Module <acc> compiled
Compiling verilog file "../../../opencores/8b10b/encode_8b10b.v" in library work
Module <i2c_master_byte_ctrl> compiled
Compiling verilog file "../../../opencores/8b10b/decode_8b10b.v" in library work
Module <encode_8b10b> compiled
Compiling verilog file "../../../fifo/fifo_short.v" in library work
Module <decode_8b10b> compiled
Compiling verilog file "../../../fifo/fifo_long.v" in library work
Module <fifo_short> compiled
Compiling verilog file "../../../control_lib/srl.v" in library work
Module <fifo_long> compiled
Compiling verilog file "../../../control_lib/dbsm.v" in library work
Module <srl> compiled
Module <dbsm> compiled
Compiling verilog file "../../../autoc/n_delay.v" in library work
Module <buff_sm> compiled
Compiling verilog file "../../../vrt/vita_tx_engine_glue.v" in library work
Module <n_delay> compiled
Compiling verilog file "../../../vrt/vita_tx_deframer.v" in library work
Module <vita_tx_engine_glue> compiled
Compiling verilog file "../../../vrt/vita_tx_control.v" in library work
Module <vita_tx_deframer> compiled
Compiling verilog file "../../../vrt/vita_rx_framer.v" in library work
Module <vita_tx_control> compiled
Compiling verilog file "../../../vrt/vita_rx_engine_glue.v" in library work
Module <vita_rx_framer> compiled
Compiling verilog file "../../../vrt/vita_rx_control.v" in library work
Module <vita_rx_engine_glue> compiled
Compiling verilog file "../../../vrt/trigger_context_pkt.v" in library work
Module <vita_rx_control> compiled
Compiling verilog file "../../../vrt/gen_context_pkt.v" in library work
Module <trigger_context_pkt> compiled
Compiling verilog file "../../../timing/time_sender.v" in library work
Module <gen_context_pkt> compiled
Compiling verilog file "../../../timing/time_receiver.v" in library work
Module <time_sender> compiled
Compiling verilog file "../../../sdr_lib/small_hb_int.v" in library work
Module <time_receiver> compiled
Compiling verilog file "../../../sdr_lib/small_hb_dec.v" in library work
Module <small_hb_int> compiled
Compiling verilog file "../../../sdr_lib/rx_dcoffset.v" in library work
Module <small_hb_dec> compiled
Compiling verilog file "../../../sdr_lib/hb_interp.v" in library work
Module <rx_dcoffset> compiled
Compiling verilog file "../../../sdr_lib/hb_dec.v" in library work
Module <hb_interp> compiled
Compiling verilog file "../../../sdr_lib/dsp_tx_glue.v" in library work
Module <hb_dec> compiled
Compiling verilog file "../../../sdr_lib/dsp_rx_glue.v" in library work
Module <dsp_tx_glue> compiled
Compiling verilog file "../../../sdr_lib/cordic_z24.v" in library work
Module <dsp_rx_glue> compiled
Compiling verilog file "../../../sdr_lib/cic_strober.v" in library work
Module <cordic_z24> compiled
Compiling verilog file "../../../sdr_lib/cic_interp.v" in library work
Module <cic_strober> compiled
Compiling verilog file "../../../sdr_lib/cic_decim.v" in library work
Module <cic_interp> compiled
Compiling verilog file "../../../opencores/i2c/rtl/verilog/i2c_master_top.v" in library work
Compiling verilog include file "../../../opencores/i2c/rtl/verilog/i2c_master_defines.v"
Module <cic_decim> compiled
Compiling verilog file "../../../gpmc/cross_clock_reader.v" in library work
Module <i2c_master_top> compiled
Compiling verilog file "../../../fifo/valve36.v" in library work
Module <cross_clock_reader> compiled
Compiling verilog file "../../../fifo/fifo_cascade.v" in library work
Module <valve36> compiled
Compiling verilog file "../../../fifo/fifo36_mux.v" in library work
Module <fifo_cascade> compiled
Compiling verilog file "../../../fifo/add_routing_header.v" in library work
Module <fifo36_mux> compiled
Compiling verilog file "../../../control_lib/shortfifo.v" in library work
Module <add_routing_header> compiled
Compiling verilog file "../../../control_lib/double_buffer.v" in library work
Module <shortfifo> compiled
Compiling verilog file "../../../autoc/autoc_delay_mult.v" in library work
Module <double_buffer> compiled
Compiling verilog file "../../../vrt/vita_tx_chain.v" in library work
Module <autoc_delay_mult> compiled
Compiling verilog file "../../../vrt/vita_rx_chain.v" in library work
Module <vita_tx_chain> compiled
Compiling verilog file "../../../timing/time_64bit.v" in library work
Module <vita_rx_chain> compiled
Compiling verilog file "../../../sdr_lib/tx_frontend.v" in library work
Module <time_64bit> compiled
Compiling verilog file "../../../sdr_lib/rx_frontend.v" in library work
Module <tx_frontend> compiled
Compiling verilog file "../../../sdr_lib/duc_chain.v" in library work
Module <rx_frontend> compiled
Compiling verilog file "../../../sdr_lib/ddc_chain.v" in library work
Module <duc_chain> compiled
Compiling verilog file "../../../gpmc/gpmc_to_fifo.v" in library work
Module <ddc_chain> compiled
Compiling verilog file "../../../gpmc/fifo_to_gpmc.v" in library work
Module <gpmc_to_fifo> compiled
Compiling verilog file "../../../fifo/packet_padder36.v" in library work
Module <fifo_to_gpmc> compiled
Compiling verilog file "../../../fifo/fifo36_to_fifo19.v" in library work
Module <packet_padder36> compiled
CompilINFO:TclTasksC:1850 - process run : Check Syntax is done.
ing verilog file "../../../fifo/fifo19_to_fifo36.v" in library work
Module <fifo36_to_fifo19> compiled
Compiling verilog file "../../../control_lib/user_settings.v" in library work
Module <fifo19_to_fifo36> compiled
Compiling verilog file "../../../control_lib/simple_spi_core.v" in library work
Module <user_settings> compiled
Compiling verilog file "../../../control_lib/simple_i2c_core.v" in library work
Module <simple_spi_core> compiled
Compiling verilog file "../../../control_lib/settings_fifo_ctrl.v" in library work
Module <simple_i2c_core> compiled
Compiling verilog file "../../../control_lib/gpio_atr.v" in library work
Module <settings_fifo_ctrl> compiled
Compiling verilog file "../../../autoc/autoc.v" in library work
Module <gpio_atr> compiled
Compiling verilog file "../../B100/u1plus_core.v" in library work
Module <autoc> compiled
Compiling verilog file "../../../gpmc/gpmc.v" in library work
Module <u1plus_core> compiled
Compiling verilog file "../../../control_lib/reset_sync.v" in library work
Module <gpmc> compiled
Compiling verilog file "../E1x0.v" in library work
Module <reset_sync> compiled
Module <E1x0> compiled
No errors in compilation
Analysis of file <"E1x0.prj"> succeeded.
 

Process "Check Syntax" completed successfully
/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/build-E100/E1x0.bin
xtclsh /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/tcl/ise_helper.tcl "Generate Programming File"
>>> Opening project: /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/build-E100/E1x0.xise
Changed current working directory to the project directory:
"/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/build-E100" 
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:692 - The device settings for core 'fifo_xlnx_32x36_2clk' do
   not match the ISE project settings.
   Family mismatch "Spartan3" vs. "Spartan-3A DSP"
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:692 - The device settings for core
   'fifo_xlnx_512x36_2clk_36to18' do not match the ISE project settings.
   Family mismatch "Spartan3" vs. "Spartan-3A DSP"
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:692 - The device settings for core
   'fifo_xlnx_512x36_2clk_18to36' do not match the ISE project settings.
   Family mismatch "Spartan3" vs. "Spartan-3A DSP"
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:692 - The device settings for core
   'fifo_xlnx_512x36_2clk_prog_full' do not match the ISE project settings.
   Family mismatch "Spartan3" vs. "Spartan-3A DSP"
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/autoc/autoc.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/autoc/autoc_delay_mult.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/autoc/n_delay.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/CRC16_D16.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/atr_controller.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/atr_controller16.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/bin2gray.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/bootram.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/dbsm.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/dcache.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/decoder_3_8.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/double_buffer.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/dpram32.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/fifo_to_wb.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/gpio_atr.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/gray2bin.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/gray_send.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/icache.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/longfifo.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/medfifo.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/mux4.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/mux8.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/nsgpio.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/nsgpio16LE.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/oneshot_2clk.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/pic.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/priority_enc.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/quad_uart.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_2port.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_harv_cache.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_harvard.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_harvard2.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/ram_loader.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/reset_sync.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/s3a_icap_wb.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/sd_spi.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/sd_spi_wb.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/setting_reg.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_bus.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_bus_16LE
   .v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_bus_cros
   sclock.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/settings_fifo_ctr
   l.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/shortfifo.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_i2c_core.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_spi_core.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_uart.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_uart_rx.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/simple_uart_tx.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/srl.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/system_control.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/user_settings.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_1master.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_bridge_16_32.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_readback_mux.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/control_lib/wb_readback_mux_1
   6LE.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/add_routing_header.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/buffer_int.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/buffer_int2.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/buffer_pool.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/crossbar36.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/dsp_framer36.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_mux.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_pad.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_to_fifo36.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo19_to_ll8.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_demux.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_mux.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_to_fifo19.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo36_to_ll8.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_2clock.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_2clock_cascade.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_cascade.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_long.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_pacer.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/fifo_short.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/ll8_shortfifo.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/ll8_to_fifo19.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/ll8_to_fifo36.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_dispatcher36_x3.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_dispatcher36_x4.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_generator.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_generator32.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_padder36.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_router.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_verifier.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/packet_verifier32.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/splitter36.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/fifo/valve36.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/cross_clock_reader.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/fifo_to_gpmc.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/gpmc.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/gpmc/gpmc_to_fifo.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/8b10b/decode_8b10b.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/8b10b/encode_8b10b.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_bpcu.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_core_BE.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_ctrl.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_edk32.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_ibuf.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_regf.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/aemb/rtl/verilog/ae
   MB_xecu.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_bit_ctrl.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_bit_ctrl.v" line 131
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_byte_ctrl.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_byte_ctrl.v" line 73
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_top.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_top.v" line 77
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _clgen.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _clgen.v" line 41
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _shift.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _shift.v" line 41
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top.v" line 45
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top16.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top16.v" line 46
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpu_config
   .vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpu_core.v
   hd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/core/zpupkg.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/wishbo
   ne_pkg.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/zpu_sy
   stem.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/wishbone/zpu_wb
   _bridge.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/zpu_top_pkg.vhd
   " into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/zpu/zpu_wb_top.vhd"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/acc.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_clip.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_clip_reg.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_round.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_and_round_reg.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/add2_reg.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_dec_shifter.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_decim.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_int_shifter.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_interp.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cic_strober.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/clip.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/clip_reg.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cordic.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cordic_stage.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/cordic_z24.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/ddc_chain.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dsp_rx_glue.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dsp_tx_glue.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dspengine_16to8.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/dspengine_8to16.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/duc_chain.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/hb_dec.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/hb_interp.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/pipectrl.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/pipestage.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/round.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/round_reg.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/round_sd.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/rx_dcoffset.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/rx_frontend.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/sign_extend.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/small_hb_dec.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/small_hb_int.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/sdr_lib/tx_frontend.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_fc_rx.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_fc_tx.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_rx.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/serdes/serdes_tx.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/address_filter.v
   " into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/address_filter_p
   romisc.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/crc.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/delay_line.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/ethrx_realign.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/ethtx_realign.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/flow_ctrl_rx.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/flow_ctrl_tx.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/ll8_to_txmac.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_clockge
   n.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_miim.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_outputc
   ontrol.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/miim/eth_shiftre
   g.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/rxmac_to_ll8.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_rx.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_tx.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_wb.
   v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/simple_gemac/simple_gemac_wra
   pper.v" into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/simple_timer.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_64bit.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_compare.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_receiver.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_sender.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/time_sync.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/timing/timer.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/B100/u1plus_core.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/E1x0.v" into library
   work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/add_onescomp.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/fifo19_rxrealign.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/prot_eng_tx.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/udp/udp_wrapper.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/gen_context_pkt.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/trigger_context_pkt.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_pkt_gen.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_chain.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_control.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_engine_glue.v"
   into library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_rx_framer.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_chain.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_control.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_deframer.v" into
   library work
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/vrt/vita_tx_engine_glue.v"
   into library work
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_bit_ctrl.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_bit_ctrl.v" line 131
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_byte_ctrl.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_byte_ctrl.v" line 73
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_top.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/i2c/rtl/verilog/i2c
   _master_top.v" line 77
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _clgen.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _clgen.v" line 41
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _shift.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _shift.v" line 41
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top.v" line 45
INFO:HDLCompiler:1062 - Parsing Verilog file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top16.v" into library work
INFO:ProjectMgmt - Include file found:
   '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _defines.v' in file
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/opencores/spi/rtl/verilog/spi
   _top16.v" line 46
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 
>>> Running Process: Generate Programming File
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x19_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x19_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_2Kx36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_2Kx36_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_32x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_32x36_2clk.
   v" line 36 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_16x40_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_16x40_2clk.
   v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   .v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_18to36'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _18to36.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_512x36_2clk_36to18'
   found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _36to18.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit
   'fifo_xlnx_512x36_2clk_prog_full' found in library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_512x36_2clk
   _prog_full.v" line 40 
WARNING:ProjectMgmt:565 - Duplicate Design Unit 'fifo_xlnx_64x36_2clk' found in
   library 'work'
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   xco" line 0 (active)
WARNING:ProjectMgmt:495 -   
   "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/coregen/fifo_xlnx_64x36_2clk.
   v" line 40 

Started : "Synthesize - XST".
Running xst...
Command Line: xst -intstyle ise -ifn "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/build-E100/E1x0.xst" -ofn "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/build-E100/E1x0.syr"
Reading design: E1x0.prj

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../../sdr_lib/clip.v" in library work
Compiling verilog file "../../../sdr_lib/pipestage.v" in library work
Module <clip> compiled
Compiling verilog file "../../../sdr_lib/add2_and_clip.v" in library work
Module <pipestage> compiled
Compiling verilog file "../../../sdr_lib/sign_extend.v" in library work
Module <add2_and_clip> compiled
Compiling verilog file "../../../sdr_lib/round.v" in library work
Module <sign_extend> compiled
Compiling verilog file "../../../sdr_lib/pipectrl.v" in library work
Module <round> compiled
Compiling verilog file "../../../sdr_lib/clip_reg.v" in library work
Module <pipectrl> compiled
Compiling verilog file "../../../sdr_lib/add2_and_round.v" in library work
Module <clip_reg> compiled
Compiling verilog file "../../../sdr_lib/add2_and_clip_reg.v" in library work
Module <add2_and_round> compiled
Compiling verilog file "../../../sdr_lib/add2.v" in library work
Module <add2_and_clip_reg> compiled
Compiling verilog file "../../../opencores/i2c/rtl/verilog/i2c_master_bit_ctrl.v" in library work
Compiling verilog include file "../../../opencores/i2c/rtl/verilog/i2c_master_defines.v"
Module <add2> compiled
Compiling verilog file "../../../control_lib/setting_reg.v" in library work
Module <i2c_master_bit_ctrl> compiled
Compiling verilog file "../../../control_lib/ram_2port.v" in library work
Module <setting_reg> compiled
Compiling verilog file "../../../timing/time_compare.v" in library work
Module <ram_2port> compiled
Compiling verilog file "../../../sdr_lib/round_sd.v" in library work
Module <time_compare> compiled
Compiling verilog file "../../../sdr_lib/round_reg.v" in library work
Module <round_sd> compiled
Compiling verilog file "../../../sdr_lib/dspengine_8to16.v" in library work
Module <round_reg> compiled
Compiling verilog file "../../../sdr_lib/dspengine_16to8.v" in library work
Module <dspengine_8to16> compiled
Compiling verilog file "../../../sdr_lib/cordic_stage.v" in library work
Module <dspengine_16to8> compiled
Compiling verilog file "../../../sdr_lib/cic_int_shifter.v" in library work
Module <cordic_stage> compiled
Compiling verilog file "../../../sdr_lib/cic_dec_shifter.v" in library work
Module <cic_int_shifter> compiled
Compiling verilog file "../../../sdr_lib/add2_reg.v" in library work
Module <cic_dec_shifter> compiled
Compiling verilog file "../../../sdr_lib/add2_and_round_reg.v" in library work
Module <add2_reg> compiled
Compiling verilog file "../../../sdr_lib/acc.v" in library work
Module <add2_and_round_reg> compiled
Compiling verilog file "../../../opencores/i2c/rtl/verilog/i2c_master_byte_ctrl.v" in library work
Compiling verilog include file "../../../opencores/i2c/rtl/verilog/i2c_master_defines.v"
Module <acc> compiled
Compiling verilog file "../../../opencores/8b10b/encode_8b10b.v" in library work
Module <i2c_master_byte_ctrl> compiled
Compiling verilog file "../../../opencores/8b10b/decode_8b10b.v" in library work
Module <encode_8b10b> compiled
Compiling verilog file "../../../fifo/fifo_short.v" in library work
Module <decode_8b10b> compiled
Compiling verilog file "../../../fifo/fifo_long.v" in library work
Module <fifo_short> compiled
Compiling verilog file "../../../control_lib/srl.v" in library work
Module <fifo_long> compiled
Compiling verilog file "../../../control_lib/dbsm.v" in library work
Module <srl> compiled
Module <dbsm> compiled
Compiling verilog file "../../../autoc/n_delay.v" in library work
Module <buff_sm> compiled
Compiling verilog file "../../../vrt/vita_tx_engine_glue.v" in library work
Module <n_delay> compiled
Compiling verilog file "../../../vrt/vita_tx_deframer.v" in library work
Module <vita_tx_engine_glue> compiled
Compiling verilog file "../../../vrt/vita_tx_control.v" in library work
Module <vita_tx_deframer> compiled
Compiling verilog file "../../../vrt/vita_rx_framer.v" in library work
Module <vita_tx_control> compiled
Compiling verilog file "../../../vrt/vita_rx_engine_glue.v" in library work
Module <vita_rx_framer> compiled
Compiling verilog file "../../../vrt/vita_rx_control.v" in library work
Module <vita_rx_engine_glue> compiled
Compiling verilog file "../../../vrt/trigger_context_pkt.v" in library work
Module <vita_rx_control> compiled
Compiling verilog file "../../../vrt/gen_context_pkt.v" in library work
Module <trigger_context_pkt> compiled
Compiling verilog file "../../../timing/time_sender.v" in library work
Module <gen_context_pkt> compiled
Compiling verilog file "../../../timing/time_receiver.v" in library work
Module <time_sender> compiled
Compiling verilog file "../../../sdr_lib/small_hb_int.v" in library work
Module <time_receiver> compiled
Compiling verilog file "../../../sdr_lib/small_hb_dec.v" in library work
Module <small_hb_int> compiled
Compiling verilog file "../../../sdr_lib/rx_dcoffset.v" in library work
Module <small_hb_dec> compiled
Compiling verilog file "../../../sdr_lib/hb_interp.v" in library work
Module <rx_dcoffset> compiled
Compiling verilog file "../../../sdr_lib/hb_dec.v" in library work
Module <hb_interp> compiled
Compiling verilog file "../../../sdr_lib/dsp_tx_glue.v" in library work
Module <hb_dec> compiled
Compiling verilog file "../../../sdr_lib/dsp_rx_glue.v" in library work
Module <dsp_tx_glue> compiled
Compiling verilog file "../../../sdr_lib/cordic_z24.v" in library work
Module <dsp_rx_glue> compiled
Compiling verilog file "../../../sdr_lib/cic_strober.v" in library work
Module <cordic_z24> compiled
Compiling verilog file "../../../sdr_lib/cic_interp.v" in library work
Module <cic_strober> compiled
Compiling verilog file "../../../sdr_lib/cic_decim.v" in library work
Module <cic_interp> compiled
Compiling verilog file "../../../opencores/i2c/rtl/verilog/i2c_master_top.v" in library work
Compiling verilog include file "../../../opencores/i2c/rtl/verilog/i2c_master_defines.v"
Module <cic_decim> compiled
Compiling verilog file "../../../gpmc/cross_clock_reader.v" in library work
Module <i2c_master_top> compiled
Compiling verilog file "../../../fifo/valve36.v" in library work
Module <cross_clock_reader> compiled
Compiling verilog file "../../../fifo/fifo_cascade.v" in library work
Module <valve36> compiled
Compiling verilog file "../../../fifo/fifo36_mux.v" in library work
Module <fifo_cascade> compiled
Compiling verilog file "../../../fifo/add_routing_header.v" in library work
Module <fifo36_mux> compiled
Compiling verilog file "../../../control_lib/shortfifo.v" in library work
Module <add_routing_header> compiled
Compiling verilog file "../../../control_lib/double_buffer.v" in library work
Module <shortfifo> compiled
Compiling verilog file "../../../autoc/autoc_delay_mult.v" in library work
Module <double_buffer> compiled
Compiling verilog file "../../../vrt/vita_tx_chain.v" in library work
Module <autoc_delay_mult> compiled
Compiling verilog file "../../../vrt/vita_rx_chain.v" in library work
Module <vita_tx_chain> compiled
Compiling verilog file "../../../timing/time_64bit.v" in library work
Module <vita_rx_chain> compiled
Compiling verilog file "../../../sdr_lib/tx_frontend.v" in library work
Module <time_64bit> compiled
Compiling verilog file "../../../sdr_lib/rx_frontend.v" in library work
Module <tx_frontend> compiled
Compiling verilog file "../../../sdr_lib/duc_chain.v" in library work
Module <rx_frontend> compiled
Compiling verilog file "../../../sdr_lib/ddc_chain.v" in library work
Module <duc_chain> compiled
Compiling verilog file "../../../gpmc/gpmc_to_fifo.v" in library work
Module <ddc_chain> compiled
Compiling verilog file "../../../gpmc/fifo_to_gpmc.v" in library work
Module <gpmc_to_fifo> compiled
Compiling verilog file "../../../fifo/packet_padder36.v" in library work
Module <fifo_to_gpmc> compiled
Compiling verilog file "../../../fifo/fifo36_to_fifo19.v" in library work
Module <packet_padder36> compiled
Compiling verilog file "../../../fifo/fifo19_to_fifo36.v" in library work
Module <fifo36_to_fifo19> compiled
Compiling verilog file "../../../control_lib/user_settings.v" in library work
Module <fifo19_to_fifo36> compiled
Compiling verilog file "../../../control_lib/simple_spi_core.v" in library work
Module <user_settings> compiled
Compiling verilog file "../../../control_lib/simple_i2c_core.v" in library work
Module <simple_spi_core> compiled
Compiling verilog file "../../../control_lib/settings_fifo_ctrl.v" in library work
Module <simple_i2c_core> compiled
Compiling verilog file "../../../control_lib/gpio_atr.v" in library work
Module <settings_fifo_ctrl> compiled
Compiling verilog file "../../../autoc/autoc.v" in library work
Module <gpio_atr> compiled
Compiling verilog file "../../B100/u1plus_core.v" in library work
Module <autoc> compiled
Compiling verilog file "../../../gpmc/gpmc.v" in library work
Module <u1plus_core> compiled
Compiling verilog file "../../../control_lib/reset_sync.v" in library work
Module <gpmc> compiled
Compiling verilog file "../E1x0.v" in library work
Module <reset_sync> compiled
Module <E1x0> compiled
No errors in compilation
Analysis of file <"E1x0.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <E1x0> in library <work>.

Analyzing hierarchy for module <reset_sync> in library <work>.

Analyzing hierarchy for module <u1plus_core> in library <work> with parameters.
	CTRL_ACK_SID = "00000000000000000000000000010100"
	DSP_RX_FIFOSIZE = "00000000000000000000000000001010"
	DSP_RX_XTRA_FIFOSIZE = "00000000000000000000000000001010"
	DSP_TX_FIFOSIZE = "00000000000000000000000000001010"
	DSP_TX_XTRA_FIFOSIZE = "00000000000000000000000000001010"
	NUM_RX_DSPS = "00000000000000000000000000000010"
	SR_GPIO = "00000000000000000000000011100000"
	SR_I2C = "00000000000000000000000011011000"
	SR_MISC = "00000000000000000000000000000000"
	SR_PADDER = "00000000000000000000000000001010"
	SR_RX_CTRL0 = "00000000000000000000000001100000"
	SR_RX_CTRL1 = "00000000000000000000000010000000"
	SR_RX_DSP0 = "00000000000000000000000001101010"
	SR_RX_DSP1 = "00000000000000000000000010001010"
	SR_RX_FE = "00000000000000000000000001110010"
	SR_SPI = "00000000000000000000000011010000"
	SR_TIME64 = "00000000000000000000000011000000"
	SR_TX_CTRL = "00000000000000000000000000100000"
	SR_TX_DSP = "00000000000000000000000000101000"
	SR_TX_FE = "00000000000000000000000000110000"
	SR_USER_REGS = "00000000000000000000000000000101"
	USE_PACKET_PADDER = "00000000000000000000000000000000"
	compat_num = "00000000000010110000000000000001"

Analyzing hierarchy for module <gpmc> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000001010"
	BUSDEBUG = "00000000000000000000000000000001"
	RXFIFOSIZE = "00000000000000000000000000001101"
	TXFIFOSIZE = "00000000000000000000000000001101"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000000000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000000001"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000000010"
	width = "00000000000000000000000000000010"

Analyzing hierarchy for module <user_settings> in library <work> with parameters.
	BASE = "00000000000000000000000000000101"

Analyzing hierarchy for module <fifo_cascade> in library <work> with parameters.
	SIZE = "00000000000000000000000000001001"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <settings_fifo_ctrl> in library <work> with parameters.
	ACK_SID = "00000000000000000000000000010100"
	EVENT_CMD = "00000000000000000000000000000001"
	LOAD_CMD = "00000000000000000000000000000000"
	PROT_DEST = "00000000000000000000000000000000"
	PROT_HDR = "00000000000000000000000000000000"
	READ_DATA = "00000000000000000000000000001001"
	READ_HDR = "00000000000000000000000000001000"
	READ_LINE0 = "00000000000000000000000000000000"
	START_STATE = "00000000000000000000000000000001"
	STORE_CMD = "00000000000000000000000000001011"
	VITA_CID0 = "00000000000000000000000000000011"
	VITA_CID1 = "00000000000000000000000000000100"
	VITA_HDR = "00000000000000000000000000000001"
	VITA_SID = "00000000000000000000000000000010"
	VITA_TSF0 = "00000000000000000000000000000110"
	VITA_TSF1 = "00000000000000000000000000000111"
	VITA_TSI = "00000000000000000000000000000101"
	WAIT_EOF = "00000000000000000000000000001010"
	WRITE_PKT_HDR = "00000000000000000000000000000001"
	WRITE_PROT_HDR = "00000000000000000000000000000000"
	WRITE_RB_DATA = "00000000000000000000000000000100"
	WRITE_RB_HDR = "00000000000000000000000000000011"
	WRITE_VRT_HDR = "00000000000000000000000000000001"
	WRITE_VRT_SID = "00000000000000000000000000000010"
	XPORT_HDR = "00000000000000000000000000000000"

Analyzing hierarchy for module <time_64bit> in library <work> with parameters.
	BASE = "00000000000000000000000011000000"
	MIMO_SYNC = "00000000000000000000000000000101"
	NEXT_TICKS_HI = "00000000000000000000000000000000"
	NEXT_TICKS_LO = "00000000000000000000000000000001"
	PPS_IMM = "00000000000000000000000000000011"
	PPS_POLSRC = "00000000000000000000000000000010"

Analyzing hierarchy for module <simple_spi_core> in library <work> with parameters.
	BASE = "00000000000000000000000011010000"
	CLK_IDLE = "00000000000000000000000000000000"
	CLK_INV = "00000000000000000000000000000011"
	CLK_REG = "00000000000000000000000000000010"
	IDLE_SEN = "00000000000000000000000000000101"
	POST_IDLE = "00000000000000000000000000000100"
	PRE_IDLE = "00000000000000000000000000000001"
	SEN_IDLE = "11111111"
	WAIT_TRIG = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <simple_i2c_core> in library <work> with parameters.
	ARST_LVL = "00000000000000000000000000000001"
	BASE = "00000000000000000000000011011000"

Analyzing hierarchy for module <gpio_atr> in library <work> with parameters.
	BASE = "00000000000000000000000011100000"
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <rx_frontend> in library <work> with parameters.
	BASE = "00000000000000000000000001110010"
	IQCOMP_EN = "00000000000000000000000000000001"

Analyzing hierarchy for module <fifo_cascade> in library <work> with parameters.
	SIZE = "00000000000000000000000000001010"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <fifo36_mux> in library <work> with parameters.
	MUX_DATA0 = "00000000000000000000000000000001"
	MUX_DATA1 = "00000000000000000000000000000011"
	MUX_IDLE0 = "00000000000000000000000000000000"
	MUX_IDLE1 = "00000000000000000000000000000010"
	prio = "00000000000000000000000000000000"

Analyzing hierarchy for module <vita_tx_chain> in library <work> with parameters.
	BASE = "00000000000000000000000000100000"
	DO_FLOW_CONTROL = "00000000000000000000000000000000"
	DSP_NUMBER = "00000000000000000000000000000000"
	FIFOSIZE = "00000000000000000000000000001010"
	FIFOWIDTH = "00000000000000000000000001110101"
	MAXCHAN = "00000000000000000000000000000001"
	POST_ENGINE_FIFOSIZE = "00000000000000000000000000001010"
	PROT_ENG_FLAGS = "00000000000000000000000000000000"
	REPORT_ERROR = "00000000000000000000000000000001"
	USE_TRANS_HEADER = "00000000000000000000000000000000"

Analyzing hierarchy for module <duc_chain> in library <work> with parameters.
	BASE = "00000000000000000000000000101000"
	DSPNO = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000011000"
	cwidth = "00000000000000000000000000011000"
	zwidth = "00000000000000000000000000011000"

Analyzing hierarchy for module <tx_frontend> in library <work> with parameters.
	BASE = "00000000000000000000000000110000"
	IQCOMP_EN = "00000000000000000000000000000001"
	WIDTH_OUT = "00000000000000000000000000001110"

Analyzing hierarchy for module <ddc_chain> in library <work> with parameters.
	BASE = "00000000000000000000000001101010"
	DSPNO = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000011000"
	cwidth = "00000000000000000000000000011001"
	zwidth = "00000000000000000000000000011000"

Analyzing hierarchy for module <autoc> in library <work> with parameters.
	DDC_SAMPLE_WIDTH = "00000000000000000000000000100000"
	DELAY = "00000000000000000000000000100000"
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <vita_rx_chain> in library <work> with parameters.
	BASE = "00000000000000000000000001100000"
	DSP_NUMBER = "00000000000000000000000000000000"
	FIFOSIZE = "00000000000000000000000000001010"
	PROT_ENG_FLAGS = "00000000000000000000000000000000"
	UNIT = "00000000000000000000000000000000"

Analyzing hierarchy for module <fifo_cascade> in library <work> with parameters.
	SIZE = "00000000000000000000000000001011"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <ddc_chain> in library <work> with parameters.
	BASE = "00000000000000000000000010001010"
	DSPNO = "00000000000000000000000000000001"
	WIDTH = "00000000000000000000000000011000"
	cwidth = "00000000000000000000000000011001"
	zwidth = "00000000000000000000000000011000"

Analyzing hierarchy for module <vita_rx_chain> in library <work> with parameters.
	BASE = "00000000000000000000000010000000"
	DSP_NUMBER = "00000000000000000000000000000001"
	FIFOSIZE = "00000000000000000000000000001010"
	PROT_ENG_FLAGS = "00000000000000000000000000000000"
	UNIT = "00000000000000000000000000000001"

Analyzing hierarchy for module <gpmc_to_fifo> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000001010"
	FIFO_STATE_CLAIM = "00000000000000000000000000000000"
	FIFO_STATE_EMPTY = "00000000000000000000000000000001"
	FIFO_STATE_PRE = "00000000000000000000000000000010"
	GPMC_STATE_FILL = "00000000000000000000000000000001"
	GPMC_STATE_START = "00000000000000000000000000000000"
	PTR_WIDTH = "00000000000000000000000000000010"
	XFER_OFFSET = "00000000000000000000000000000010"

Analyzing hierarchy for module <fifo19_to_fifo36> in library <work> with parameters.
	LE = "00000000000000000000000000000001"

Analyzing hierarchy for module <fifo_cascade> in library <work> with parameters.
	SIZE = "00000000000000000000000000001101"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <fifo36_to_fifo19> in library <work> with parameters.
	LE = "00000000000000000000000000000001"

Analyzing hierarchy for module <fifo_to_gpmc> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000001010"
	FIFO_STATE_CLAIM = "00000000000000000000000000000000"
	FIFO_STATE_FILL = "00000000000000000000000000000001"
	GPMC_STATE_EMPTY = "00000000000000000000000000000001"
	GPMC_STATE_START = "00000000000000000000000000000000"
	LAST_ADDR = "1111111111"
	PTR_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <gpmc_to_fifo> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000000101"
	FIFO_STATE_CLAIM = "00000000000000000000000000000000"
	FIFO_STATE_EMPTY = "00000000000000000000000000000001"
	FIFO_STATE_PRE = "00000000000000000000000000000010"
	GPMC_STATE_FILL = "00000000000000000000000000000001"
	GPMC_STATE_START = "00000000000000000000000000000000"
	PTR_WIDTH = "00000000000000000000000000000101"
	XFER_OFFSET = "00000000000000000000000000000010"

Analyzing hierarchy for module <fifo_to_gpmc> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000001010"
	FIFO_STATE_CLAIM = "00000000000000000000000000000000"
	FIFO_STATE_FILL = "00000000000000000000000000000001"
	GPMC_STATE_EMPTY = "00000000000000000000000000000001"
	GPMC_STATE_START = "00000000000000000000000000000000"
	LAST_ADDR = "0000001111"
	PTR_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000000101"
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000000110"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <fifo_long> in library <work> with parameters.
	EMPTY = "00000000000000000000000000000000"
	NUMLINES = "00000000000000000000000111111110"
	PRE_READ = "00000000000000000000000000000001"
	READING = "00000000000000000000000000000010"
	SIZE = "00000000000000000000000000001001"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <shortfifo> in library <work> with parameters.
	WIDTH = "00000000000000000000000010000001"

Analyzing hierarchy for module <shortfifo> in library <work> with parameters.
	WIDTH = "00000000000000000000000001000000"

Analyzing hierarchy for module <time_compare> in library <work>.

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000011000001"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000011000000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000011000010"
	width = "00000000000000000000000000000010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000011000011"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000011000101"
	width = "00000000000000000000000000001001"

Analyzing hierarchy for module <time_sender> in library <work> with parameters.
	COMMA = "10111100"
	HEAD = "00111100"
	SEND_HEAD = "00000000000000000000000000000001"
	SEND_IDLE = "00000000000000000000000000000000"
	SEND_T0 = "00000000000000000000000000000010"
	SEND_T1 = "00000000000000000000000000000011"
	SEND_T2 = "00000000000000000000000000000100"
	SEND_T3 = "00000000000000000000000000000101"
	SEND_T4 = "00000000000000000000000000000110"
	SEND_T5 = "00000000000000000000000000000111"
	SEND_T6 = "00000000000000000000000000001000"
	SEND_T7 = "00000000000000000000000000001001"
	SEND_TAIL = "00000000000000000000000000001010"
	TAIL = "11110111"

Analyzing hierarchy for module <time_receiver> in library <work> with parameters.
	COMMA_0 = "1010000011"
	COMMA_1 = "0101111100"
	HEAD = "100111100"
	STATE_IDLE = "00000000000000000000000000000000"
	STATE_T0 = "00000000000000000000000000000001"
	STATE_T1 = "00000000000000000000000000000010"
	STATE_T2 = "00000000000000000000000000000011"
	STATE_T3 = "00000000000000000000000000000100"
	STATE_T4 = "00000000000000000000000000000101"
	STATE_T5 = "00000000000000000000000000000110"
	STATE_T6 = "00000000000000000000000000000111"
	STATE_T7 = "00000000000000000000000000001000"
	STATE_TAIL = "00000000000000000000000000001001"
	TAIL = "111110111"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000011010000"
	width = "00000000000000000000000000010000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000011010001"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000011010010"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000011011000"
	width = "00000000000000000000000000010000"

Analyzing hierarchy for module <i2c_master_top> in library <work> with parameters.
	ARST_LVL = "00000000000000000000000000000001"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000011100000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000011100001"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000011100010"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000011100011"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000011100100"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001110010"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001110011"
	width = "00000000000000000000000000010010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001110100"
	width = "00000000000000000000000000010010"

Analyzing hierarchy for module <rx_dcoffset> in library <work> with parameters.
	ADDR = "00000000000000000000000001110101"
	WIDTH = "00000000000000000000000000010010"
	alpha_shift = "00000000000000000000000000010100"
	int_width = "00000000000000000000000000100110"

Analyzing hierarchy for module <rx_dcoffset> in library <work> with parameters.
	ADDR = "00000000000000000000000001110110"
	WIDTH = "00000000000000000000000000010010"
	alpha_shift = "00000000000000000000000000010100"
	int_width = "00000000000000000000000000100110"

Analyzing hierarchy for module <add2_and_clip_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <fifo_long> in library <work> with parameters.
	EMPTY = "00000000000000000000000000000000"
	NUMLINES = "00000000000000000000001111111110"
	PRE_READ = "00000000000000000000000000000001"
	READING = "00000000000000000000000000000010"
	SIZE = "00000000000000000000000000001010"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000100000"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000100010"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <valve36> in library <work>.

Analyzing hierarchy for module <vita_tx_deframer> in library <work> with parameters.
	BASE = "00000000000000000000000000100000"
	FIFOWIDTH = "00000000000000000000000001110101"
	MAXCHAN = "00000000000000000000000000000001"
	USE_TRANS_HEADER = "00000000000000000000000000000000"
	VITA_CLASSID = "00000000000000000000000000000011"
	VITA_CLASSID2 = "00000000000000000000000000000100"
	VITA_DUMP = "00000000000000000000000000001011"
	VITA_HEADER = "00000000000000000000000000000001"
	VITA_PAYLOAD = "00000000000000000000000000001000"
	VITA_SECS = "00000000000000000000000000000101"
	VITA_STREAMID = "00000000000000000000000000000010"
	VITA_TICS = "00000000000000000000000000000110"
	VITA_TICS2 = "00000000000000000000000000000111"
	VITA_TRAILER = "00000000000000000000000000001010"
	VITA_TRANS_HEADER = "00000000000000000000000000000000"

Analyzing hierarchy for module <vita_tx_control> in library <work> with parameters.
	BASE = "00000000000000000000000000100000"
	IBS_CONT_BURST = "00000000000000000000000000000010"
	IBS_ERROR = "00000000000000000000000000000011"
	IBS_ERROR_DONE = "00000000000000000000000000000100"
	IBS_ERROR_WAIT = "00000000000000000000000000000101"
	IBS_IDLE = "00000000000000000000000000000000"
	IBS_RUN = "00000000000000000000000000000001"
	MAX_IDLE = "00000000000011110100001001000000"
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <gen_context_pkt> in library <work> with parameters.
	CTXT_DONE = "00000000000000000000000000001000"
	CTXT_FLOWCTRL = "00000000000000000000000000000111"
	CTXT_HEADER = "00000000000000000000000000000010"
	CTXT_IDLE = "00000000000000000000000000000000"
	CTXT_MESSAGE = "00000000000000000000000000000110"
	CTXT_PROT_ENG = "00000000000000000000000000000001"
	CTXT_STREAMID = "00000000000000000000000000000011"
	CTXT_TICS = "00000000000000000000000000000100"
	CTXT_TICS2 = "00000000000000000000000000000101"
	DSP_NUMBER = "00000000000000000000000000000000"
	PROT_ENG_FLAGS = "00000000000000000000000000000000"

Analyzing hierarchy for module <trigger_context_pkt> in library <work> with parameters.
	BASE = "00000000000000000000000000100000"

Analyzing hierarchy for module <fifo36_mux> in library <work> with parameters.
	MUX_DATA0 = "00000000000000000000000000000001"
	MUX_DATA1 = "00000000000000000000000000000011"
	MUX_IDLE0 = "00000000000000000000000000000000"
	MUX_IDLE1 = "00000000000000000000000000000010"
	prio = "00000000000000000000000000000001"

Analyzing hierarchy for module <double_buffer> in library <work> with parameters.
	BUF_SIZE = "00000000000000000000000000001010"
	IDLE = "00000000000000000000000000000000"
	PRE_READ = "00000000000000000000000000000001"
	READING = "00000000000000000000000000000010"

Analyzing hierarchy for module <vita_tx_engine_glue> in library <work> with parameters.
	BUF_SIZE = "00000000000000000000000000001010"
	DSPNO = "00000000000000000000000000000000"
	HEADER_OFFSET = "00000000000000000000000000000000"
	MAIN_SETTINGS_BASE = "00000000000000000000000000100001"

Analyzing hierarchy for module <fifo_cascade> in library <work> with parameters.
	SIZE = "00000000000000000000000000001010"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000101000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000101001"
	width = "00000000000000000000000000010010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000101010"
	width = "00000000000000000000000000001010"

Analyzing hierarchy for module <cic_strober> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <cic_strober> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <hb_interp> in library <work> with parameters.
	ACCWIDTH = "00000000000000000000000000011000"
	CWIDTH = "00000000000000000000000000010010"
	IWIDTH = "00000000000000000000000000010010"
	MWIDTH = "00000000000000000000000000010110"
	OWIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <small_hb_int> in library <work> with parameters.
	MWIDTH = "00000000000000000000000000100100"
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <cic_interp> in library <work> with parameters.
	N = "00000000000000000000000000000100"
	bw = "00000000000000000000000000010010"
	log2_of_max_rate = "00000000000000000000000000000111"
	maxbitgain = "00000000000000000000000000010101"

Analyzing hierarchy for module <cordic_z24> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011000"
	c00 = "01000000000000000000000"
	c01 = "00100101110010000000101"
	c02 = "00010011111101100111000"
	c03 = "00001010001000100010010"
	c04 = "00000101000101100001101"
	c05 = "00000010100010111011000"
	c06 = "00000001010001011110110"
	c07 = "00000000101000101111100"
	c08 = "00000000010100010111110"
	c09 = "00000000001010001011111"
	c10 = "00000000000101000110000"
	c11 = "00000000000010100011000"
	c12 = "00000000000001010001100"
	c13 = "00000000000000101000110"
	c14 = "00000000000000010100011"
	c15 = "00000000000000001010001"
	c16 = "00000000000000000101001"
	c17 = "00000000000000000010100"
	c18 = "00000000000000000001010"
	c19 = "00000000000000000000101"
	c20 = "00000000000000000000011"
	c21 = "00000000000000000000001"
	c22 = "00000000000000000000001"
	c23 = "00000000000000000000000"
	stages = "00000000000000000000000000010011"
	zwidth = "00000000000000000000000000011000"

Analyzing hierarchy for module <dsp_tx_glue> in library <work> with parameters.
	DSPNO = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000110000"
	width = "00000000000000000000000000011000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000110001"
	width = "00000000000000000000000000011000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000110010"
	width = "00000000000000000000000000010010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000110011"
	width = "00000000000000000000000000010010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000110100"
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <round_sd> in library <work> with parameters.
	DISABLE_SD = "00000000000000000000000000000000"
	ERR_WIDTH = "00000000000000000000000000001011"
	WIDTH_IN = "00000000000000000000000000011000"
	WIDTH_OUT = "00000000000000000000000000001110"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001101010"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001101011"
	width = "00000000000000000000000000010010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001101100"
	width = "00000000000000000000000000001010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001101101"
	width = "00000000000000000000000000000010"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000011000"
	bits_out = "00000000000000000000000000011001"

Analyzing hierarchy for module <cordic_z24> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011001"
	c00 = "01000000000000000000000"
	c01 = "00100101110010000000101"
	c02 = "00010011111101100111000"
	c03 = "00001010001000100010010"
	c04 = "00000101000101100001101"
	c05 = "00000010100010111011000"
	c06 = "00000001010001011110110"
	c07 = "00000000101000101111100"
	c08 = "00000000010100010111110"
	c09 = "00000000001010001011111"
	c10 = "00000000000101000110000"
	c11 = "00000000000010100011000"
	c12 = "00000000000001010001100"
	c13 = "00000000000000101000110"
	c14 = "00000000000000010100011"
	c15 = "00000000000000001010001"
	c16 = "00000000000000000101001"
	c17 = "00000000000000000010100"
	c18 = "00000000000000000001010"
	c19 = "00000000000000000000101"
	c20 = "00000000000000000000011"
	c21 = "00000000000000000000001"
	c22 = "00000000000000000000001"
	c23 = "00000000000000000000000"
	stages = "00000000000000000000000000010011"
	zwidth = "00000000000000000000000000011000"

Analyzing hierarchy for module <clip_reg> in library <work> with parameters.
	STROBED = "0"
	bits_in = "00000000000000000000000000011001"
	bits_out = "00000000000000000000000000011000"

Analyzing hierarchy for module <cic_strober> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <cic_decim> in library <work> with parameters.
	N = "00000000000000000000000000000100"
	bw = "00000000000000000000000000011000"
	log2_of_max_rate = "00000000000000000000000000000111"
	maxbitgain = "00000000000000000000000000011100"

Analyzing hierarchy for module <small_hb_dec> in library <work> with parameters.
	ACCWIDTH = "00000000000000000000000000011110"
	INTWIDTH = "00000000000000000000000000010001"
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <hb_dec> in library <work> with parameters.
	ACCWIDTH = "00000000000000000000000000011011"
	INTWIDTH = "00000000000000000000000000010001"
	SHIFT_FACTOR = "00000000000000000000000000000110"
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <round_sd> in library <work> with parameters.
	DISABLE_SD = "00000000000000000000000000000000"
	ERR_WIDTH = "00000000000000000000000000001001"
	WIDTH_IN = "00000000000000000000000000011000"
	WIDTH_OUT = "00000000000000000000000000010000"

Analyzing hierarchy for module <dsp_rx_glue> in library <work> with parameters.
	DSPNO = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <autoc_delay_mult> in library <work> with parameters.
	DELAY = "00000000000000000000000000100000"
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <n_delay> in library <work> with parameters.
	DELAY = "00000000000000000000000000100000"
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <acc> in library <work> with parameters.
	IWIDTH = "00000000000000000000000000100000"
	OWIDTH = "00000000000000000000000000101011"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001101000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <vita_rx_control> in library <work> with parameters.
	BASE = "00000000000000000000000001100000"
	IBS_BROKENCHAIN = "00000000000000000000000000000101"
	IBS_IDLE = "00000000000000000000000000000000"
	IBS_LATECMD = "00000000000000000000000000000110"
	IBS_OVERRUN = "00000000000000000000000000000100"
	IBS_RUNNING = "00000000000000000000000000000010"
	IBS_WAITING = "00000000000000000000000000000001"
	IBS_ZEROLEN = "00000000000000000000000000000111"
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <vita_rx_framer> in library <work> with parameters.
	BASE = "00000000000000000000000001100000"
	MAXCHAN = "00000000000000000000000000000001"
	SAMP_WIDTH = "00000000000000000000000001100101"
	VITA_ERR_HEADER = "00000000000000000000000000000111"
	VITA_ERR_PAYLOAD = "00000000000000000000000000001011"
	VITA_ERR_STREAMID = "00000000000000000000000000001000"
	VITA_ERR_TICS = "00000000000000000000000000001001"
	VITA_ERR_TICS2 = "00000000000000000000000000001010"
	VITA_ERR_TRAILER = "00000000000000000000000000001100"
	VITA_HEADER = "00000000000000000000000000000001"
	VITA_IDLE = "00000000000000000000000000000000"
	VITA_PAYLOAD = "00000000000000000000000000000101"
	VITA_STREAMID = "00000000000000000000000000000010"
	VITA_TICS = "00000000000000000000000000000011"
	VITA_TICS2 = "00000000000000000000000000000100"
	VITA_TRAILER = "00000000000000000000000000000110"

Analyzing hierarchy for module <vita_rx_engine_glue> in library <work> with parameters.
	BUF_SIZE = "00000000000000000000000000001010"
	DSPNO = "00000000000000000000000000000000"
	MAIN_SETTINGS_BASE = "00000000000000000000000001100011"

Analyzing hierarchy for module <add_routing_header> in library <work> with parameters.
	PORT_SEL = "00000000000000000000000000000000"
	PROT_ENG_FLAGS = "00000000000000000000000000000000"

Analyzing hierarchy for module <fifo_long> in library <work> with parameters.
	EMPTY = "00000000000000000000000000000000"
	NUMLINES = "00000000000000000000011111111110"
	PRE_READ = "00000000000000000000000000000001"
	READING = "00000000000000000000000000000010"
	SIZE = "00000000000000000000000000001011"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010001010"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010001011"
	width = "00000000000000000000000000010010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010001100"
	width = "00000000000000000000000000001010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010001101"
	width = "00000000000000000000000000000010"

Analyzing hierarchy for module <dsp_rx_glue> in library <work> with parameters.
	DSPNO = "00000000000000000000000000000001"
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010001000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <vita_rx_control> in library <work> with parameters.
	BASE = "00000000000000000000000010000000"
	IBS_BROKENCHAIN = "00000000000000000000000000000101"
	IBS_IDLE = "00000000000000000000000000000000"
	IBS_LATECMD = "00000000000000000000000000000110"
	IBS_OVERRUN = "00000000000000000000000000000100"
	IBS_RUNNING = "00000000000000000000000000000010"
	IBS_WAITING = "00000000000000000000000000000001"
	IBS_ZEROLEN = "00000000000000000000000000000111"
	WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <vita_rx_framer> in library <work> with parameters.
	BASE = "00000000000000000000000010000000"
	MAXCHAN = "00000000000000000000000000000001"
	SAMP_WIDTH = "00000000000000000000000001100101"
	VITA_ERR_HEADER = "00000000000000000000000000000111"
	VITA_ERR_PAYLOAD = "00000000000000000000000000001011"
	VITA_ERR_STREAMID = "00000000000000000000000000001000"
	VITA_ERR_TICS = "00000000000000000000000000001001"
	VITA_ERR_TICS2 = "00000000000000000000000000001010"
	VITA_ERR_TRAILER = "00000000000000000000000000001100"
	VITA_HEADER = "00000000000000000000000000000001"
	VITA_IDLE = "00000000000000000000000000000000"
	VITA_PAYLOAD = "00000000000000000000000000000101"
	VITA_STREAMID = "00000000000000000000000000000010"
	VITA_TICS = "00000000000000000000000000000011"
	VITA_TICS2 = "00000000000000000000000000000100"
	VITA_TRAILER = "00000000000000000000000000000110"

Analyzing hierarchy for module <vita_rx_engine_glue> in library <work> with parameters.
	BUF_SIZE = "00000000000000000000000000001010"
	DSPNO = "00000000000000000000000000000001"
	MAIN_SETTINGS_BASE = "00000000000000000000000010000011"

Analyzing hierarchy for module <add_routing_header> in library <work> with parameters.
	PORT_SEL = "00000000000000000000000000000001"
	PROT_ENG_FLAGS = "00000000000000000000000000000000"

Analyzing hierarchy for module <cross_clock_reader> in library <work> with parameters.
	DEFAULT = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <ram_2port> in library <work> with parameters.
	AWIDTH = "00000000000000000000000000001100"
	DWIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010011"

Analyzing hierarchy for module <fifo_long> in library <work> with parameters.
	EMPTY = "00000000000000000000000000000000"
	NUMLINES = "00000000000000000001111111111110"
	PRE_READ = "00000000000000000000000000000001"
	READING = "00000000000000000000000000000010"
	SIZE = "00000000000000000000000000001101"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <cross_clock_reader> in library <work> with parameters.
	DEFAULT = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <ram_2port> in library <work> with parameters.
	AWIDTH = "00000000000000000000000000001010"
	DWIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <ram_2port> in library <work> with parameters.
	AWIDTH = "00000000000000000000000000001001"
	DWIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <encode_8b10b> in library <work>.

Analyzing hierarchy for module <decode_8b10b> in library <work>.

Analyzing hierarchy for module <i2c_master_byte_ctrl> in library <work> with parameters.
	ST_ACK = "01000"
	ST_IDLE = "00000"
	ST_READ = "00010"
	ST_START = "00001"
	ST_STOP = "10000"
	ST_WRITE = "00100"

Analyzing hierarchy for module <round_sd> in library <work> with parameters.
	DISABLE_SD = "00000000000000000000000000000000"
	ERR_WIDTH = "00000000000000000000000000010101"
	WIDTH_IN = "00000000000000000000000000100110"
	WIDTH_OUT = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_and_clip_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_and_clip> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <ram_2port> in library <work> with parameters.
	AWIDTH = "00000000000000000000000000001010"
	DWIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000001110101"

Analyzing hierarchy for module <time_compare> in library <work>.

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000100011"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100010"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000100100"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000100101"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <dbsm> in library <work> with parameters.
	BUFF_ACCESSIBLE = "00000000000000000000000000000001"
	BUFF_ERROR = "00000000000000000000000000000011"
	BUFF_READABLE = "00000000000000000000000000000010"
	BUFF_WRITABLE = "00000000000000000000000000000000"
	PORT_USE_0 = "00000000000000000000000000000001"
	PORT_USE_1 = "00000000000000000000000000000011"
	PORT_WAIT_0 = "00000000000000000000000000000000"
	PORT_WAIT_1 = "00000000000000000000000000000010"

Analyzing hierarchy for module <dspengine_8to16> in library <work> with parameters.
	BASE = "00000000000000000000000000100001"
	BUF_SIZE = "00000000000000000000000000001010"
	DSP_DONE = "00000000000000000000000000001010"
	DSP_IDLE = "00000000000000000000000000000000"
	DSP_IDLE_RD = "00000000000000000000000000000001"
	DSP_PARSE_HEADER = "00000000000000000000000000000010"
	DSP_READ = "00000000000000000000000000000011"
	DSP_READ_TRAILER = "00000000000000000000000000000111"
	DSP_READ_WAIT = "00000000000000000000000000000100"
	DSP_WRITE_0 = "00000000000000000000000000000110"
	DSP_WRITE_1 = "00000000000000000000000000000101"
	DSP_WRITE_HEADER = "00000000000000000000000000001001"
	DSP_WRITE_TRAILER = "00000000000000000000000000001000"
	HEADER_OFFSET = "00000000000000000000000000000000"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <fifo_long> in library <work> with parameters.
	EMPTY = "00000000000000000000000000000000"
	NUMLINES = "00000000000000000000001111111110"
	PRE_READ = "00000000000000000000000000000001"
	READING = "00000000000000000000000000000010"
	SIZE = "00000000000000000000000000001010"
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <srl> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_and_round_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010110"

Analyzing hierarchy for module <acc> in library <work> with parameters.
	IWIDTH = "00000000000000000000000000010110"
	OWIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000011000"
	bits_out = "00000000000000000000000000010011"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000010011"
	bits_out = "00000000000000000000000000010010"
	round_to_nearest = "00000000000000000000000000000001"
	round_to_zero = "00000000000000000000000000000000"
	trunc = "00000000000000000000000000000000"

Analyzing hierarchy for module <add2_and_round_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <acc> in library <work> with parameters.
	IWIDTH = "00000000000000000000000000100100"
	OWIDTH = "00000000000000000000000000100101"

Analyzing hierarchy for module <round_reg> in library <work> with parameters.
	bits_in = "00000000000000000000000000100101"
	bits_out = "00000000000000000000000000010101"

Analyzing hierarchy for module <clip_reg> in library <work> with parameters.
	STROBED = "0"
	bits_in = "00000000000000000000000000010101"
	bits_out = "00000000000000000000000000010010"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000010010"
	bits_out = "00000000000000000000000000100111"

Analyzing hierarchy for module <cic_int_shifter> in library <work> with parameters.
	bw = "00000000000000000000000000010010"
	maxbitgain = "00000000000000000000000000010101"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000000"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000001"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000010"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000011"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000100"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000101"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000110"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000000111"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001000"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001001"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001010"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001011"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001100"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001101"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001110"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000001111"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000010000"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000010001"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000010010"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011010"
	shift = "00000000000000000000000000010011"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000001011"
	bits_out = "00000000000000000000000000011000"

Analyzing hierarchy for module <add2_and_clip_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000011000"
	bits_out = "00000000000000000000000000001110"
	round_to_nearest = "00000000000000000000000000000001"
	round_to_zero = "00000000000000000000000000000000"
	trunc = "00000000000000000000000000000000"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000000000"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000000001"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000000010"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000000011"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000000100"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000000101"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000000110"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000000111"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000001000"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000001001"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000001010"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000001011"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000001100"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000001101"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000001110"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000001111"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000010000"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000010001"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000010010"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <cordic_stage> in library <work> with parameters.
	bitwidth = "00000000000000000000000000011011"
	shift = "00000000000000000000000000010011"
	zwidth = "00000000000000000000000000010111"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000011001"
	bits_out = "00000000000000000000000000011000"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000011000"
	bits_out = "00000000000000000000000000110100"

Analyzing hierarchy for module <cic_dec_shifter> in library <work> with parameters.
	bw = "00000000000000000000000000011000"
	maxbitgain = "00000000000000000000000000011100"

Analyzing hierarchy for module <round_sd> in library <work> with parameters.
	DISABLE_SD = "00000000000000000000000000000000"
	ERR_WIDTH = "00000000000000000000000000001000"
	WIDTH_IN = "00000000000000000000000000011000"
	WIDTH_OUT = "00000000000000000000000000010001"

Analyzing hierarchy for module <round_sd> in library <work> with parameters.
	DISABLE_SD = "00000000000000000000000000000000"
	ERR_WIDTH = "00000000000000000000000000000110"
	WIDTH_IN = "00000000000000000000000000011110"
	WIDTH_OUT = "00000000000000000000000000011001"

Analyzing hierarchy for module <srl> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010001"

Analyzing hierarchy for module <acc> in library <work> with parameters.
	IWIDTH = "00000000000000000000000000011001"
	OWIDTH = "00000000000000000000000000011011"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000010001"
	bits_out = "00000000000000000000000000010101"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000001001"
	bits_out = "00000000000000000000000000011000"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000011000"
	bits_out = "00000000000000000000000000010000"
	round_to_nearest = "00000000000000000000000000000001"
	round_to_zero = "00000000000000000000000000000000"
	trunc = "00000000000000000000000000000000"

Analyzing hierarchy for module <n_delay> in library <work> with parameters.
	DELAY = "00000000000000000000000000100000"
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000100000"
	bits_out = "00000000000000000000000000101011"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001100000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001100001"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001100010"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000001100000"

Analyzing hierarchy for module <fifo_short> in library <work> with parameters.
	WIDTH = "00000000000000000000000001100101"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001100100"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001100101"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001100110"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001100111"
	width = "00000000000000000000000000010000"

Analyzing hierarchy for module <dspengine_16to8> in library <work> with parameters.
	BASE = "00000000000000000000000001100011"
	BUF_SIZE = "00000000000000000000000000001010"
	DSP_CONVERT = "00000000000000000000000000000010"
	DSP_CONVERT_DRAIN_PIPE = "00000000000000000000000000000011"
	DSP_DONE = "00000000000000000000000000000111"
	DSP_IDLE = "00000000000000000000000000000000"
	DSP_PARSE_HEADER = "00000000000000000000000000000001"
	DSP_READ_TRAILER = "00000000000000000000000000000100"
	DSP_WRITE_HEADER = "00000000000000000000000000000110"
	DSP_WRITE_TRAILER = "00000000000000000000000000000101"

Analyzing hierarchy for module <ram_2port> in library <work> with parameters.
	AWIDTH = "00000000000000000000000000001011"
	DWIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010000000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010000001"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010000010"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010000100"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010000101"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010000110"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010000111"
	width = "00000000000000000000000000010000"

Analyzing hierarchy for module <dspengine_16to8> in library <work> with parameters.
	BASE = "00000000000000000000000010000011"
	BUF_SIZE = "00000000000000000000000000001010"
	DSP_CONVERT = "00000000000000000000000000000010"
	DSP_CONVERT_DRAIN_PIPE = "00000000000000000000000000000011"
	DSP_DONE = "00000000000000000000000000000111"
	DSP_IDLE = "00000000000000000000000000000000"
	DSP_PARSE_HEADER = "00000000000000000000000000000001"
	DSP_READ_TRAILER = "00000000000000000000000000000100"
	DSP_WRITE_HEADER = "00000000000000000000000000000110"
	DSP_WRITE_TRAILER = "00000000000000000000000000000101"

Analyzing hierarchy for module <ram_2port> in library <work> with parameters.
	AWIDTH = "00000000000000000000000000001101"
	DWIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <i2c_master_bit_ctrl> in library <work> with parameters.
	idle = "00000000000000000"
	rd_a = "00000001000000000"
	rd_b = "00000010000000000"
	rd_c = "00000100000000000"
	rd_d = "00001000000000000"
	start_a = "00000000000000001"
	start_b = "00000000000000010"
	start_c = "00000000000000100"
	start_d = "00000000000001000"
	start_e = "00000000000010000"
	stop_a = "00000000000100000"
	stop_b = "00000000001000000"
	stop_c = "00000000010000000"
	stop_d = "00000000100000000"
	wr_a = "00010000000000000"
	wr_b = "00100000000000000"
	wr_c = "01000000000000000"
	wr_d = "10000000000000000"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000010101"
	bits_out = "00000000000000000000000000100110"

Analyzing hierarchy for module <add2_and_clip_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100110"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000100110"
	bits_out = "00000000000000000000000000010010"
	round_to_nearest = "00000000000000000000000000000001"
	round_to_zero = "00000000000000000000000000000000"
	trunc = "00000000000000000000000000000000"

Analyzing hierarchy for module <add2_and_clip> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <buff_sm> in library <work> with parameters.
	BUFF_ACCESSIBLE = "00000000000000000000000000000001"
	BUFF_ERROR = "00000000000000000000000000000011"
	BUFF_READABLE = "00000000000000000000000000000010"
	BUFF_WRITABLE = "00000000000000000000000000000000"
	PORT_USE_FLAG = "00000000000000000000000000000001"

Analyzing hierarchy for module <buff_sm> in library <work> with parameters.
	BUFF_ACCESSIBLE = "00000000000000000000000000000001"
	BUFF_ERROR = "00000000000000000000000000000011"
	BUFF_READABLE = "00000000000000000000000000000010"
	BUFF_WRITABLE = "00000000000000000000000000000000"
	PORT_USE_FLAG = "00000000000000000000000000000011"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000000100001"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <ram_2port> in library <work> with parameters.
	AWIDTH = "00000000000000000000000000001010"
	DWIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <add2> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_and_round> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010110"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000010110"
	bits_out = "00000000000000000000000000011000"

Analyzing hierarchy for module <add2_and_round> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000100100"
	bits_out = "00000000000000000000000000100101"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000100101"
	bits_out = "00000000000000000000000000010101"
	round_to_nearest = "00000000000000000000000000000001"
	round_to_zero = "00000000000000000000000000000000"
	trunc = "00000000000000000000000000000000"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000010101"
	bits_out = "00000000000000000000000000010010"

Analyzing hierarchy for module <add2_and_clip> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000001000"
	bits_out = "00000000000000000000000000011000"

Analyzing hierarchy for module <add2_and_clip_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000011000"
	bits_out = "00000000000000000000000000010001"
	round_to_nearest = "00000000000000000000000000000001"
	round_to_zero = "00000000000000000000000000000000"
	trunc = "00000000000000000000000000000000"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000000110"
	bits_out = "00000000000000000000000000011110"

Analyzing hierarchy for module <add2_and_clip_reg> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011110"

Analyzing hierarchy for module <round> in library <work> with parameters.
	bits_in = "00000000000000000000000000011110"
	bits_out = "00000000000000000000000000011001"
	round_to_nearest = "00000000000000000000000000000001"
	round_to_zero = "00000000000000000000000000000000"
	trunc = "00000000000000000000000000000000"

Analyzing hierarchy for module <sign_extend> in library <work> with parameters.
	bits_in = "00000000000000000000000000011001"
	bits_out = "00000000000000000000000000011011"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000001100011"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <pipectrl> in library <work> with parameters.
	STAGES = "00000000000000000000000000000010"
	TAGWIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <clip_reg> in library <work> with parameters.
	STROBED = "00000000000000000000000000000001"
	bits_in = "00000000000000000000000000010000"
	bits_out = "00000000000000000000000000001000"

Analyzing hierarchy for module <setting_reg> in library <work> with parameters.
	at_reset = "00000000000000000000000000000000"
	my_addr = "00000000000000000000000010000011"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <add2_and_clip> in library <work> with parameters.
	WIDTH = "00000000000000000000000000100110"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000010011"
	bits_out = "00000000000000000000000000010010"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000011001"
	bits_out = "00000000000000000000000000011000"

Analyzing hierarchy for module <add2_and_clip> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <add2_and_clip> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011110"

Analyzing hierarchy for module <pipestage> in library <work> with parameters.
	TAGWIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000010000"
	bits_out = "00000000000000000000000000001000"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000100111"
	bits_out = "00000000000000000000000000100110"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000011001"
	bits_out = "00000000000000000000000000011000"

Analyzing hierarchy for module <clip> in library <work> with parameters.
	bits_in = "00000000000000000000000000011111"
	bits_out = "00000000000000000000000000011110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <E1x0>.
Module <E1x0> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <clk_fpga_pin> in unit <E1x0>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <clk_fpga_pin> in unit <E1x0>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <clk_fpga_pin> in unit <E1x0>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <clk_fpga_pin> in unit <E1x0>.
    Set user-defined property "IOSTANDARD =  LVDS_33" for instance <clk_fpga_pin> in unit <E1x0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <ODDR2_txsnc> in unit <E1x0>.
    Set user-defined property "INIT =  0" for instance <ODDR2_txsnc> in unit <E1x0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR2_txsnc> in unit <E1x0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[0].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[0].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[0].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[1].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[1].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[1].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[2].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[2].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[2].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[3].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[3].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[3].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[4].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[4].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[4].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[5].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[5].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[5].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[6].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[6].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[6].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[7].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[7].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[7].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[8].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[8].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[8].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[9].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[9].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[9].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[10].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[10].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[10].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[11].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[11].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[11].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[12].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "INIT =  0" for instance <gen_dacout[12].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[12].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <gen_dacout[13].ODDR2_inst> in unit <E1x0>.
    SINFO:TclTasksC:1850 - process run : Generate Programming File is done.
et user-defined property "INIT =  0" for instance <gen_dacout[13].ODDR2_inst> in unit <E1x0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dacout[13].ODDR2_inst> in unit <E1x0>.
Analyzing module <reset_sync> in library <work>.
Module <reset_sync> is correct for synthesis.
 
Analyzing module <u1plus_core> in library <work>.
	CTRL_ACK_SID = 32'sb00000000000000000000000000010100
	DSP_RX_FIFOSIZE = 32'sb00000000000000000000000000001010
	DSP_RX_XTRA_FIFOSIZE = 32'sb00000000000000000000000000001010
	DSP_TX_FIFOSIZE = 32'sb00000000000000000000000000001010
	DSP_TX_XTRA_FIFOSIZE = 32'sb00000000000000000000000000001010
	NUM_RX_DSPS = 32'sb00000000000000000000000000000010
	SR_GPIO = 32'sb00000000000000000000000011100000
	SR_I2C = 32'sb00000000000000000000000011011000
	SR_MISC = 32'sb00000000000000000000000000000000
	SR_PADDER = 32'sb00000000000000000000000000001010
	SR_RX_CTRL0 = 32'sb00000000000000000000000001100000
	SR_RX_CTRL1 = 32'sb00000000000000000000000010000000
	SR_RX_DSP0 = 32'sb00000000000000000000000001101010
	SR_RX_DSP1 = 32'sb00000000000000000000000010001010
	SR_RX_FE = 32'sb00000000000000000000000001110010
	SR_SPI = 32'sb00000000000000000000000011010000
	SR_TIME64 = 32'sb00000000000000000000000011000000
	SR_TX_CTRL = 32'sb00000000000000000000000000100000
	SR_TX_DSP = 32'sb00000000000000000000000000101000
	SR_TX_FE = 32'sb00000000000000000000000000110000
	SR_USER_REGS = 32'sb00000000000000000000000000000101
	USE_PACKET_PADDER = 32'sb00000000000000000000000000000000
	compat_num = 32'b00000000000010110000000000000001
ERROR:Xst:872 - "../../B100/u1plus_core.v" line 237: Unsupported  target. 
ERROR:Xst:872 - "../../B100/u1plus_core.v" line 237: Unsupported  target. 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <scl_pin> in unit <u1plus_core>.
    Set user-defined property "DRIVE =  12" for instance <scl_pin> in unit <u1plus_core>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <scl_pin> in unit <u1plus_core>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <scl_pin> in unit <u1plus_core>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <scl_pin> in unit <u1plus_core>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <scl_pin> in unit <u1plus_core>.
    Set user-defined property "SLEW =  SLOW" for instance <scl_pin> in unit <u1plus_core>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <sda_pin> in unit <u1plus_core>.
    Set user-defined property "DRIVE =  12" for instance <sda_pin> in unit <u1plus_core>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <sda_pin> in unit <u1plus_core>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <sda_pin> in unit <u1plus_core>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <sda_pin> in unit <u1plus_core>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <sda_pin> in unit <u1plus_core>.
    Set user-defined property "SLEW =  SLOW" for instance <sda_pin> in unit <u1plus_core>.
 
Found 2 error(s). Aborting synthesis.
--> 


Total memory usage is 173152 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :   51 (   0 filtered)
Number of infos    :    0 (   0 filtered)


Process "Synthesize - XST" failed
touch /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/build-E100/E1x0.bin
python /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/python/check_timing.py /home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/build-E100/E1x0.twr
Traceback (most recent call last):
  File "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/python/check_timing.py", line 33, in <module>
    if __name__=='__main__': map(print_timing_constraint_summary, sys.argv[1:])
  File "/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/python/check_timing.py", line 25, in print_timing_constraint_summary
    for line in open(twr_file).readlines():
IOError: [Errno 2] No such file or directory: '/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0/build-E100/E1x0.twr'
make[1]: *** [bin] Error 1
make[1]: Leaving directory `/home/mbaratva/workspace/UHD-Mirror/fpga/usrp2/top/E1x0'
make: *** [E100] Error 2
