# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ece3829_lab3.srcs/sources_1/imports/ECE3829/vga_controller_640_60.vhd" \

# Do not sort compile order
nosort
