vendor_name = ModelSim
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ukprom.v
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ukp.v
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/switch.v
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/clockgen.v
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/boot.v
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ip/ARAMB4_S8_S8.v
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ip/ARAMB4_S4_S8.v
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ip/ARAMB4_S4.v
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/altip/alt_iplrom.qip
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/altip/alt_iplrom.v
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/PC8001.cbx.xml
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_hh52.tdf
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_4k52.tdf
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_ph51.tdf
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/pc8001.rom0_cg_cbc.hdl.mif
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_qku.tdf
source_file = 1, D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/pc8001.pc80010.rtl.mif
design_name = pc8001
instance = comp, \ukp|clockgen|Add1~0 , ukp|clockgen|Add1~0, pc8001, 1
instance = comp, \ukp|clockgen|Add1~5 , ukp|clockgen|Add1~5, pc8001, 1
instance = comp, \ukp|clockgen|Add1~10 , ukp|clockgen|Add1~10, pc8001, 1
instance = comp, \ukp|clockgen|Add1~15 , ukp|clockgen|Add1~15, pc8001, 1
instance = comp, \ukp|clockgen|Add1~20 , ukp|clockgen|Add1~20, pc8001, 1
instance = comp, \ukp|clockgen|Add1~25 , ukp|clockgen|Add1~25, pc8001, 1
instance = comp, \ukp|clockgen|carry_b , ukp|clockgen|carry_b, pc8001, 1
instance = comp, \ukp|clockgen|cnt_b[3] , ukp|clockgen|cnt_b[3], pc8001, 1
instance = comp, \ukp|clockgen|cnt_b[1] , ukp|clockgen|cnt_b[1], pc8001, 1
instance = comp, \ukp|clockgen|cnt_b[0] , ukp|clockgen|cnt_b[0], pc8001, 1
instance = comp, \ukp|clockgen|cnt_b[2] , ukp|clockgen|cnt_b[2], pc8001, 1
instance = comp, \ukp|clockgen|cnt_b[4] , ukp|clockgen|cnt_b[4], pc8001, 1
instance = comp, \ukp|clockgen|cnt_b[5] , ukp|clockgen|cnt_b[5], pc8001, 1
instance = comp, \usb_dp~I , usb_dp, pc8001, 1
instance = comp, \usb_dm~I , usb_dm, pc8001, 1
instance = comp, \ukp|clockgen|Add0~5 , ukp|clockgen|Add0~5, pc8001, 1
instance = comp, \ukp|clockgen|Add0~10 , ukp|clockgen|Add0~10, pc8001, 1
instance = comp, \ukp|clockgen|Add0~15 , ukp|clockgen|Add0~15, pc8001, 1
instance = comp, \ukp|clockgen|Add0~20 , ukp|clockgen|Add0~20, pc8001, 1
instance = comp, \ukp|clockgen|cnt_a[3] , ukp|clockgen|cnt_a[3], pc8001, 1
instance = comp, \ukp|clockgen|Add0~0 , ukp|clockgen|Add0~0, pc8001, 1
instance = comp, \ukp|clockgen|cnt_a[4] , ukp|clockgen|cnt_a[4], pc8001, 1
instance = comp, \ukp|clockgen|cnt_a[1] , ukp|clockgen|cnt_a[1], pc8001, 1
instance = comp, \ukp|clockgen|carry_a , ukp|clockgen|carry_a, pc8001, 1
instance = comp, \ukp|clockgen|cnt_a[0] , ukp|clockgen|cnt_a[0], pc8001, 1
instance = comp, \ukp|clockgen|cnt_a[2] , ukp|clockgen|cnt_a[2], pc8001, 1
instance = comp, \ukp|clockgen|phase_b~0 , ukp|clockgen|phase_b~0, pc8001, 1
instance = comp, \ukp|clockgen|ph_sync , ukp|clockgen|ph_sync, pc8001, 1
instance = comp, \ukp|clockgen|phase_a~0 , ukp|clockgen|phase_a~0, pc8001, 1
instance = comp, \ukp|clockgen|vtune~0 , ukp|clockgen|vtune~0, pc8001, 1
instance = comp, \usbclk~I , usbclk, pc8001, 1
instance = comp, \~GND , ~GND, pc8001, 1
instance = comp, \ukp|pc[0] , ukp|pc[0], pc8001, 1
instance = comp, \ukp|pc[1] , ukp|pc[1], pc8001, 1
instance = comp, \ukp|state.S_B1 , ukp|state.S_B1, pc8001, 1
instance = comp, \ukp|state.S_LDI0~0 , ukp|state.S_LDI0~0, pc8001, 1
instance = comp, \ukp|tmp[1] , ukp|tmp[1], pc8001, 1
instance = comp, \ukp|pc[2] , ukp|pc[2], pc8001, 1
instance = comp, \ukp|pc[3] , ukp|pc[3], pc8001, 1
instance = comp, \ukp|tmp[3] , ukp|tmp[3], pc8001, 1
instance = comp, \ukp|pc[4] , ukp|pc[4], pc8001, 1
instance = comp, \ukp|pc[5] , ukp|pc[5], pc8001, 1
instance = comp, \ukp|pc[6] , ukp|pc[6], pc8001, 1
instance = comp, \ukp|pc[7] , ukp|pc[7], pc8001, 1
instance = comp, \ukp|pc[8] , ukp|pc[8], pc8001, 1
instance = comp, \ukp|pc[9] , ukp|pc[9], pc8001, 1
instance = comp, \ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2 , ukp|ukprom|WideOr7_rtl_0|auto_generated|ram_block1a2, pc8001, 1
instance = comp, \ukp|tmp[2] , ukp|tmp[2], pc8001, 1
instance = comp, \ukp|m , ukp|m, pc8001, 1
instance = comp, \ukp|timing[0] , ukp|timing[0], pc8001, 1
instance = comp, \ukp|always0~2 , ukp|always0~2, pc8001, 1
instance = comp, \ukp|timing[1] , ukp|timing[1], pc8001, 1
instance = comp, \ukp|timing[2] , ukp|timing[2], pc8001, 1
instance = comp, \ukp|p~0 , ukp|p~0, pc8001, 1
instance = comp, \ukp|always0~0 , ukp|always0~0, pc8001, 1
instance = comp, \ukp|p~1 , ukp|p~1, pc8001, 1
instance = comp, \ukp|p , ukp|p, pc8001, 1
instance = comp, \ukp|state.S_LDI0 , ukp|state.S_LDI0, pc8001, 1
instance = comp, \ukp|state.S_LDI1 , ukp|state.S_LDI1, pc8001, 1
instance = comp, \ukp|state.S_LDI0~1 , ukp|state.S_LDI0~1, pc8001, 1
instance = comp, \ukp|state.S_LDI0~2 , ukp|state.S_LDI0~2, pc8001, 1
instance = comp, \ukp|state.S_B0 , ukp|state.S_B0, pc8001, 1
instance = comp, \ukp|state~14 , ukp|state~14, pc8001, 1
instance = comp, \ukp|tmp[0] , ukp|tmp[0], pc8001, 1
instance = comp, \ukp|state.000~1 , ukp|state.000~1, pc8001, 1
instance = comp, \ukp|state.000~0 , ukp|state.000~0, pc8001, 1
instance = comp, \ukp|state.000 , ukp|state.000, pc8001, 1
instance = comp, \ukp|comb~1 , ukp|comb~1, pc8001, 1
instance = comp, \ukp|comb~2 , ukp|comb~2, pc8001, 1
instance = comp, \ukp|sample~0 , ukp|sample~0, pc8001, 1
instance = comp, \ukp|Add0~0 , ukp|Add0~0, pc8001, 1
instance = comp, \ukp|always0~3 , ukp|always0~3, pc8001, 1
instance = comp, \ukp|w[0]~1 , ukp|w[0]~1, pc8001, 1
instance = comp, \ukp|w[0]~2 , ukp|w[0]~2, pc8001, 1
instance = comp, \ukp|w[0] , ukp|w[0], pc8001, 1
instance = comp, \ukp|Add0~5 , ukp|Add0~5, pc8001, 1
instance = comp, \ukp|w[1] , ukp|w[1], pc8001, 1
instance = comp, \ukp|Add0~30 , ukp|Add0~30, pc8001, 1
instance = comp, \ukp|w[2] , ukp|w[2], pc8001, 1
instance = comp, \ukp|Add0~35 , ukp|Add0~35, pc8001, 1
instance = comp, \ukp|w[3] , ukp|w[3], pc8001, 1
instance = comp, \ukp|Equal3~0 , ukp|Equal3~0, pc8001, 1
instance = comp, \ukp|Add0~10 , ukp|Add0~10, pc8001, 1
instance = comp, \ukp|w[4]~5 , ukp|w[4]~5, pc8001, 1
instance = comp, \ukp|w[4] , ukp|w[4], pc8001, 1
instance = comp, \ukp|Add0~15 , ukp|Add0~15, pc8001, 1
instance = comp, \ukp|w[5] , ukp|w[5], pc8001, 1
instance = comp, \ukp|Add0~20 , ukp|Add0~20, pc8001, 1
instance = comp, \ukp|w[6] , ukp|w[6], pc8001, 1
instance = comp, \ukp|Add0~25 , ukp|Add0~25, pc8001, 1
instance = comp, \ukp|w[7] , ukp|w[7], pc8001, 1
instance = comp, \ukp|Equal3~1 , ukp|Equal3~1, pc8001, 1
instance = comp, \ukp|Equal3~2 , ukp|Equal3~2, pc8001, 1
instance = comp, \ukp|comb~4 , ukp|comb~4, pc8001, 1
instance = comp, \ukp|Equal9~0 , ukp|Equal9~0, pc8001, 1
instance = comp, \ukp|Add4~60 , ukp|Add4~60, pc8001, 1
instance = comp, \ukp|interval[0] , ukp|interval[0], pc8001, 1
instance = comp, \ukp|Add4~65 , ukp|Add4~65, pc8001, 1
instance = comp, \ukp|interval[1] , ukp|interval[1], pc8001, 1
instance = comp, \ukp|sample~1 , ukp|sample~1, pc8001, 1
instance = comp, \ukp|dm1 , ukp|dm1, pc8001, 1
instance = comp, \ukp|data[7] , ukp|data[7], pc8001, 1
instance = comp, \ukp|data[0] , ukp|data[0], pc8001, 1
instance = comp, \ukp|data[4] , ukp|data[4], pc8001, 1
instance = comp, \ukp|data[2] , ukp|data[2], pc8001, 1
instance = comp, \ukp|data[1] , ukp|data[1], pc8001, 1
instance = comp, \ukp|data[3] , ukp|data[3], pc8001, 1
instance = comp, \ukp|data[6] , ukp|data[6], pc8001, 1
instance = comp, \ukp|data[5] , ukp|data[5], pc8001, 1
instance = comp, \ukp|keymap|Mux3~0 , ukp|keymap|Mux3~0, pc8001, 1
instance = comp, \ukp|keymap|Mux4~1 , ukp|keymap|Mux4~1, pc8001, 1
instance = comp, \ukp|keymap|Mux3~1 , ukp|keymap|Mux3~1, pc8001, 1
instance = comp, \ukp|keymap|Mux3~8 , ukp|keymap|Mux3~8, pc8001, 1
instance = comp, \ukp|keymap|Mux3~9 , ukp|keymap|Mux3~9, pc8001, 1
instance = comp, \ukp|keymap|Mux1~0 , ukp|keymap|Mux1~0, pc8001, 1
instance = comp, \ukp|keymap|Mux1~2 , ukp|keymap|Mux1~2, pc8001, 1
instance = comp, \ukp|keymap|Mux1~3 , ukp|keymap|Mux1~3, pc8001, 1
instance = comp, \ukp|keymap|Mux1~1 , ukp|keymap|Mux1~1, pc8001, 1
instance = comp, \ukp|keymap|Mux1~4 , ukp|keymap|Mux1~4, pc8001, 1
instance = comp, \ukp|keymap|Mux1~5 , ukp|keymap|Mux1~5, pc8001, 1
instance = comp, \ukp|keymap|data[5] , ukp|keymap|data[5], pc8001, 1
instance = comp, \ukp|bitadr[4]~12 , ukp|bitadr[4]~12, pc8001, 1
instance = comp, \ukp|bitadr[0] , ukp|bitadr[0], pc8001, 1
instance = comp, \ukp|bitadr[1] , ukp|bitadr[1], pc8001, 1
instance = comp, \ukp|bitadr[2] , ukp|bitadr[2], pc8001, 1
instance = comp, \ukp|bitadr[3] , ukp|bitadr[3], pc8001, 1
instance = comp, \ukp|bitadr[4] , ukp|bitadr[4], pc8001, 1
instance = comp, \ukp|bitadr[5] , ukp|bitadr[5], pc8001, 1
instance = comp, \ukp|comb~6 , ukp|comb~6, pc8001, 1
instance = comp, \ukp|Equal11~1 , ukp|Equal11~1, pc8001, 1
instance = comp, \ukp|keymap|Mux2~4 , ukp|keymap|Mux2~4, pc8001, 1
instance = comp, \ukp|keymap|Mux2~5 , ukp|keymap|Mux2~5, pc8001, 1
instance = comp, \ukp|keymap|Mux2~0 , ukp|keymap|Mux2~0, pc8001, 1
instance = comp, \ukp|keymap|Mux2~1 , ukp|keymap|Mux2~1, pc8001, 1
instance = comp, \ukp|keymap|Mux2~2 , ukp|keymap|Mux2~2, pc8001, 1
instance = comp, \ukp|keymap|data[4] , ukp|keymap|data[4], pc8001, 1
instance = comp, \ukp|Add4~55 , ukp|Add4~55, pc8001, 1
instance = comp, \ukp|keymap|Mux5~2 , ukp|keymap|Mux5~2, pc8001, 1
instance = comp, \ukp|keymap|Mux5~16 , ukp|keymap|Mux5~16, pc8001, 1
instance = comp, \ukp|keymap|Mux5~3 , ukp|keymap|Mux5~3, pc8001, 1
instance = comp, \ukp|keymap|Mux5~13 , ukp|keymap|Mux5~13, pc8001, 1
instance = comp, \ukp|keymap|Mux5~12 , ukp|keymap|Mux5~12, pc8001, 1
instance = comp, \ukp|keymap|Mux5~11 , ukp|keymap|Mux5~11, pc8001, 1
instance = comp, \ukp|keymap|Mux5~14 , ukp|keymap|Mux5~14, pc8001, 1
instance = comp, \ukp|keymap|Mux5~4 , ukp|keymap|Mux5~4, pc8001, 1
instance = comp, \ukp|keymap|Mux5~8 , ukp|keymap|Mux5~8, pc8001, 1
instance = comp, \ukp|keymap|Mux5~7 , ukp|keymap|Mux5~7, pc8001, 1
instance = comp, \ukp|keymap|Mux5~9 , ukp|keymap|Mux5~9, pc8001, 1
instance = comp, \ukp|keymap|Mux6~0 , ukp|keymap|Mux6~0, pc8001, 1
instance = comp, \ukp|keymap|Mux6~4 , ukp|keymap|Mux6~4, pc8001, 1
instance = comp, \ukp|keymap|Mux5~10 , ukp|keymap|Mux5~10, pc8001, 1
instance = comp, \ukp|keymap|data[1] , ukp|keymap|data[1], pc8001, 1
instance = comp, \ukp|Equal11~0 , ukp|Equal11~0, pc8001, 1
instance = comp, \ukp|nak~0 , ukp|nak~0, pc8001, 1
instance = comp, \ukp|nak , ukp|nak, pc8001, 1
instance = comp, \ukp|connected~0 , ukp|connected~0, pc8001, 1
instance = comp, \ukp|connected , ukp|connected, pc8001, 1
instance = comp, \ukp|record , ukp|record, pc8001, 1
instance = comp, \ukp|keymap|Mux6~1 , ukp|keymap|Mux6~1, pc8001, 1
instance = comp, \ukp|keymap|Mux6~7 , ukp|keymap|Mux6~7, pc8001, 1
instance = comp, \ukp|keymap|Mux6~6 , ukp|keymap|Mux6~6, pc8001, 1
instance = comp, \ukp|keymap|Mux6~8 , ukp|keymap|Mux6~8, pc8001, 1
instance = comp, \ukp|keymap|Mux6~10 , ukp|keymap|Mux6~10, pc8001, 1
instance = comp, \ukp|keymap|Mux6~11 , ukp|keymap|Mux6~11, pc8001, 1
instance = comp, \ukp|keymap|Mux6~5 , ukp|keymap|Mux6~5, pc8001, 1
instance = comp, \ukp|keymap|data[0] , ukp|keymap|data[0], pc8001, 1
instance = comp, \ukp|record1 , ukp|record1, pc8001, 1
instance = comp, \ukp|interval[2] , ukp|interval[2], pc8001, 1
instance = comp, \ukp|Add4~50 , ukp|Add4~50, pc8001, 1
instance = comp, \ukp|interval[3] , ukp|interval[3], pc8001, 1
instance = comp, \ukp|Add4~45 , ukp|Add4~45, pc8001, 1
instance = comp, \ukp|interval[4] , ukp|interval[4], pc8001, 1
instance = comp, \ukp|Add4~40 , ukp|Add4~40, pc8001, 1
instance = comp, \ukp|interval[5] , ukp|interval[5], pc8001, 1
instance = comp, \ukp|Add4~30 , ukp|Add4~30, pc8001, 1
instance = comp, \ukp|interval[6] , ukp|interval[6], pc8001, 1
instance = comp, \ukp|Add4~25 , ukp|Add4~25, pc8001, 1
instance = comp, \ukp|interval[7] , ukp|interval[7], pc8001, 1
instance = comp, \ukp|Add4~35 , ukp|Add4~35, pc8001, 1
instance = comp, \ukp|interval[8] , ukp|interval[8], pc8001, 1
instance = comp, \ukp|Add4~20 , ukp|Add4~20, pc8001, 1
instance = comp, \ukp|interval[9] , ukp|interval[9], pc8001, 1
instance = comp, \ukp|Add4~10 , ukp|Add4~10, pc8001, 1
instance = comp, \ukp|interval[10] , ukp|interval[10], pc8001, 1
instance = comp, \ukp|Add4~5 , ukp|Add4~5, pc8001, 1
instance = comp, \ukp|interval[11] , ukp|interval[11], pc8001, 1
instance = comp, \ukp|Add4~15 , ukp|Add4~15, pc8001, 1
instance = comp, \ukp|interval[12] , ukp|interval[12], pc8001, 1
instance = comp, \ukp|Add4~0 , ukp|Add4~0, pc8001, 1
instance = comp, \ukp|interval[13] , ukp|interval[13], pc8001, 1
instance = comp, \ukp|Equal0~4 , ukp|Equal0~4, pc8001, 1
instance = comp, \ukp|comb~3 , ukp|comb~3, pc8001, 1
instance = comp, \ukp|comb~5 , ukp|comb~5, pc8001, 1
instance = comp, \ukp|inst_ready~0 , ukp|inst_ready~0, pc8001, 1
instance = comp, \ukp|inst_ready , ukp|inst_ready, pc8001, 1
instance = comp, \ukp|always0~1 , ukp|always0~1, pc8001, 1
instance = comp, \ukp|Mux0~0 , ukp|Mux0~0, pc8001, 1
instance = comp, \ukp|Mux0~1 , ukp|Mux0~1, pc8001, 1
instance = comp, \ukp|cond , ukp|cond, pc8001, 1
instance = comp, \ukp|branch , ukp|branch, pc8001, 1
instance = comp, \ukp|g , ukp|g, pc8001, 1
instance = comp, \I_CLK_21M~I , I_CLK_21M, pc8001, 1
instance = comp, \I_nRESET~I , I_nRESET, pc8001, 1
instance = comp, \ukp|comb~7 , ukp|comb~7, pc8001, 1
instance = comp, \ukp|comb~8 , ukp|comb~8, pc8001, 1
instance = comp, \ukp|keymap|WideOr0~0 , ukp|keymap|WideOr0~0, pc8001, 1
instance = comp, \ukp|keymap|WideOr0~10 , ukp|keymap|WideOr0~10, pc8001, 1
instance = comp, \ukp|keymap|WideOr0~1 , ukp|keymap|WideOr0~1, pc8001, 1
instance = comp, \ukp|keymap|WideOr0~6 , ukp|keymap|WideOr0~6, pc8001, 1
instance = comp, \ukp|keymap|WideOr0~4 , ukp|keymap|WideOr0~4, pc8001, 1
instance = comp, \ukp|keymap|WideOr0~3 , ukp|keymap|WideOr0~3, pc8001, 1
instance = comp, \ukp|keymap|WideOr0~5 , ukp|keymap|WideOr0~5, pc8001, 1
instance = comp, \ukp|keymap|WideOr0~2 , ukp|keymap|WideOr0~2, pc8001, 1
instance = comp, \ukp|keymap|WideOr0~7 , ukp|keymap|WideOr0~7, pc8001, 1
instance = comp, \ukp|keymap|data[7] , ukp|keymap|data[7], pc8001, 1
instance = comp, \ukp|comb~9 , ukp|comb~9, pc8001, 1
instance = comp, \Z80|seq|Equal3~0 , Z80|seq|Equal3~0, pc8001, 1
instance = comp, \Z80|seq|start , Z80|seq|start, pc8001, 1
instance = comp, \waitcount[0] , waitcount[0], pc8001, 1
instance = comp, \waitcount[1] , waitcount[1], pc8001, 1
instance = comp, \waitcount[2] , waitcount[2], pc8001, 1
instance = comp, \waitcount[3] , waitcount[3], pc8001, 1
instance = comp, \waitcount[4] , waitcount[4], pc8001, 1
instance = comp, \waitreq~0 , waitreq~0, pc8001, 1
instance = comp, \waitreq~1 , waitreq~1, pc8001, 1
instance = comp, \Z80|seq|s_if , Z80|seq|s_if, pc8001, 1
instance = comp, \Z80|Decoder1~9 , Z80|Decoder1~9, pc8001, 1
instance = comp, \ukp|bank , ukp|bank, pc8001, 1
instance = comp, \ukp|bank~_wirecell , ukp|bank~_wirecell, pc8001, 1
instance = comp, \ukp|keydata[1]~1 , ukp|keydata[1]~1, pc8001, 1
instance = comp, \ukp|keymap|Mux4~10 , ukp|keymap|Mux4~10, pc8001, 1
instance = comp, \ukp|keymap|Mux4~11 , ukp|keymap|Mux4~11, pc8001, 1
instance = comp, \ukp|keymap|Mux4~2 , ukp|keymap|Mux4~2, pc8001, 1
instance = comp, \ukp|keymap|Mux4~7 , ukp|keymap|Mux4~7, pc8001, 1
instance = comp, \ukp|keymap|Mux4~3 , ukp|keymap|Mux4~3, pc8001, 1
instance = comp, \ukp|keymap|Mux4~5 , ukp|keymap|Mux4~5, pc8001, 1
instance = comp, \ukp|keymap|Mux4~4 , ukp|keymap|Mux4~4, pc8001, 1
instance = comp, \ukp|keymap|Mux4~6 , ukp|keymap|Mux4~6, pc8001, 1
instance = comp, \ukp|keymap|Mux4~8 , ukp|keymap|Mux4~8, pc8001, 1
instance = comp, \ukp|keymap|Mux4~9 , ukp|keymap|Mux4~9, pc8001, 1
instance = comp, \ukp|keymap|data[2] , ukp|keymap|data[2], pc8001, 1
instance = comp, \ukp|kbd_adr_in[0]~0 , ukp|kbd_adr_in[0]~0, pc8001, 1
instance = comp, \ukp|keymap|Mux3~2 , ukp|keymap|Mux3~2, pc8001, 1
instance = comp, \ukp|keymap|Mux3~4 , ukp|keymap|Mux3~4, pc8001, 1
instance = comp, \ukp|keymap|Mux3~3 , ukp|keymap|Mux3~3, pc8001, 1
instance = comp, \ukp|keymap|Mux3~5 , ukp|keymap|Mux3~5, pc8001, 1
instance = comp, \ukp|keymap|Mux3~6 , ukp|keymap|Mux3~6, pc8001, 1
instance = comp, \ukp|keymap|Mux3~7 , ukp|keymap|Mux3~7, pc8001, 1
instance = comp, \ukp|keymap|Mux3~10 , ukp|keymap|Mux3~10, pc8001, 1
instance = comp, \ukp|keymap|Mux3~11 , ukp|keymap|Mux3~11, pc8001, 1
instance = comp, \ukp|keymap|Mux3~12 , ukp|keymap|Mux3~12, pc8001, 1
instance = comp, \ukp|keymap|Mux3~13 , ukp|keymap|Mux3~13, pc8001, 1
instance = comp, \ukp|keymap|Mux3~14 , ukp|keymap|Mux3~14, pc8001, 1
instance = comp, \ukp|keymap|data[3] , ukp|keymap|data[3], pc8001, 1
instance = comp, \ukp|kbd_adr_in[1]~1 , ukp|kbd_adr_in[1]~1, pc8001, 1
instance = comp, \ukp|keymap|Mux0~2 , ukp|keymap|Mux0~2, pc8001, 1
instance = comp, \ukp|keymap|Mux0~3 , ukp|keymap|Mux0~3, pc8001, 1
instance = comp, \ukp|keymap|Mux0~4 , ukp|keymap|Mux0~4, pc8001, 1
instance = comp, \ukp|keymap|Mux0~5 , ukp|keymap|Mux0~5, pc8001, 1
instance = comp, \ukp|keymap|Mux0~6 , ukp|keymap|Mux0~6, pc8001, 1
instance = comp, \ukp|keymap|Mux0~7 , ukp|keymap|Mux0~7, pc8001, 1
instance = comp, \ukp|keymap|Mux0~0 , ukp|keymap|Mux0~0, pc8001, 1
instance = comp, \ukp|keymap|data[6] , ukp|keymap|data[6], pc8001, 1
instance = comp, \ukp|kbd_adr_in[4]~4 , ukp|kbd_adr_in[4]~4, pc8001, 1
instance = comp, \ukp|keydata[3]~2 , ukp|keydata[3]~2, pc8001, 1
instance = comp, \ukp|keydata[3]~3 , ukp|keydata[3]~3, pc8001, 1
instance = comp, \ukp|keydata[2]~4 , ukp|keydata[2]~4, pc8001, 1
instance = comp, \ukp|keydata[2]~5 , ukp|keydata[2]~5, pc8001, 1
instance = comp, \ukp|keydata[0]~6 , ukp|keydata[0]~6, pc8001, 1
instance = comp, \ukp|keydata[0]~7 , ukp|keydata[0]~7, pc8001, 1
instance = comp, \ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1 , ukp|keyboard|altsyncram_component|auto_generated|ram_block1a1, pc8001, 1
instance = comp, \input_data[7] , input_data[7], pc8001, 1
instance = comp, \Z80|seq|Equal3~3 , Z80|seq|Equal3~3, pc8001, 1
instance = comp, \Z80|seq|Equal0~0 , Z80|seq|Equal0~0, pc8001, 1
instance = comp, \Z80|seq|Equal3~1 , Z80|seq|Equal3~1, pc8001, 1
instance = comp, \Z80|seq|s_mr1 , Z80|seq|s_mr1, pc8001, 1
instance = comp, \input_data[2] , input_data[2], pc8001, 1
instance = comp, \Z80|seq|inst_reg[5] , Z80|seq|inst_reg[5], pc8001, 1
instance = comp, \Z80|comb~57 , Z80|comb~57, pc8001, 1
instance = comp, \Z80|seq|inst_reg[2] , Z80|seq|inst_reg[2], pc8001, 1
instance = comp, \Z80|Decoder2~3 , Z80|Decoder2~3, pc8001, 1
instance = comp, \Z80|seq|inst_reg[6] , Z80|seq|inst_reg[6], pc8001, 1
instance = comp, \Z80|hv2~0 , Z80|hv2~0, pc8001, 1
instance = comp, \Z80|Decoder2~2 , Z80|Decoder2~2, pc8001, 1
instance = comp, \Z80|add16~0 , Z80|add16~0, pc8001, 1
instance = comp, \Z80|comb~30 , Z80|comb~30, pc8001, 1
instance = comp, \Z80|Decoder1~13 , Z80|Decoder1~13, pc8001, 1
instance = comp, \Z80|seq|Equal3~6 , Z80|seq|Equal3~6, pc8001, 1
instance = comp, \Z80|sel2_hl~0 , Z80|sel2_hl~0, pc8001, 1
instance = comp, \Z80|comb~14 , Z80|comb~14, pc8001, 1
instance = comp, \Z80|comb~29 , Z80|comb~29, pc8001, 1
instance = comp, \Z80|sel2_hl~1 , Z80|sel2_hl~1, pc8001, 1
instance = comp, \Z80|d_f~5 , Z80|d_f~5, pc8001, 1
instance = comp, \Z80|sel2_hl~2 , Z80|sel2_hl~2, pc8001, 1
instance = comp, \Z80|sel2_hl~3 , Z80|sel2_hl~3, pc8001, 1
instance = comp, \Z80|sel2_hl~4 , Z80|sel2_hl~4, pc8001, 1
instance = comp, \Z80|Decoder2~5 , Z80|Decoder2~5, pc8001, 1
instance = comp, \Z80|i0 , Z80|i0, pc8001, 1
instance = comp, \Z80|i_ldade~0 , Z80|i_ldade~0, pc8001, 1
instance = comp, \Z80|comb~17 , Z80|comb~17, pc8001, 1
instance = comp, \Z80|i_ldnndd , Z80|i_ldnndd, pc8001, 1
instance = comp, \Z80|i_lddd_nn , Z80|i_lddd_nn, pc8001, 1
instance = comp, \Z80|selal[0]~2 , Z80|selal[0]~2, pc8001, 1
instance = comp, \Z80|imm2~1 , Z80|imm2~1, pc8001, 1
instance = comp, \Z80|i_neg~0 , Z80|i_neg~0, pc8001, 1
instance = comp, \Z80|Decoder2~4 , Z80|Decoder2~4, pc8001, 1
instance = comp, \Z80|imm2~0 , Z80|imm2~0, pc8001, 1
instance = comp, \Z80|sel2[1]~0 , Z80|sel2[1]~0, pc8001, 1
instance = comp, \Z80|sel2[1]~1 , Z80|sel2[1]~1, pc8001, 1
instance = comp, \Z80|asu_i[0] , Z80|asu_i[0], pc8001, 1
instance = comp, \Z80|i_ldddnn , Z80|i_ldddnn, pc8001, 1
instance = comp, \Z80|seq|Equal3~7 , Z80|seq|Equal3~7, pc8001, 1
instance = comp, \Z80|seq|s_imm1 , Z80|seq|s_imm1, pc8001, 1
instance = comp, \Z80|i_pop~0 , Z80|i_pop~0, pc8001, 1
instance = comp, \Z80|load_e~0 , Z80|load_e~0, pc8001, 1
instance = comp, \Z80|Decoder1~10 , Z80|Decoder1~10, pc8001, 1
instance = comp, \Z80|load_e~1 , Z80|load_e~1, pc8001, 1
instance = comp, \Z80|comb~58 , Z80|comb~58, pc8001, 1
instance = comp, \Z80|Decoder2~6 , Z80|Decoder2~6, pc8001, 1
instance = comp, \Z80|seq|Equal3~2 , Z80|seq|Equal3~2, pc8001, 1
instance = comp, \Z80|tmp1~1 , Z80|tmp1~1, pc8001, 1
instance = comp, \Z80|Decoder1~8 , Z80|Decoder1~8, pc8001, 1
instance = comp, \Z80|Decoder2~0 , Z80|Decoder2~0, pc8001, 1
instance = comp, \Z80|load_a~0 , Z80|load_a~0, pc8001, 1
instance = comp, \Z80|tmp1~2 , Z80|tmp1~2, pc8001, 1
instance = comp, \Z80|seq|inst_reg[4] , Z80|seq|inst_reg[4], pc8001, 1
instance = comp, \Z80|d_f~4 , Z80|d_f~4, pc8001, 1
instance = comp, \Z80|i_halt~0 , Z80|i_halt~0, pc8001, 1
instance = comp, \Z80|i_ldrhl~0 , Z80|i_ldrhl~0, pc8001, 1
instance = comp, \Z80|incdec8 , Z80|incdec8, pc8001, 1
instance = comp, \Z80|i_ldrhl~1 , Z80|i_ldrhl~1, pc8001, 1
instance = comp, \Z80|tmp1~0 , Z80|tmp1~0, pc8001, 1
instance = comp, \Z80|tmp1~3 , Z80|tmp1~3, pc8001, 1
instance = comp, \Z80|load_e~2 , Z80|load_e~2, pc8001, 1
instance = comp, \Z80|i_djnz~0 , Z80|i_djnz~0, pc8001, 1
instance = comp, \Z80|always1~4 , Z80|always1~4, pc8001, 1
instance = comp, \Z80|Decoder1~15 , Z80|Decoder1~15, pc8001, 1
instance = comp, \Z80|always1~3 , Z80|always1~3, pc8001, 1
instance = comp, \Z80|sel_af , Z80|sel_af, pc8001, 1
instance = comp, \Z80|Decoder2~1 , Z80|Decoder2~1, pc8001, 1
instance = comp, \Z80|i_daa , Z80|i_daa, pc8001, 1
instance = comp, \Z80|pv0~0 , Z80|pv0~0, pc8001, 1
instance = comp, \Z80|i_cpl~0 , Z80|i_cpl~0, pc8001, 1
instance = comp, \Z80|Decoder1~14 , Z80|Decoder1~14, pc8001, 1
instance = comp, \Z80|i_neg~1 , Z80|i_neg~1, pc8001, 1
instance = comp, \Z80|load_a~1 , Z80|load_a~1, pc8001, 1
instance = comp, \Z80|sel1_tmp~2 , Z80|sel1_tmp~2, pc8001, 1
instance = comp, \Z80|load_a~2 , Z80|load_a~2, pc8001, 1
instance = comp, \Z80|load_a~3 , Z80|load_a~3, pc8001, 1
instance = comp, \Z80|load_a~4 , Z80|load_a~4, pc8001, 1
instance = comp, \Z80|al_hl~0 , Z80|al_hl~0, pc8001, 1
instance = comp, \Z80|load_a~9 , Z80|load_a~9, pc8001, 1
instance = comp, \Z80|i_rd , Z80|i_rd, pc8001, 1
instance = comp, \Z80|comb~56 , Z80|comb~56, pc8001, 1
instance = comp, \Z80|load_a~7 , Z80|load_a~7, pc8001, 1
instance = comp, \Z80|seq|s_mw1 , Z80|seq|s_mw1, pc8001, 1
instance = comp, \Z80|load_a~8 , Z80|load_a~8, pc8001, 1
instance = comp, \Z80|i_inan~0 , Z80|i_inan~0, pc8001, 1
instance = comp, \Z80|i_inrc , Z80|i_inrc, pc8001, 1
instance = comp, \Z80|load_a~5 , Z80|load_a~5, pc8001, 1
instance = comp, \Z80|seq|Equal3~8 , Z80|seq|Equal3~8, pc8001, 1
instance = comp, \Z80|seq|s_mr2 , Z80|seq|s_mr2, pc8001, 1
instance = comp, \Z80|load_a~6 , Z80|load_a~6, pc8001, 1
instance = comp, \Z80|load_a~10 , Z80|load_a~10, pc8001, 1
instance = comp, \Z80|reg_a|q0[2]~12 , Z80|reg_a|q0[2]~12, pc8001, 1
instance = comp, \Z80|reg_a|q0[2] , Z80|reg_a|q0[2], pc8001, 1
instance = comp, \Z80|reg_a|q1[2]~0 , Z80|reg_a|q1[2]~0, pc8001, 1
instance = comp, \Z80|reg_a|q1[2] , Z80|reg_a|q1[2], pc8001, 1
instance = comp, \Z80|load_r~0 , Z80|load_r~0, pc8001, 1
instance = comp, \Z80|reg_r|q[2] , Z80|reg_r|q[2], pc8001, 1
instance = comp, \Z80|al~0 , Z80|al~0, pc8001, 1
instance = comp, \Z80|s_and , Z80|s_and, pc8001, 1
instance = comp, \Z80|i_xor , Z80|i_xor, pc8001, 1
instance = comp, \Z80|arith8~2 , Z80|arith8~2, pc8001, 1
instance = comp, \Z80|ec~6 , Z80|ec~6, pc8001, 1
instance = comp, \Z80|hv0~0 , Z80|hv0~0, pc8001, 1
instance = comp, \Z80|ec~4 , Z80|ec~4, pc8001, 1
instance = comp, \Z80|s_xor , Z80|s_xor, pc8001, 1
instance = comp, \Z80|i_rotate1~0 , Z80|i_rotate1~0, pc8001, 1
instance = comp, \Z80|rs , Z80|rs, pc8001, 1
instance = comp, \Z80|alu|b1[0]~0 , Z80|alu|b1[0]~0, pc8001, 1
instance = comp, \Z80|res~0 , Z80|res~0, pc8001, 1
instance = comp, \Z80|d_f~15 , Z80|d_f~15, pc8001, 1
instance = comp, \Z80|comb~19 , Z80|comb~19, pc8001, 1
instance = comp, \Z80|d_f~14 , Z80|d_f~14, pc8001, 1
instance = comp, \Z80|cv5~0 , Z80|cv5~0, pc8001, 1
instance = comp, \Z80|cv2 , Z80|cv2, pc8001, 1
instance = comp, \Z80|d_f~16 , Z80|d_f~16, pc8001, 1
instance = comp, \Z80|d_f~22 , Z80|d_f~22, pc8001, 1
instance = comp, \Z80|i_ldblock , Z80|i_ldblock, pc8001, 1
instance = comp, \Z80|load_f , Z80|load_f, pc8001, 1
instance = comp, \Z80|hv2 , Z80|hv2, pc8001, 1
instance = comp, \Z80|d_f~23 , Z80|d_f~23, pc8001, 1
instance = comp, \Z80|d_f~24 , Z80|d_f~24, pc8001, 1
instance = comp, \Z80|subf~0 , Z80|subf~0, pc8001, 1
instance = comp, \Z80|reg_f|q0~18 , Z80|reg_f|q0~18, pc8001, 1
instance = comp, \Z80|sub~1 , Z80|sub~1, pc8001, 1
instance = comp, \Z80|reg_f|q0~17 , Z80|reg_f|q0~17, pc8001, 1
instance = comp, \Z80|i_rs_hl~0 , Z80|i_rs_hl~0, pc8001, 1
instance = comp, \Z80|seq|inst_reg[7] , Z80|seq|inst_reg[7], pc8001, 1
instance = comp, \Z80|Decoder0~8 , Z80|Decoder0~8, pc8001, 1
instance = comp, \Z80|comb~16 , Z80|comb~16, pc8001, 1
instance = comp, \Z80|i_inblock , Z80|i_inblock, pc8001, 1
instance = comp, \Z80|sel1[0]~0 , Z80|sel1[0]~0, pc8001, 1
instance = comp, \Z80|sel1[0]~7 , Z80|sel1[0]~7, pc8001, 1
instance = comp, \Z80|sel1[0]~8 , Z80|sel1[0]~8, pc8001, 1
instance = comp, \Z80|i_rd~0 , Z80|i_rd~0, pc8001, 1
instance = comp, \Z80|sel_rrd , Z80|sel_rrd, pc8001, 1
instance = comp, \Z80|seq|Equal3~10 , Z80|seq|Equal3~10, pc8001, 1
instance = comp, \Z80|sel1_pcl~0 , Z80|sel1_pcl~0, pc8001, 1
instance = comp, \Z80|sel1[0]~1 , Z80|sel1[0]~1, pc8001, 1
instance = comp, \Z80|sel1l[0]~10 , Z80|sel1l[0]~10, pc8001, 1
instance = comp, \Z80|sel1l[0]~11 , Z80|sel1l[0]~11, pc8001, 1
instance = comp, \Z80|sel1_c~0 , Z80|sel1_c~0, pc8001, 1
instance = comp, \Z80|sel1_tmp~0 , Z80|sel1_tmp~0, pc8001, 1
instance = comp, \Z80|sel1_tmp~1 , Z80|sel1_tmp~1, pc8001, 1
instance = comp, \Z80|sel1_l~2 , Z80|sel1_l~2, pc8001, 1
instance = comp, \Z80|incdec8~4 , Z80|incdec8~4, pc8001, 1
instance = comp, \Z80|sel1_l~0 , Z80|sel1_l~0, pc8001, 1
instance = comp, \Z80|sel1_l~3 , Z80|sel1_l~3, pc8001, 1
instance = comp, \Z80|sel1_l~1 , Z80|sel1_l~1, pc8001, 1
instance = comp, \Z80|sel1_l~4 , Z80|sel1_l~4, pc8001, 1
instance = comp, \Z80|sel1_e~1 , Z80|sel1_e~1, pc8001, 1
instance = comp, \Z80|sel1_e~0 , Z80|sel1_e~0, pc8001, 1
instance = comp, \Z80|sel1_e~2 , Z80|sel1_e~2, pc8001, 1
instance = comp, \Z80|i_outna~0 , Z80|i_outna~0, pc8001, 1
instance = comp, \Z80|sel1_a~1 , Z80|sel1_a~1, pc8001, 1
instance = comp, \Z80|sel1_a~2 , Z80|sel1_a~2, pc8001, 1
instance = comp, \Z80|sel1_a~0 , Z80|sel1_a~0, pc8001, 1
instance = comp, \Z80|sel1_a~3 , Z80|sel1_a~3, pc8001, 1
instance = comp, \Z80|sel1_a~4 , Z80|sel1_a~4, pc8001, 1
instance = comp, \Z80|sel1[0]~3 , Z80|sel1[0]~3, pc8001, 1
instance = comp, \Z80|sel1[0]~4 , Z80|sel1[0]~4, pc8001, 1
instance = comp, \Z80|sel1[0]~5 , Z80|sel1[0]~5, pc8001, 1
instance = comp, \Z80|sel1[0]~6 , Z80|sel1[0]~6, pc8001, 1
instance = comp, \Z80|sel1l[0]~12 , Z80|sel1l[0]~12, pc8001, 1
instance = comp, \Z80|sel1_h~0 , Z80|sel1_h~0, pc8001, 1
instance = comp, \Z80|sel1_d~1 , Z80|sel1_d~1, pc8001, 1
instance = comp, \Z80|Decoder1~16 , Z80|Decoder1~16, pc8001, 1
instance = comp, \Z80|sel1_d~0 , Z80|sel1_d~0, pc8001, 1
instance = comp, \Z80|sel1_d~2 , Z80|sel1_d~2, pc8001, 1
instance = comp, \Z80|self[1]~0 , Z80|self[1]~0, pc8001, 1
instance = comp, \Z80|sel1l[3]~6 , Z80|sel1l[3]~6, pc8001, 1
instance = comp, \Z80|sel1l[3]~7 , Z80|sel1l[3]~7, pc8001, 1
instance = comp, \Z80|comb~43 , Z80|comb~43, pc8001, 1
instance = comp, \Z80|comb~44 , Z80|comb~44, pc8001, 1
instance = comp, \Z80|comb~60 , Z80|comb~60, pc8001, 1
instance = comp, \Z80|sel1_h~1 , Z80|sel1_h~1, pc8001, 1
instance = comp, \Z80|sel1_h~2 , Z80|sel1_h~2, pc8001, 1
instance = comp, \Z80|sel1l[3]~8 , Z80|sel1l[3]~8, pc8001, 1
instance = comp, \Z80|sel1l[3]~9 , Z80|sel1l[3]~9, pc8001, 1
instance = comp, \Z80|Equal4~0 , Z80|Equal4~0, pc8001, 1
instance = comp, \Z80|reg_r|d[7]~9 , Z80|reg_r|d[7]~9, pc8001, 1
instance = comp, \Z80|reg_a|q0[7] , Z80|reg_a|q0[7], pc8001, 1
instance = comp, \Z80|reg_r|q[7] , Z80|reg_r|q[7], pc8001, 1
instance = comp, \Z80|comb~52 , Z80|comb~52, pc8001, 1
instance = comp, \Z80|load_h~0 , Z80|load_h~0, pc8001, 1
instance = comp, \Z80|comb~51 , Z80|comb~51, pc8001, 1
instance = comp, \Z80|load_d~0 , Z80|load_d~0, pc8001, 1
instance = comp, \Z80|load_d~1 , Z80|load_d~1, pc8001, 1
instance = comp, \Z80|load3_pc~0 , Z80|load3_pc~0, pc8001, 1
instance = comp, \Z80|i_ret~0 , Z80|i_ret~0, pc8001, 1
instance = comp, \Z80|retin~4 , Z80|retin~4, pc8001, 1
instance = comp, \Z80|asu_ci~0 , Z80|asu_ci~0, pc8001, 1
instance = comp, \Z80|asu_ci~2 , Z80|asu_ci~2, pc8001, 1
instance = comp, \Z80|zs0~0 , Z80|zs0~0, pc8001, 1
instance = comp, \Z80|reg_a|q0[4] , Z80|reg_a|q0[4], pc8001, 1
instance = comp, \Z80|reg_a|q1[4] , Z80|reg_a|q1[4], pc8001, 1
instance = comp, \Z80|reg_r|q[4] , Z80|reg_r|q[4], pc8001, 1
instance = comp, \Z80|seq|inst_reg[3] , Z80|seq|inst_reg[3], pc8001, 1
instance = comp, \Z80|r , Z80|r, pc8001, 1
instance = comp, \Z80|hv0~1 , Z80|hv0~1, pc8001, 1
instance = comp, \Z80|d_f~11 , Z80|d_f~11, pc8001, 1
instance = comp, \Z80|cv0~0 , Z80|cv0~0, pc8001, 1
instance = comp, \Z80|d_f~12 , Z80|d_f~12, pc8001, 1
instance = comp, \Z80|l , Z80|l, pc8001, 1
instance = comp, \Z80|reg_f|q0~2 , Z80|reg_f|q0~2, pc8001, 1
instance = comp, \Z80|d_f~13 , Z80|d_f~13, pc8001, 1
instance = comp, \Z80|sel1l[2]~4 , Z80|sel1l[2]~4, pc8001, 1
instance = comp, \Z80|comb~33 , Z80|comb~33, pc8001, 1
instance = comp, \Z80|sel1l[1]~1 , Z80|sel1l[1]~1, pc8001, 1
instance = comp, \Z80|sel1_a~5 , Z80|sel1_a~5, pc8001, 1
instance = comp, \Z80|sel1l[1]~2 , Z80|sel1l[1]~2, pc8001, 1
instance = comp, \Z80|sel1l[2]~5 , Z80|sel1l[2]~5, pc8001, 1
instance = comp, \Z80|sel2[2]~2 , Z80|sel2[2]~2, pc8001, 1
instance = comp, \Z80|sel2[2]~3 , Z80|sel2[2]~3, pc8001, 1
instance = comp, \Z80|sel2[2]~4 , Z80|sel2[2]~4, pc8001, 1
instance = comp, \Z80|i_exsphl~2 , Z80|i_exsphl~2, pc8001, 1
instance = comp, \Z80|i_incdec16 , Z80|i_incdec16, pc8001, 1
instance = comp, \Z80|loada_de~0 , Z80|loada_de~0, pc8001, 1
instance = comp, \Z80|loada_de~1 , Z80|loada_de~1, pc8001, 1
instance = comp, \Z80|reg_e|q1[3]~0 , Z80|reg_e|q1[3]~0, pc8001, 1
instance = comp, \Z80|reg_e|q1[7] , Z80|reg_e|q1[7], pc8001, 1
instance = comp, \Z80|reg_e|q0[3]~1 , Z80|reg_e|q0[3]~1, pc8001, 1
instance = comp, \Z80|reg_e|q0[7] , Z80|reg_e|q0[7], pc8001, 1
instance = comp, \Z80|load_pcl~2 , Z80|load_pcl~2, pc8001, 1
instance = comp, \Z80|loada_pc~2 , Z80|loada_pc~2, pc8001, 1
instance = comp, \Z80|comb~46 , Z80|comb~46, pc8001, 1
instance = comp, \Z80|i_outblock , Z80|i_outblock, pc8001, 1
instance = comp, \Z80|ec~5 , Z80|ec~5, pc8001, 1
instance = comp, \Z80|seq|iff2~0 , Z80|seq|iff2~0, pc8001, 1
instance = comp, \Z80|reg_r|d[0]~4 , Z80|reg_r|d[0]~4, pc8001, 1
instance = comp, \Z80|reg_a|q0[0] , Z80|reg_a|q0[0], pc8001, 1
instance = comp, \Z80|reg_a|q1[0] , Z80|reg_a|q1[0], pc8001, 1
instance = comp, \Z80|reg_r|q[0] , Z80|reg_r|q[0], pc8001, 1
instance = comp, \Z80|i_exsphl , Z80|i_exsphl, pc8001, 1
instance = comp, \Z80|loada_hl~1 , Z80|loada_hl~1, pc8001, 1
instance = comp, \Z80|comb~34 , Z80|comb~34, pc8001, 1
instance = comp, \Z80|loada_hl~2 , Z80|loada_hl~2, pc8001, 1
instance = comp, \Z80|comb~31 , Z80|comb~31, pc8001, 1
instance = comp, \Z80|asu|comb~0 , Z80|asu|comb~0, pc8001, 1
instance = comp, \Z80|asu_i[1]~8 , Z80|asu_i[1]~8, pc8001, 1
instance = comp, \Z80|asu_i[1]~9 , Z80|asu_i[1]~9, pc8001, 1
instance = comp, \Z80|Equal5~0 , Z80|Equal5~0, pc8001, 1
instance = comp, \Z80|comb~47 , Z80|comb~47, pc8001, 1
instance = comp, \Z80|load_l~1 , Z80|load_l~1, pc8001, 1
instance = comp, \Z80|comb~35 , Z80|comb~35, pc8001, 1
instance = comp, \Z80|load_l~0 , Z80|load_l~0, pc8001, 1
instance = comp, \Z80|load_l~2 , Z80|load_l~2, pc8001, 1
instance = comp, \Z80|reg_l|qx~5 , Z80|reg_l|qx~5, pc8001, 1
instance = comp, \Z80|seq|idd~3 , Z80|seq|idd~3, pc8001, 1
instance = comp, \Z80|seq|Equal14~1 , Z80|seq|Equal14~1, pc8001, 1
instance = comp, \Z80|seq|Equal3~11 , Z80|seq|Equal3~11, pc8001, 1
instance = comp, \Z80|seq|ifd~3 , Z80|seq|ifd~3, pc8001, 1
instance = comp, \Z80|seq|ifd~4 , Z80|seq|ifd~4, pc8001, 1
instance = comp, \Z80|seq|ifd , Z80|seq|ifd, pc8001, 1
instance = comp, \Z80|comb~26 , Z80|comb~26, pc8001, 1
instance = comp, \Z80|i_ldhlr~0 , Z80|i_ldhlr~0, pc8001, 1
instance = comp, \Z80|comb~27 , Z80|comb~27, pc8001, 1
instance = comp, \Z80|seq|idd , Z80|seq|idd, pc8001, 1
instance = comp, \Z80|reg_l|q0[0]~0 , Z80|reg_l|q0[0]~0, pc8001, 1
instance = comp, \Z80|reg_l|qy[4]~0 , Z80|reg_l|qy[4]~0, pc8001, 1
instance = comp, \Z80|reg_l|qy[2] , Z80|reg_l|qy[2], pc8001, 1
instance = comp, \Z80|reg_l|q~0 , Z80|reg_l|q~0, pc8001, 1
instance = comp, \Z80|reg_l|q~1 , Z80|reg_l|q~1, pc8001, 1
instance = comp, \Z80|reg_e|q1[2] , Z80|reg_e|q1[2], pc8001, 1
instance = comp, \Z80|reg_e|q0[2] , Z80|reg_e|q0[2], pc8001, 1
instance = comp, \Z80|comb~28 , Z80|comb~28, pc8001, 1
instance = comp, \Z80|reg_l|q0[0]~1 , Z80|reg_l|q0[0]~1, pc8001, 1
instance = comp, \Z80|reg_l|q0[0]~2 , Z80|reg_l|q0[0]~2, pc8001, 1
instance = comp, \Z80|reg_l|q0[2] , Z80|reg_l|q0[2], pc8001, 1
instance = comp, \Z80|reg_l|q~2 , Z80|reg_l|q~2, pc8001, 1
instance = comp, \Z80|reg_l|q1[0]~0 , Z80|reg_l|q1[0]~0, pc8001, 1
instance = comp, \Z80|reg_l|q1[2] , Z80|reg_l|q1[2], pc8001, 1
instance = comp, \Z80|reg_l|Mux5~0 , Z80|reg_l|Mux5~0, pc8001, 1
instance = comp, \Z80|reg_l|qx[2]~2 , Z80|reg_l|qx[2]~2, pc8001, 1
instance = comp, \Z80|reg_l|qx[2] , Z80|reg_l|qx[2], pc8001, 1
instance = comp, \Z80|asu|b1[2]~5 , Z80|asu|b1[2]~5, pc8001, 1
instance = comp, \Z80|asu|b1[2] , Z80|asu|b1[2], pc8001, 1
instance = comp, \Z80|asu|b1[0]~0 , Z80|asu|b1[0]~0, pc8001, 1
instance = comp, \Z80|asu|b1[0] , Z80|asu|b1[0], pc8001, 1
instance = comp, \Z80|asu_ci~4 , Z80|asu_ci~4, pc8001, 1
instance = comp, \Z80|asu_ci~1 , Z80|asu_ci~1, pc8001, 1
instance = comp, \Z80|asu_ci~3 , Z80|asu_ci~3, pc8001, 1
instance = comp, \Z80|asu_ci~5 , Z80|asu_ci~5, pc8001, 1
instance = comp, \Z80|asu|z[0] , Z80|asu|z[0], pc8001, 1
instance = comp, \Z80|reg_e|q1[0] , Z80|reg_e|q1[0], pc8001, 1
instance = comp, \Z80|reg_e|q0[0] , Z80|reg_e|q0[0], pc8001, 1
instance = comp, \Z80|reg_l|qx~0 , Z80|reg_l|qx~0, pc8001, 1
instance = comp, \Z80|reg_l|qy[0] , Z80|reg_l|qy[0], pc8001, 1
instance = comp, \Z80|reg_l|q0[0] , Z80|reg_l|q0[0], pc8001, 1
instance = comp, \Z80|reg_l|q1[0] , Z80|reg_l|q1[0], pc8001, 1
instance = comp, \Z80|reg_l|Mux7~0 , Z80|reg_l|Mux7~0, pc8001, 1
instance = comp, \Z80|reg_l|qx[0] , Z80|reg_l|qx[0], pc8001, 1
instance = comp, \Z80|imm1~0 , Z80|imm1~0, pc8001, 1
instance = comp, \Z80|selah[0]~0 , Z80|selah[0]~0, pc8001, 1
instance = comp, \Z80|tmp_adr , Z80|tmp_adr, pc8001, 1
instance = comp, \Z80|comb~59 , Z80|comb~59, pc8001, 1
instance = comp, \Z80|seq|Equal3~5 , Z80|seq|Equal3~5, pc8001, 1
instance = comp, \Z80|seq|s_iack~0 , Z80|seq|s_iack~0, pc8001, 1
instance = comp, \Z80|load_adrl , Z80|load_adrl, pc8001, 1
instance = comp, \Z80|mw2~2 , Z80|mw2~2, pc8001, 1
instance = comp, \Z80|mr2~0 , Z80|mr2~0, pc8001, 1
instance = comp, \Z80|loada_adr~0 , Z80|loada_adr~0, pc8001, 1
instance = comp, \Z80|reg_adrl|q[7]~0 , Z80|reg_adrl|q[7]~0, pc8001, 1
instance = comp, \Z80|reg_adrl|q[0] , Z80|reg_adrl|q[0], pc8001, 1
instance = comp, \Z80|sel2[0]~5 , Z80|sel2[0]~5, pc8001, 1
instance = comp, \Z80|sel2[0]~6 , Z80|sel2[0]~6, pc8001, 1
instance = comp, \Z80|sel2[0]~7 , Z80|sel2[0]~7, pc8001, 1
instance = comp, \Z80|Mux39~0 , Z80|Mux39~0, pc8001, 1
instance = comp, \Z80|Mux47~2 , Z80|Mux47~2, pc8001, 1
instance = comp, \Z80|loada_bc~1 , Z80|loada_bc~1, pc8001, 1
instance = comp, \Z80|loada_bc~0 , Z80|loada_bc~0, pc8001, 1
instance = comp, \Z80|reg_c|q0[0]~1 , Z80|reg_c|q0[0]~1, pc8001, 1
instance = comp, \Z80|reg_c|q0[0] , Z80|reg_c|q0[0], pc8001, 1
instance = comp, \Z80|reg_c|q1[6]~0 , Z80|reg_c|q1[6]~0, pc8001, 1
instance = comp, \Z80|reg_c|q1[0] , Z80|reg_c|q1[0], pc8001, 1
instance = comp, \Z80|load_spl , Z80|load_spl, pc8001, 1
instance = comp, \Z80|comb~36 , Z80|comb~36, pc8001, 1
instance = comp, \Z80|comb~37 , Z80|comb~37, pc8001, 1
instance = comp, \Z80|reg_sph|q[5]~0 , Z80|reg_sph|q[5]~0, pc8001, 1
instance = comp, \Z80|comb~40 , Z80|comb~40, pc8001, 1
instance = comp, \Z80|comb~39 , Z80|comb~39, pc8001, 1
instance = comp, \Z80|comb~38 , Z80|comb~38, pc8001, 1
instance = comp, \Z80|reg_sph|q[5]~1 , Z80|reg_sph|q[5]~1, pc8001, 1
instance = comp, \Z80|reg_spl|q[3]~1 , Z80|reg_spl|q[3]~1, pc8001, 1
instance = comp, \Z80|reg_spl|q[0] , Z80|reg_spl|q[0], pc8001, 1
instance = comp, \Z80|seq|Equal3~9 , Z80|seq|Equal3~9, pc8001, 1
instance = comp, \Z80|comb~48 , Z80|comb~48, pc8001, 1
instance = comp, \Z80|i_ldhln~4 , Z80|i_ldhln~4, pc8001, 1
instance = comp, \Z80|count_pc~0 , Z80|count_pc~0, pc8001, 1
instance = comp, \Z80|count_pc~1 , Z80|count_pc~1, pc8001, 1
instance = comp, \Z80|count_pc~2 , Z80|count_pc~2, pc8001, 1
instance = comp, \Z80|count_pc~3 , Z80|count_pc~3, pc8001, 1
instance = comp, \Z80|reg_pcl|d[0]~0 , Z80|reg_pcl|d[0]~0, pc8001, 1
instance = comp, \Z80|reg_pcl|q[0] , Z80|reg_pcl|q[0], pc8001, 1
instance = comp, \Z80|Mux47~0 , Z80|Mux47~0, pc8001, 1
instance = comp, \Z80|Mux47~1 , Z80|Mux47~1, pc8001, 1
instance = comp, \Z80|asu|a1[0] , Z80|asu|a1[0], pc8001, 1
instance = comp, \Z80|asu|c[2]~3 , Z80|asu|c[2]~3, pc8001, 1
instance = comp, \Z80|reg_e|q1[1] , Z80|reg_e|q1[1], pc8001, 1
instance = comp, \Z80|reg_e|q0[1] , Z80|reg_e|q0[1], pc8001, 1
instance = comp, \Z80|reg_spl|q[1] , Z80|reg_spl|q[1], pc8001, 1
instance = comp, \Z80|reg_c|q0[1] , Z80|reg_c|q0[1], pc8001, 1
instance = comp, \Z80|reg_c|q1[1] , Z80|reg_c|q1[1], pc8001, 1
instance = comp, \Z80|Mux46~0 , Z80|Mux46~0, pc8001, 1
instance = comp, \Z80|Mux46~1 , Z80|Mux46~1, pc8001, 1
instance = comp, \Z80|always0~4 , Z80|always0~4, pc8001, 1
instance = comp, \Z80|q_asu_zero , Z80|q_asu_zero, pc8001, 1
instance = comp, \Z80|d_f~9 , Z80|d_f~9, pc8001, 1
instance = comp, \Z80|reg_a|q0[6] , Z80|reg_a|q0[6], pc8001, 1
instance = comp, \Z80|reg_a|q1[6] , Z80|reg_a|q1[6], pc8001, 1
instance = comp, \Z80|reg_r|q[6] , Z80|reg_r|q[6], pc8001, 1
instance = comp, \Z80|reg_r|c[5]~1 , Z80|reg_r|c[5]~1, pc8001, 1
instance = comp, \Z80|reg_r|c[5]~2 , Z80|reg_r|c[5]~2, pc8001, 1
instance = comp, \Z80|asu|c~19 , Z80|asu|c~19, pc8001, 1
instance = comp, \Z80|reg_adrl|q[3] , Z80|reg_adrl|q[3], pc8001, 1
instance = comp, \Z80|reg_e|q1[3] , Z80|reg_e|q1[3], pc8001, 1
instance = comp, \Z80|reg_l|q1[3] , Z80|reg_l|q1[3], pc8001, 1
instance = comp, \Z80|reg_l|qx~7 , Z80|reg_l|qx~7, pc8001, 1
instance = comp, \Z80|reg_l|qx~8 , Z80|reg_l|qx~8, pc8001, 1
instance = comp, \Z80|reg_e|q0[3] , Z80|reg_e|q0[3], pc8001, 1
instance = comp, \Z80|reg_l|q0[3] , Z80|reg_l|q0[3], pc8001, 1
instance = comp, \Z80|reg_l|qx[3] , Z80|reg_l|qx[3], pc8001, 1
instance = comp, \Z80|reg_l|qy[3] , Z80|reg_l|qy[3], pc8001, 1
instance = comp, \Z80|Mux44~2 , Z80|Mux44~2, pc8001, 1
instance = comp, \Z80|reg_spl|q[3] , Z80|reg_spl|q[3], pc8001, 1
instance = comp, \Z80|Mux44~0 , Z80|Mux44~0, pc8001, 1
instance = comp, \Z80|Mux44~1 , Z80|Mux44~1, pc8001, 1
instance = comp, \Z80|asu|a1[3] , Z80|asu|a1[3], pc8001, 1
instance = comp, \Z80|asu|b1[3]~3 , Z80|asu|b1[3]~3, pc8001, 1
instance = comp, \Z80|asu|b1[3] , Z80|asu|b1[3], pc8001, 1
instance = comp, \Z80|asu|z[3]~0 , Z80|asu|z[3]~0, pc8001, 1
instance = comp, \Z80|asu|tor[2] , Z80|asu|tor[2], pc8001, 1
instance = comp, \Z80|asu|z[3] , Z80|asu|z[3], pc8001, 1
instance = comp, \Z80|comb~61 , Z80|comb~61, pc8001, 1
instance = comp, \Z80|comb~54 , Z80|comb~54, pc8001, 1
instance = comp, \Z80|load_adrh , Z80|load_adrh, pc8001, 1
instance = comp, \Z80|reg_adrh|q[7]~1 , Z80|reg_adrh|q[7]~1, pc8001, 1
instance = comp, \Z80|reg_adrh|q[0] , Z80|reg_adrh|q[0], pc8001, 1
instance = comp, \Z80|Mux39~1 , Z80|Mux39~1, pc8001, 1
instance = comp, \Z80|reg_d|q1[1]~0 , Z80|reg_d|q1[1]~0, pc8001, 1
instance = comp, \Z80|reg_d|q1[0] , Z80|reg_d|q1[0], pc8001, 1
instance = comp, \Z80|reg_d|q0[2]~1 , Z80|reg_d|q0[2]~1, pc8001, 1
instance = comp, \Z80|reg_d|q0[0] , Z80|reg_d|q0[0], pc8001, 1
instance = comp, \Z80|load_b~0 , Z80|load_b~0, pc8001, 1
instance = comp, \Z80|comb~53 , Z80|comb~53, pc8001, 1
instance = comp, \Z80|load_b~1 , Z80|load_b~1, pc8001, 1
instance = comp, \Z80|reg_b|q0[0]~1 , Z80|reg_b|q0[0]~1, pc8001, 1
instance = comp, \Z80|reg_b|q0[0] , Z80|reg_b|q0[0], pc8001, 1
instance = comp, \Z80|reg_b|q1[6]~0 , Z80|reg_b|q1[6]~0, pc8001, 1
instance = comp, \Z80|reg_b|q1[0] , Z80|reg_b|q1[0], pc8001, 1
instance = comp, \Z80|load_sph , Z80|load_sph, pc8001, 1
instance = comp, \Z80|reg_sph|q[5]~3 , Z80|reg_sph|q[5]~3, pc8001, 1
instance = comp, \Z80|reg_sph|q[0] , Z80|reg_sph|q[0], pc8001, 1
instance = comp, \Z80|Mux39~2 , Z80|Mux39~2, pc8001, 1
instance = comp, \Z80|Mux39~3 , Z80|Mux39~3, pc8001, 1
instance = comp, \Z80|Mux39~4 , Z80|Mux39~4, pc8001, 1
instance = comp, \Z80|asu|c[8]~31 , Z80|asu|c[8]~31, pc8001, 1
instance = comp, \Z80|asu|z[9] , Z80|asu|z[9], pc8001, 1
instance = comp, \Z80|reg_adrh|q[1] , Z80|reg_adrh|q[1], pc8001, 1
instance = comp, \Z80|reg_d|q1[1] , Z80|reg_d|q1[1], pc8001, 1
instance = comp, \Z80|load_h~1 , Z80|load_h~1, pc8001, 1
instance = comp, \Z80|load_h~2 , Z80|load_h~2, pc8001, 1
instance = comp, \Z80|load_h~3 , Z80|load_h~3, pc8001, 1
instance = comp, \Z80|reg_h|q0[6]~0 , Z80|reg_h|q0[6]~0, pc8001, 1
instance = comp, \Z80|reg_h|q1[6]~0 , Z80|reg_h|q1[6]~0, pc8001, 1
instance = comp, \Z80|reg_h|q1[1] , Z80|reg_h|q1[1], pc8001, 1
instance = comp, \Z80|reg_d|q0[1] , Z80|reg_d|q0[1], pc8001, 1
instance = comp, \Z80|reg_h|qx~3 , Z80|reg_h|qx~3, pc8001, 1
instance = comp, \Z80|reg_h|qx~4 , Z80|reg_h|qx~4, pc8001, 1
instance = comp, \Z80|reg_h|q0[6]~1 , Z80|reg_h|q0[6]~1, pc8001, 1
instance = comp, \Z80|reg_h|q0[1] , Z80|reg_h|q0[1], pc8001, 1
instance = comp, \Z80|reg_h|qx[0]~2 , Z80|reg_h|qx[0]~2, pc8001, 1
instance = comp, \Z80|reg_h|qx[1] , Z80|reg_h|qx[1], pc8001, 1
instance = comp, \Z80|reg_h|qy[1]~0 , Z80|reg_h|qy[1]~0, pc8001, 1
instance = comp, \Z80|reg_h|qy[1] , Z80|reg_h|qy[1], pc8001, 1
instance = comp, \Z80|Mux38~0 , Z80|Mux38~0, pc8001, 1
instance = comp, \Z80|reg_pch|d[1]~1 , Z80|reg_pch|d[1]~1, pc8001, 1
instance = comp, \Z80|reg_pch|c[0]~0 , Z80|reg_pch|c[0]~0, pc8001, 1
instance = comp, \Z80|reg_pch|q[1] , Z80|reg_pch|q[1], pc8001, 1
instance = comp, \Z80|reg_sph|q[1] , Z80|reg_sph|q[1], pc8001, 1
instance = comp, \Z80|reg_b|q0[1] , Z80|reg_b|q0[1], pc8001, 1
instance = comp, \Z80|reg_b|q1[1] , Z80|reg_b|q1[1], pc8001, 1
instance = comp, \Z80|Mux38~1 , Z80|Mux38~1, pc8001, 1
instance = comp, \Z80|Mux38~2 , Z80|Mux38~2, pc8001, 1
instance = comp, \Z80|Mux38~3 , Z80|Mux38~3, pc8001, 1
instance = comp, \Z80|asu|c[9]~30 , Z80|asu|c[9]~30, pc8001, 1
instance = comp, \Z80|reg_adrh|q[2] , Z80|reg_adrh|q[2], pc8001, 1
instance = comp, \Z80|reg_d|q1[2] , Z80|reg_d|q1[2], pc8001, 1
instance = comp, \Z80|reg_d|q0[2] , Z80|reg_d|q0[2], pc8001, 1
instance = comp, \Z80|reg_h|qx~5 , Z80|reg_h|qx~5, pc8001, 1
instance = comp, \Z80|reg_h|qy[2] , Z80|reg_h|qy[2], pc8001, 1
instance = comp, \Z80|reg_h|q1[2] , Z80|reg_h|q1[2], pc8001, 1
instance = comp, \Z80|reg_h|q0[2] , Z80|reg_h|q0[2], pc8001, 1
instance = comp, \Z80|reg_h|Mux5~0 , Z80|reg_h|Mux5~0, pc8001, 1
instance = comp, \Z80|reg_h|qx[2] , Z80|reg_h|qx[2], pc8001, 1
instance = comp, \Z80|Mux37~0 , Z80|Mux37~0, pc8001, 1
instance = comp, \Z80|reg_b|q0[2] , Z80|reg_b|q0[2], pc8001, 1
instance = comp, \Z80|reg_b|q1[2] , Z80|reg_b|q1[2], pc8001, 1
instance = comp, \Z80|reg_sph|q[2] , Z80|reg_sph|q[2], pc8001, 1
instance = comp, \Z80|Mux37~1 , Z80|Mux37~1, pc8001, 1
instance = comp, \Z80|Mux37~2 , Z80|Mux37~2, pc8001, 1
instance = comp, \Z80|Mux37~3 , Z80|Mux37~3, pc8001, 1
instance = comp, \Z80|asu|z[10] , Z80|asu|z[10], pc8001, 1
instance = comp, \Z80|reg_pch|d[2]~2 , Z80|reg_pch|d[2]~2, pc8001, 1
instance = comp, \Z80|reg_pch|c[1]~1 , Z80|reg_pch|c[1]~1, pc8001, 1
instance = comp, \Z80|reg_pch|q[2] , Z80|reg_pch|q[2], pc8001, 1
instance = comp, \Z80|reg_pch|c[2]~2 , Z80|reg_pch|c[2]~2, pc8001, 1
instance = comp, \Z80|alu|b1~3 , Z80|alu|b1~3, pc8001, 1
instance = comp, \Z80|alu|b1[0]~4 , Z80|alu|b1[0]~4, pc8001, 1
instance = comp, \Z80|alu|z[1]~13 , Z80|alu|z[1]~13, pc8001, 1
instance = comp, \Z80|d_f~6 , Z80|d_f~6, pc8001, 1
instance = comp, \Z80|d_f~7 , Z80|d_f~7, pc8001, 1
instance = comp, \Z80|reg_r|d[5]~11 , Z80|reg_r|d[5]~11, pc8001, 1
instance = comp, \Z80|inva , Z80|inva, pc8001, 1
instance = comp, \Z80|reg_r|d[3]~10 , Z80|reg_r|d[3]~10, pc8001, 1
instance = comp, \Z80|reg_a|q0[3] , Z80|reg_a|q0[3], pc8001, 1
instance = comp, \Z80|reg_a|q1[3] , Z80|reg_a|q1[3], pc8001, 1
instance = comp, \Z80|reg_r|q[3] , Z80|reg_r|q[3], pc8001, 1
instance = comp, \Z80|reg_h|q1[3] , Z80|reg_h|q1[3], pc8001, 1
instance = comp, \Z80|reg_h|qx~7 , Z80|reg_h|qx~7, pc8001, 1
instance = comp, \Z80|reg_h|qx~8 , Z80|reg_h|qx~8, pc8001, 1
instance = comp, \Z80|reg_d|q1[3] , Z80|reg_d|q1[3], pc8001, 1
instance = comp, \Z80|reg_d|q0[3] , Z80|reg_d|q0[3], pc8001, 1
instance = comp, \Z80|reg_h|q0[3] , Z80|reg_h|q0[3], pc8001, 1
instance = comp, \Z80|reg_h|qx[3] , Z80|reg_h|qx[3], pc8001, 1
instance = comp, \Z80|reg_h|qy[3] , Z80|reg_h|qy[3], pc8001, 1
instance = comp, \Z80|Selector4~0 , Z80|Selector4~0, pc8001, 1
instance = comp, \Z80|alu|daah~0 , Z80|alu|daah~0, pc8001, 1
instance = comp, \Z80|alu|daa1~0 , Z80|alu|daa1~0, pc8001, 1
instance = comp, \Z80|alu|daa1~1 , Z80|alu|daa1~1, pc8001, 1
instance = comp, \Z80|sel_rld~2 , Z80|sel_rld~2, pc8001, 1
instance = comp, \Z80|asu|c[10]~27 , Z80|asu|c[10]~27, pc8001, 1
instance = comp, \Z80|asu|c[10]~28 , Z80|asu|c[10]~28, pc8001, 1
instance = comp, \Z80|asu|c[10]~29 , Z80|asu|c[10]~29, pc8001, 1
instance = comp, \Z80|asu|c[11]~32 , Z80|asu|c[11]~32, pc8001, 1
instance = comp, \Z80|reg_adrh|q[4] , Z80|reg_adrh|q[4], pc8001, 1
instance = comp, \Z80|reg_d|q1[4] , Z80|reg_d|q1[4], pc8001, 1
instance = comp, \Z80|reg_d|q0[4] , Z80|reg_d|q0[4], pc8001, 1
instance = comp, \Z80|reg_h|qx~9 , Z80|reg_h|qx~9, pc8001, 1
instance = comp, \Z80|reg_h|qy[4] , Z80|reg_h|qy[4], pc8001, 1
instance = comp, \Z80|reg_h|q1[4] , Z80|reg_h|q1[4], pc8001, 1
instance = comp, \Z80|reg_h|q0[4] , Z80|reg_h|q0[4], pc8001, 1
instance = comp, \Z80|reg_h|Mux3~0 , Z80|reg_h|Mux3~0, pc8001, 1
instance = comp, \Z80|reg_h|qx[4] , Z80|reg_h|qx[4], pc8001, 1
instance = comp, \Z80|Mux35~0 , Z80|Mux35~0, pc8001, 1
instance = comp, \Z80|reg_b|q0[4] , Z80|reg_b|q0[4], pc8001, 1
instance = comp, \Z80|reg_b|q1[4] , Z80|reg_b|q1[4], pc8001, 1
instance = comp, \Z80|reg_sph|q[4] , Z80|reg_sph|q[4], pc8001, 1
instance = comp, \Z80|Mux35~1 , Z80|Mux35~1, pc8001, 1
instance = comp, \Z80|Mux35~2 , Z80|Mux35~2, pc8001, 1
instance = comp, \Z80|Mux35~3 , Z80|Mux35~3, pc8001, 1
instance = comp, \Z80|asu|z[12] , Z80|asu|z[12], pc8001, 1
instance = comp, \Z80|reg_pch|d[4]~4 , Z80|reg_pch|d[4]~4, pc8001, 1
instance = comp, \Z80|reg_pch|c[6]~5 , Z80|reg_pch|c[6]~5, pc8001, 1
instance = comp, \Z80|reg_pch|q[4] , Z80|reg_pch|q[4], pc8001, 1
instance = comp, \Z80|reg_pch|c[4]~6 , Z80|reg_pch|c[4]~6, pc8001, 1
instance = comp, \Z80|reg_pch|d[5]~5 , Z80|reg_pch|d[5]~5, pc8001, 1
instance = comp, \Z80|reg_pch|q[5] , Z80|reg_pch|q[5], pc8001, 1
instance = comp, \Z80|sela_tmp~5 , Z80|sela_tmp~5, pc8001, 1
instance = comp, \Z80|sel1[0]~2 , Z80|sel1[0]~2, pc8001, 1
instance = comp, \Z80|sel1l[1]~0 , Z80|sel1l[1]~0, pc8001, 1
instance = comp, \Z80|sel1l[1]~3 , Z80|sel1l[1]~3, pc8001, 1
instance = comp, \Z80|Mux25~1 , Z80|Mux25~1, pc8001, 1
instance = comp, \Z80|reg_i|q[7]~1 , Z80|reg_i|q[7]~1, pc8001, 1
instance = comp, \Z80|reg_i|q[5] , Z80|reg_i|q[5], pc8001, 1
instance = comp, \Z80|Mux25~2 , Z80|Mux25~2, pc8001, 1
instance = comp, \Z80|reg_d|q1[5] , Z80|reg_d|q1[5], pc8001, 1
instance = comp, \Z80|reg_d|q0[5] , Z80|reg_d|q0[5], pc8001, 1
instance = comp, \Z80|reg_h|q1[5] , Z80|reg_h|q1[5], pc8001, 1
instance = comp, \Z80|reg_h|qx~11 , Z80|reg_h|qx~11, pc8001, 1
instance = comp, \Z80|reg_h|qx~12 , Z80|reg_h|qx~12, pc8001, 1
instance = comp, \Z80|reg_h|q0[5] , Z80|reg_h|q0[5], pc8001, 1
instance = comp, \Z80|reg_h|qx[5] , Z80|reg_h|qx[5], pc8001, 1
instance = comp, \Z80|reg_h|qy[5] , Z80|reg_h|qy[5], pc8001, 1
instance = comp, \Z80|Mux25~3 , Z80|Mux25~3, pc8001, 1
instance = comp, \Z80|reg_b|q0[5] , Z80|reg_b|q0[5], pc8001, 1
instance = comp, \Z80|reg_b|q1[5] , Z80|reg_b|q1[5], pc8001, 1
instance = comp, \Z80|reg_sph|q[5] , Z80|reg_sph|q[5], pc8001, 1
instance = comp, \Z80|Mux25~4 , Z80|Mux25~4, pc8001, 1
instance = comp, \Z80|Mux26~5 , Z80|Mux26~5, pc8001, 1
instance = comp, \Z80|Mux26~6 , Z80|Mux26~6, pc8001, 1
instance = comp, \Z80|Mux26~7 , Z80|Mux26~7, pc8001, 1
instance = comp, \Z80|Mux26~8 , Z80|Mux26~8, pc8001, 1
instance = comp, \Z80|reg_e|q1[5] , Z80|reg_e|q1[5], pc8001, 1
instance = comp, \Z80|reg_e|q0[5] , Z80|reg_e|q0[5], pc8001, 1
instance = comp, \Z80|sel1h[1]~0 , Z80|sel1h[1]~0, pc8001, 1
instance = comp, \Z80|reg_c|q0[5] , Z80|reg_c|q0[5], pc8001, 1
instance = comp, \Z80|reg_c|q1[5] , Z80|reg_c|q1[5], pc8001, 1
instance = comp, \Z80|reg_l|q1[5] , Z80|reg_l|q1[5], pc8001, 1
instance = comp, \Z80|reg_l|qx~11 , Z80|reg_l|qx~11, pc8001, 1
instance = comp, \Z80|reg_l|qx~12 , Z80|reg_l|qx~12, pc8001, 1
instance = comp, \Z80|reg_l|q0[5] , Z80|reg_l|q0[5], pc8001, 1
instance = comp, \Z80|reg_l|qx[5] , Z80|reg_l|qx[5], pc8001, 1
instance = comp, \Z80|reg_l|qy[5] , Z80|reg_l|qy[5], pc8001, 1
instance = comp, \Z80|Mux25~0 , Z80|Mux25~0, pc8001, 1
instance = comp, \Z80|Mux26~0 , Z80|Mux26~0, pc8001, 1
instance = comp, \Z80|Mux26~1 , Z80|Mux26~1, pc8001, 1
instance = comp, \Z80|reg_spl|q[5] , Z80|reg_spl|q[5], pc8001, 1
instance = comp, \Z80|sela_hl~0 , Z80|sela_hl~0, pc8001, 1
instance = comp, \Z80|comb~18 , Z80|comb~18, pc8001, 1
instance = comp, \Z80|i_rst , Z80|i_rst, pc8001, 1
instance = comp, \Z80|load_data~0 , Z80|load_data~0, pc8001, 1
instance = comp, \Z80|load_data~1 , Z80|load_data~1, pc8001, 1
instance = comp, \Z80|load_data~2 , Z80|load_data~2, pc8001, 1
instance = comp, \Z80|reg_data|q[5] , Z80|reg_data|q[5], pc8001, 1
instance = comp, \Z80|Mux26~2 , Z80|Mux26~2, pc8001, 1
instance = comp, \Z80|Mux26~3 , Z80|Mux26~3, pc8001, 1
instance = comp, \Z80|Mux26~4 , Z80|Mux26~4, pc8001, 1
instance = comp, \Z80|Mux26~9 , Z80|Mux26~9, pc8001, 1
instance = comp, \Z80|alu|b1[5]~14 , Z80|alu|b1[5]~14, pc8001, 1
instance = comp, \Z80|alu|b1[5]~15 , Z80|alu|b1[5]~15, pc8001, 1
instance = comp, \Z80|alu|z[5]~35 , Z80|alu|z[5]~35, pc8001, 1
instance = comp, \Z80|s_or , Z80|s_or, pc8001, 1
instance = comp, \Z80|alu|z[5]~33 , Z80|alu|z[5]~33, pc8001, 1
instance = comp, \Z80|reg_c|q0[6] , Z80|reg_c|q0[6], pc8001, 1
instance = comp, \Z80|reg_c|q1[6] , Z80|reg_c|q1[6], pc8001, 1
instance = comp, \Z80|Mux25~5 , Z80|Mux25~5, pc8001, 1
instance = comp, \Z80|Mux25~6 , Z80|Mux25~6, pc8001, 1
instance = comp, \Z80|reg_pcl|d[6]~11 , Z80|reg_pcl|d[6]~11, pc8001, 1
instance = comp, \Z80|reg_pcl|co~1 , Z80|reg_pcl|co~1, pc8001, 1
instance = comp, \Z80|reg_pcl|q[6] , Z80|reg_pcl|q[6], pc8001, 1
instance = comp, \Z80|alu|z[6]~41 , Z80|alu|z[6]~41, pc8001, 1
instance = comp, \Z80|alu|tor[5] , Z80|alu|tor[5], pc8001, 1
instance = comp, \Z80|alu|c~10 , Z80|alu|c~10, pc8001, 1
instance = comp, \Z80|alu|a1[3] , Z80|alu|a1[3], pc8001, 1
instance = comp, \Z80|alu|tor[3] , Z80|alu|tor[3], pc8001, 1
instance = comp, \Z80|reg_i|q[1] , Z80|reg_i|q[1], pc8001, 1
instance = comp, \Z80|Mux30~0 , Z80|Mux30~0, pc8001, 1
instance = comp, \Z80|Mux30~1 , Z80|Mux30~1, pc8001, 1
instance = comp, \Z80|Mux30~7 , Z80|Mux30~7, pc8001, 1
instance = comp, \Z80|Mux30~8 , Z80|Mux30~8, pc8001, 1
instance = comp, \Z80|Mux30~4 , Z80|Mux30~4, pc8001, 1
instance = comp, \Z80|Mux30~5 , Z80|Mux30~5, pc8001, 1
instance = comp, \Z80|reg_data|q[1] , Z80|reg_data|q[1], pc8001, 1
instance = comp, \Z80|Mux30~2 , Z80|Mux30~2, pc8001, 1
instance = comp, \Z80|Mux30~3 , Z80|Mux30~3, pc8001, 1
instance = comp, \Z80|Mux30~6 , Z80|Mux30~6, pc8001, 1
instance = comp, \Z80|Mux30~9 , Z80|Mux30~9, pc8001, 1
instance = comp, \Z80|alu|b1~6 , Z80|alu|b1~6, pc8001, 1
instance = comp, \Z80|alu|b1[1]~7 , Z80|alu|b1[1]~7, pc8001, 1
instance = comp, \Z80|alu|c~5 , Z80|alu|c~5, pc8001, 1
instance = comp, \Z80|alu|co[6]~5 , Z80|alu|co[6]~5, pc8001, 1
instance = comp, \Z80|alu|tor[1] , Z80|alu|tor[1], pc8001, 1
instance = comp, \Z80|comb~45 , Z80|comb~45, pc8001, 1
instance = comp, \Z80|ci~0 , Z80|ci~0, pc8001, 1
instance = comp, \Z80|ci , Z80|ci, pc8001, 1
instance = comp, \Z80|alu|tor[0] , Z80|alu|tor[0], pc8001, 1
instance = comp, \Z80|alu|z[2]~15 , Z80|alu|z[2]~15, pc8001, 1
instance = comp, \Z80|alu|z[5]~48 , Z80|alu|z[5]~48, pc8001, 1
instance = comp, \Z80|alu|z[5]~49 , Z80|alu|z[5]~49, pc8001, 1
instance = comp, \Z80|alu|z[6]~42 , Z80|alu|z[6]~42, pc8001, 1
instance = comp, \Z80|alu|z[6]~43 , Z80|alu|z[6]~43, pc8001, 1
instance = comp, \Z80|alu|z[6]~46 , Z80|alu|z[6]~46, pc8001, 1
instance = comp, \Z80|reg_data|q[6] , Z80|reg_data|q[6], pc8001, 1
instance = comp, \Z80|reg_spl|q[6] , Z80|reg_spl|q[6], pc8001, 1
instance = comp, \Z80|Mux25~7 , Z80|Mux25~7, pc8001, 1
instance = comp, \Z80|Mux25~8 , Z80|Mux25~8, pc8001, 1
instance = comp, \Z80|Mux25~9 , Z80|Mux25~9, pc8001, 1
instance = comp, \Z80|reg_i|q[6] , Z80|reg_i|q[6], pc8001, 1
instance = comp, \Z80|reg_adrh|q[6] , Z80|reg_adrh|q[6], pc8001, 1
instance = comp, \Z80|reg_d|q1[6] , Z80|reg_d|q1[6], pc8001, 1
instance = comp, \Z80|reg_d|q0[6] , Z80|reg_d|q0[6], pc8001, 1
instance = comp, \Z80|reg_h|qx~13 , Z80|reg_h|qx~13, pc8001, 1
instance = comp, \Z80|reg_h|qy[6] , Z80|reg_h|qy[6], pc8001, 1
instance = comp, \Z80|reg_h|q1[6] , Z80|reg_h|q1[6], pc8001, 1
instance = comp, \Z80|reg_h|q0[6] , Z80|reg_h|q0[6], pc8001, 1
instance = comp, \Z80|reg_h|Mux1~0 , Z80|reg_h|Mux1~0, pc8001, 1
instance = comp, \Z80|reg_h|qx[6] , Z80|reg_h|qx[6], pc8001, 1
instance = comp, \Z80|Mux33~0 , Z80|Mux33~0, pc8001, 1
instance = comp, \Z80|reg_sph|q[6] , Z80|reg_sph|q[6], pc8001, 1
instance = comp, \Z80|Mux33~1 , Z80|Mux33~1, pc8001, 1
instance = comp, \Z80|reg_b|q0[6] , Z80|reg_b|q0[6], pc8001, 1
instance = comp, \Z80|reg_b|q1[6] , Z80|reg_b|q1[6], pc8001, 1
instance = comp, \Z80|Mux33~2 , Z80|Mux33~2, pc8001, 1
instance = comp, \Z80|Mux33~3 , Z80|Mux33~3, pc8001, 1
instance = comp, \Z80|reg_adrh|q[5] , Z80|reg_adrh|q[5], pc8001, 1
instance = comp, \Z80|Mux34~0 , Z80|Mux34~0, pc8001, 1
instance = comp, \Z80|Mux34~1 , Z80|Mux34~1, pc8001, 1
instance = comp, \Z80|Mux34~2 , Z80|Mux34~2, pc8001, 1
instance = comp, \Z80|Mux34~3 , Z80|Mux34~3, pc8001, 1
instance = comp, \Z80|asu|c[13]~33 , Z80|asu|c[13]~33, pc8001, 1
instance = comp, \Z80|asu|c[13]~34 , Z80|asu|c[13]~34, pc8001, 1
instance = comp, \Z80|asu|c[13]~35 , Z80|asu|c[13]~35, pc8001, 1
instance = comp, \Z80|asu|z[14] , Z80|asu|z[14], pc8001, 1
instance = comp, \Z80|reg_pch|d[6]~6 , Z80|reg_pch|d[6]~6, pc8001, 1
instance = comp, \Z80|reg_pch|c[6]~7 , Z80|reg_pch|c[6]~7, pc8001, 1
instance = comp, \Z80|reg_pch|q[6] , Z80|reg_pch|q[6], pc8001, 1
instance = comp, \Z80|Mux25~10 , Z80|Mux25~10, pc8001, 1
instance = comp, \Z80|Mux25~11 , Z80|Mux25~11, pc8001, 1
instance = comp, \Z80|Mux25~12 , Z80|Mux25~12, pc8001, 1
instance = comp, \Z80|Mux25~13 , Z80|Mux25~13, pc8001, 1
instance = comp, \Z80|Mux25~14 , Z80|Mux25~14, pc8001, 1
instance = comp, \Z80|alu|b1[6]~16 , Z80|alu|b1[6]~16, pc8001, 1
instance = comp, \Z80|alu|b1[6]~17 , Z80|alu|b1[6]~17, pc8001, 1
instance = comp, \Z80|alu|z[5]~34 , Z80|alu|z[5]~34, pc8001, 1
instance = comp, \Z80|alu|z[5]~37 , Z80|alu|z[5]~37, pc8001, 1
instance = comp, \Z80|reg_a|q0[5] , Z80|reg_a|q0[5], pc8001, 1
instance = comp, \Z80|reg_a|q1[5] , Z80|reg_a|q1[5], pc8001, 1
instance = comp, \Z80|reg_r|q[5] , Z80|reg_r|q[5], pc8001, 1
instance = comp, \Z80|Selector2~0 , Z80|Selector2~0, pc8001, 1
instance = comp, \Z80|alu|a1[5]~2 , Z80|alu|a1[5]~2, pc8001, 1
instance = comp, \Z80|alu|z[5]~38 , Z80|alu|z[5]~38, pc8001, 1
instance = comp, \Z80|d_f~10 , Z80|d_f~10, pc8001, 1
instance = comp, \Z80|comb~50 , Z80|comb~50, pc8001, 1
instance = comp, \Z80|reg_pch|c[2]~3 , Z80|reg_pch|c[2]~3, pc8001, 1
instance = comp, \Z80|reg_pch|c[2]~4 , Z80|reg_pch|c[2]~4, pc8001, 1
instance = comp, \Z80|reg_pch|d[3]~3 , Z80|reg_pch|d[3]~3, pc8001, 1
instance = comp, \Z80|reg_pch|q[3] , Z80|reg_pch|q[3], pc8001, 1
instance = comp, \Z80|reg_b|q0[3] , Z80|reg_b|q0[3], pc8001, 1
instance = comp, \Z80|reg_b|q1[3] , Z80|reg_b|q1[3], pc8001, 1
instance = comp, \Z80|reg_sph|q[3] , Z80|reg_sph|q[3], pc8001, 1
instance = comp, \Z80|Mux36~1 , Z80|Mux36~1, pc8001, 1
instance = comp, \Z80|Mux36~2 , Z80|Mux36~2, pc8001, 1
instance = comp, \Z80|reg_adrh|q[3] , Z80|reg_adrh|q[3], pc8001, 1
instance = comp, \Z80|Mux36~0 , Z80|Mux36~0, pc8001, 1
instance = comp, \Z80|Mux36~3 , Z80|Mux36~3, pc8001, 1
instance = comp, \Z80|asu|z[11] , Z80|asu|z[11], pc8001, 1
instance = comp, \Z80|Mux28~0 , Z80|Mux28~0, pc8001, 1
instance = comp, \Z80|Mux28~1 , Z80|Mux28~1, pc8001, 1
instance = comp, \Z80|alu|z[7]~31 , Z80|alu|z[7]~31, pc8001, 1
instance = comp, \Z80|alu|z[7]~29 , Z80|alu|z[7]~29, pc8001, 1
instance = comp, \Z80|alu|z[7]~30 , Z80|alu|z[7]~30, pc8001, 1
instance = comp, \Z80|alu|z[7]~32 , Z80|alu|z[7]~32, pc8001, 1
instance = comp, \Z80|reg_data|q[7] , Z80|reg_data|q[7], pc8001, 1
instance = comp, \Z80|Mux28~7 , Z80|Mux28~7, pc8001, 1
instance = comp, \Z80|Mux28~8 , Z80|Mux28~8, pc8001, 1
instance = comp, \Z80|Mux28~4 , Z80|Mux28~4, pc8001, 1
instance = comp, \Z80|Mux28~5 , Z80|Mux28~5, pc8001, 1
instance = comp, \Z80|reg_i|q[3] , Z80|reg_i|q[3], pc8001, 1
instance = comp, \Z80|Mux28~2 , Z80|Mux28~2, pc8001, 1
instance = comp, \Z80|Mux28~3 , Z80|Mux28~3, pc8001, 1
instance = comp, \Z80|Mux28~6 , Z80|Mux28~6, pc8001, 1
instance = comp, \Z80|Mux28~9 , Z80|Mux28~9, pc8001, 1
instance = comp, \Z80|alu|b1~12 , Z80|alu|b1~12, pc8001, 1
instance = comp, \Z80|alu|b1[3]~13 , Z80|alu|b1[3]~13, pc8001, 1
instance = comp, \Z80|alu|c~9 , Z80|alu|c~9, pc8001, 1
instance = comp, \Z80|alu|z[5]~36 , Z80|alu|z[5]~36, pc8001, 1
instance = comp, \Z80|alu|z[5]~45 , Z80|alu|z[5]~45, pc8001, 1
instance = comp, \Z80|reg_r|d[6]~8 , Z80|reg_r|d[6]~8, pc8001, 1
instance = comp, \Z80|Selector1~0 , Z80|Selector1~0, pc8001, 1
instance = comp, \Z80|alu|a1[6]~3 , Z80|alu|a1[6]~3, pc8001, 1
instance = comp, \Z80|alu|z[6]~40 , Z80|alu|z[6]~40, pc8001, 1
instance = comp, \Z80|d_f~8 , Z80|d_f~8, pc8001, 1
instance = comp, \Z80|dec_pc , Z80|dec_pc, pc8001, 1
instance = comp, \Z80|reg_pcl|co~0 , Z80|reg_pcl|co~0, pc8001, 1
instance = comp, \Z80|reg_e|q1[4] , Z80|reg_e|q1[4], pc8001, 1
instance = comp, \Z80|reg_e|q0[4] , Z80|reg_e|q0[4], pc8001, 1
instance = comp, \Z80|reg_l|qx~9 , Z80|reg_l|qx~9, pc8001, 1
instance = comp, \Z80|reg_l|qy[4] , Z80|reg_l|qy[4], pc8001, 1
instance = comp, \Z80|reg_l|q1[4] , Z80|reg_l|q1[4], pc8001, 1
instance = comp, \Z80|reg_l|q0[4] , Z80|reg_l|q0[4], pc8001, 1
instance = comp, \Z80|reg_l|Mux3~0 , Z80|reg_l|Mux3~0, pc8001, 1
instance = comp, \Z80|reg_l|qx[4] , Z80|reg_l|qx[4], pc8001, 1
instance = comp, \Z80|asu|b1[4]~4 , Z80|asu|b1[4]~4, pc8001, 1
instance = comp, \Z80|asu|b1[4] , Z80|asu|b1[4], pc8001, 1
instance = comp, \Z80|reg_c|q0[4] , Z80|reg_c|q0[4], pc8001, 1
instance = comp, \Z80|reg_c|q1[4] , Z80|reg_c|q1[4], pc8001, 1
instance = comp, \Z80|reg_spl|q[4] , Z80|reg_spl|q[4], pc8001, 1
instance = comp, \Z80|Mux43~0 , Z80|Mux43~0, pc8001, 1
instance = comp, \Z80|Mux43~1 , Z80|Mux43~1, pc8001, 1
instance = comp, \Z80|reg_adrl|q[4] , Z80|reg_adrl|q[4], pc8001, 1
instance = comp, \Z80|Mux43~2 , Z80|Mux43~2, pc8001, 1
instance = comp, \Z80|asu|a1[4] , Z80|asu|a1[4], pc8001, 1
instance = comp, \Z80|asu|tor[3] , Z80|asu|tor[3], pc8001, 1
instance = comp, \Z80|asu|c[4]~5 , Z80|asu|c[4]~5, pc8001, 1
instance = comp, \Z80|asu|c[3]~18 , Z80|asu|c[3]~18, pc8001, 1
instance = comp, \Z80|asu|c~17 , Z80|asu|c~17, pc8001, 1
instance = comp, \Z80|asu|z[4] , Z80|asu|z[4], pc8001, 1
instance = comp, \Z80|alu|z[4]~17 , Z80|alu|z[4]~17, pc8001, 1
instance = comp, \Z80|alu|z[4]~18 , Z80|alu|z[4]~18, pc8001, 1
instance = comp, \Z80|alu|z~14 , Z80|alu|z~14, pc8001, 1
instance = comp, \Z80|alu|c~12 , Z80|alu|c~12, pc8001, 1
instance = comp, \Z80|alu|c~4 , Z80|alu|c~4, pc8001, 1
instance = comp, \Z80|alu|c~6 , Z80|alu|c~6, pc8001, 1
instance = comp, \Z80|alu|co[3]~17 , Z80|alu|co[3]~17, pc8001, 1
instance = comp, \Z80|alu|c~11 , Z80|alu|c~11, pc8001, 1
instance = comp, \Z80|alu|co[3] , Z80|alu|co[3], pc8001, 1
instance = comp, \Z80|alu|z~16 , Z80|alu|z~16, pc8001, 1
instance = comp, \Z80|reg_data|q[4] , Z80|reg_data|q[4], pc8001, 1
instance = comp, \Z80|reg_pcl|d[4]~7 , Z80|reg_pcl|d[4]~7, pc8001, 1
instance = comp, \Z80|reg_pcl|d[4]~8 , Z80|reg_pcl|d[4]~8, pc8001, 1
instance = comp, \Z80|reg_pcl|q[4] , Z80|reg_pcl|q[4], pc8001, 1
instance = comp, \Z80|sela_tmp , Z80|sela_tmp, pc8001, 1
instance = comp, \Z80|sela_de~0 , Z80|sela_de~0, pc8001, 1
instance = comp, \Z80|sela_de~1 , Z80|sela_de~1, pc8001, 1
instance = comp, \Z80|comb~23 , Z80|comb~23, pc8001, 1
instance = comp, \Z80|comb~24 , Z80|comb~24, pc8001, 1
instance = comp, \Z80|comb~25 , Z80|comb~25, pc8001, 1
instance = comp, \Z80|selal[0]~1 , Z80|selal[0]~1, pc8001, 1
instance = comp, \Z80|selal[0]~3 , Z80|selal[0]~3, pc8001, 1
instance = comp, \Z80|Mux19~2 , Z80|Mux19~2, pc8001, 1
instance = comp, \Z80|Mux19~3 , Z80|Mux19~3, pc8001, 1
instance = comp, \Z80|reg_adrl|q[5] , Z80|reg_adrl|q[5], pc8001, 1
instance = comp, \Z80|Mux18~2 , Z80|Mux18~2, pc8001, 1
instance = comp, \Z80|Mux18~0 , Z80|Mux18~0, pc8001, 1
instance = comp, \Z80|Mux18~1 , Z80|Mux18~1, pc8001, 1
instance = comp, \Z80|Mux18~3 , Z80|Mux18~3, pc8001, 1
instance = comp, \input_data[1] , input_data[1], pc8001, 1
instance = comp, \Z80|reg_adrl|q[1] , Z80|reg_adrl|q[1], pc8001, 1
instance = comp, \Z80|Mux46~2 , Z80|Mux46~2, pc8001, 1
instance = comp, \Z80|asu|a1[1] , Z80|asu|a1[1], pc8001, 1
instance = comp, \Z80|asu|c~2 , Z80|asu|c~2, pc8001, 1
instance = comp, \Z80|asu|c[4]~4 , Z80|asu|c[4]~4, pc8001, 1
instance = comp, \Z80|asu|c[6]~6 , Z80|asu|c[6]~6, pc8001, 1
instance = comp, \Z80|asu|b1[5]~2 , Z80|asu|b1[5]~2, pc8001, 1
instance = comp, \Z80|asu|b1[5] , Z80|asu|b1[5], pc8001, 1
instance = comp, \Z80|asu|c[7]~13 , Z80|asu|c[7]~13, pc8001, 1
instance = comp, \Z80|asu|c[5]~14 , Z80|asu|c[5]~14, pc8001, 1
instance = comp, \Z80|Mux41~0 , Z80|Mux41~0, pc8001, 1
instance = comp, \Z80|Mux41~1 , Z80|Mux41~1, pc8001, 1
instance = comp, \Z80|reg_adrl|q[6] , Z80|reg_adrl|q[6], pc8001, 1
instance = comp, \Z80|Mux41~2 , Z80|Mux41~2, pc8001, 1
instance = comp, \Z80|asu|a1[6] , Z80|asu|a1[6], pc8001, 1
instance = comp, \Z80|asu|c~12 , Z80|asu|c~12, pc8001, 1
instance = comp, \Z80|asu|z[6] , Z80|asu|z[6], pc8001, 1
instance = comp, \Z80|reg_e|q1[6] , Z80|reg_e|q1[6], pc8001, 1
instance = comp, \Z80|reg_e|q0[6] , Z80|reg_e|q0[6], pc8001, 1
instance = comp, \Z80|reg_l|qx~13 , Z80|reg_l|qx~13, pc8001, 1
instance = comp, \Z80|reg_l|qy[6] , Z80|reg_l|qy[6], pc8001, 1
instance = comp, \Z80|reg_l|q0[6] , Z80|reg_l|q0[6], pc8001, 1
instance = comp, \Z80|reg_l|q1[6] , Z80|reg_l|q1[6], pc8001, 1
instance = comp, \Z80|reg_l|Mux1~0 , Z80|reg_l|Mux1~0, pc8001, 1
instance = comp, \Z80|reg_l|qx[6] , Z80|reg_l|qx[6], pc8001, 1
instance = comp, \Z80|asu|b1[6]~7 , Z80|asu|b1[6]~7, pc8001, 1
instance = comp, \Z80|asu|b1[6] , Z80|asu|b1[6], pc8001, 1
instance = comp, \Z80|asu|tor[5] , Z80|asu|tor[5], pc8001, 1
instance = comp, \Z80|asu|c[7]~9 , Z80|asu|c[7]~9, pc8001, 1
instance = comp, \Z80|asu|c[7]~23 , Z80|asu|c[7]~23, pc8001, 1
instance = comp, \Z80|asu|c[7]~24 , Z80|asu|c[7]~24, pc8001, 1
instance = comp, \Z80|asu|c[7]~21 , Z80|asu|c[7]~21, pc8001, 1
instance = comp, \Z80|asu|c[7]~20 , Z80|asu|c[7]~20, pc8001, 1
instance = comp, \Z80|asu|c[7]~22 , Z80|asu|c[7]~22, pc8001, 1
instance = comp, \Z80|asu|c[7]~25 , Z80|asu|c[7]~25, pc8001, 1
instance = comp, \Z80|asu|c[7]~26 , Z80|asu|c[7]~26, pc8001, 1
instance = comp, \Z80|asu|z[8] , Z80|asu|z[8], pc8001, 1
instance = comp, \Z80|reg_h|qx~0 , Z80|reg_h|qx~0, pc8001, 1
instance = comp, \Z80|reg_h|qy[0] , Z80|reg_h|qy[0], pc8001, 1
instance = comp, \Z80|reg_h|q0[0] , Z80|reg_h|q0[0], pc8001, 1
instance = comp, \Z80|reg_h|q1[0] , Z80|reg_h|q1[0], pc8001, 1
instance = comp, \Z80|reg_h|Mux7~0 , Z80|reg_h|Mux7~0, pc8001, 1
instance = comp, \Z80|reg_h|qx[0] , Z80|reg_h|qx[0], pc8001, 1
instance = comp, \Z80|Selector7~0 , Z80|Selector7~0, pc8001, 1
instance = comp, \Z80|alu|a1[0] , Z80|alu|a1[0], pc8001, 1
instance = comp, \Z80|alu|co[0]~4 , Z80|alu|co[0]~4, pc8001, 1
instance = comp, \Z80|alu|z[1]~11 , Z80|alu|z[1]~11, pc8001, 1
instance = comp, \Z80|alu|z[1]~12 , Z80|alu|z[1]~12, pc8001, 1
instance = comp, \Z80|reg_pcl|d~2 , Z80|reg_pcl|d~2, pc8001, 1
instance = comp, \Z80|reg_pcl|d[1]~3 , Z80|reg_pcl|d[1]~3, pc8001, 1
instance = comp, \Z80|reg_pcl|q[1] , Z80|reg_pcl|q[1], pc8001, 1
instance = comp, \Z80|reg_pcl|c[1]~0 , Z80|reg_pcl|c[1]~0, pc8001, 1
instance = comp, \Z80|reg_pcl|d[2]~4 , Z80|reg_pcl|d[2]~4, pc8001, 1
instance = comp, \Z80|reg_pcl|q[2] , Z80|reg_pcl|q[2], pc8001, 1
instance = comp, \Z80|reg_pcl|c[2]~1 , Z80|reg_pcl|c[2]~1, pc8001, 1
instance = comp, \Z80|reg_pcl|d[3]~5 , Z80|reg_pcl|d[3]~5, pc8001, 1
instance = comp, \Z80|reg_pcl|d[3]~6 , Z80|reg_pcl|d[3]~6, pc8001, 1
instance = comp, \Z80|reg_pcl|q[3] , Z80|reg_pcl|q[3], pc8001, 1
instance = comp, \Z80|reg_pcl|c[4]~2 , Z80|reg_pcl|c[4]~2, pc8001, 1
instance = comp, \Z80|reg_pcl|c[4]~3 , Z80|reg_pcl|c[4]~3, pc8001, 1
instance = comp, \Z80|reg_pcl|d[5]~9 , Z80|reg_pcl|d[5]~9, pc8001, 1
instance = comp, \Z80|reg_pcl|d[5]~10 , Z80|reg_pcl|d[5]~10, pc8001, 1
instance = comp, \Z80|reg_pcl|q[5] , Z80|reg_pcl|q[5], pc8001, 1
instance = comp, \Z80|Mux42~0 , Z80|Mux42~0, pc8001, 1
instance = comp, \Z80|Mux42~1 , Z80|Mux42~1, pc8001, 1
instance = comp, \Z80|Mux42~2 , Z80|Mux42~2, pc8001, 1
instance = comp, \Z80|asu|a1[5] , Z80|asu|a1[5], pc8001, 1
instance = comp, \Z80|asu|c[6]~7 , Z80|asu|c[6]~7, pc8001, 1
instance = comp, \Z80|asu|c~1 , Z80|asu|c~1, pc8001, 1
instance = comp, \Z80|asu|z[5] , Z80|asu|z[5], pc8001, 1
instance = comp, \Z80|WideNor3~1 , Z80|WideNor3~1, pc8001, 1
instance = comp, \Z80|WideNor3~0 , Z80|WideNor3~0, pc8001, 1
instance = comp, \Z80|WideNor3~2 , Z80|WideNor3~2, pc8001, 1
instance = comp, \Z80|zs0 , Z80|zs0, pc8001, 1
instance = comp, \Z80|d_f~20 , Z80|d_f~20, pc8001, 1
instance = comp, \Z80|d_f~21 , Z80|d_f~21, pc8001, 1
instance = comp, \Z80|Mux48~2 , Z80|Mux48~2, pc8001, 1
instance = comp, \Z80|Mux48~3 , Z80|Mux48~3, pc8001, 1
instance = comp, \Z80|Mux48~0 , Z80|Mux48~0, pc8001, 1
instance = comp, \Z80|Mux48~1 , Z80|Mux48~1, pc8001, 1
instance = comp, \Z80|Mux48~4 , Z80|Mux48~4, pc8001, 1
instance = comp, \Z80|reg_f|q0~25 , Z80|reg_f|q0~25, pc8001, 1
instance = comp, \Z80|reg_f|q0~14 , Z80|reg_f|q0~14, pc8001, 1
instance = comp, \Z80|reg_f|q0~15 , Z80|reg_f|q0~15, pc8001, 1
instance = comp, \Z80|comb~42 , Z80|comb~42, pc8001, 1
instance = comp, \Z80|asu_i[1]~10 , Z80|asu_i[1]~10, pc8001, 1
instance = comp, \Z80|comb~55 , Z80|comb~55, pc8001, 1
instance = comp, \Z80|reg_f|q1[7]~0 , Z80|reg_f|q1[7]~0, pc8001, 1
instance = comp, \Z80|reg_f|q1[6] , Z80|reg_f|q1[6], pc8001, 1
instance = comp, \Z80|reg_f|q0[4]~6 , Z80|reg_f|q0[4]~6, pc8001, 1
instance = comp, \Z80|reg_f|q0[6] , Z80|reg_f|q0[6], pc8001, 1
instance = comp, \Z80|Mux49~1 , Z80|Mux49~1, pc8001, 1
instance = comp, \Z80|loada_pc~0 , Z80|loada_pc~0, pc8001, 1
instance = comp, \Z80|loada_pc~1 , Z80|loada_pc~1, pc8001, 1
instance = comp, \Z80|loada_pc~3 , Z80|loada_pc~3, pc8001, 1
instance = comp, \Z80|reg_pcl|notload , Z80|reg_pcl|notload, pc8001, 1
instance = comp, \Z80|reg_pcl|d[7]~12 , Z80|reg_pcl|d[7]~12, pc8001, 1
instance = comp, \Z80|reg_pcl|co~2 , Z80|reg_pcl|co~2, pc8001, 1
instance = comp, \Z80|reg_pcl|q[7] , Z80|reg_pcl|q[7], pc8001, 1
instance = comp, \Z80|reg_spl|q[7] , Z80|reg_spl|q[7], pc8001, 1
instance = comp, \Z80|Mux40~0 , Z80|Mux40~0, pc8001, 1
instance = comp, \Z80|Mux40~1 , Z80|Mux40~1, pc8001, 1
instance = comp, \Z80|reg_adrl|q[7] , Z80|reg_adrl|q[7], pc8001, 1
instance = comp, \Z80|reg_l|q1[7] , Z80|reg_l|q1[7], pc8001, 1
instance = comp, \Z80|reg_l|qx~15 , Z80|reg_l|qx~15, pc8001, 1
instance = comp, \Z80|reg_l|qx~16 , Z80|reg_l|qx~16, pc8001, 1
instance = comp, \Z80|reg_l|q0[7] , Z80|reg_l|q0[7], pc8001, 1
instance = comp, \Z80|reg_l|qx[7] , Z80|reg_l|qx[7], pc8001, 1
instance = comp, \Z80|reg_l|qy[7] , Z80|reg_l|qy[7], pc8001, 1
instance = comp, \Z80|Mux40~2 , Z80|Mux40~2, pc8001, 1
instance = comp, \Z80|asu|a1[7] , Z80|asu|a1[7], pc8001, 1
instance = comp, \Z80|asu|co , Z80|asu|co, pc8001, 1
instance = comp, \Z80|asu|z[13]~1 , Z80|asu|z[13]~1, pc8001, 1
instance = comp, \Z80|asu|z[13]~2 , Z80|asu|z[13]~2, pc8001, 1
instance = comp, \Z80|asu|z[13]~3 , Z80|asu|z[13]~3, pc8001, 1
instance = comp, \Z80|asu_zero~0 , Z80|asu_zero~0, pc8001, 1
instance = comp, \Z80|asu_zero~1 , Z80|asu_zero~1, pc8001, 1
instance = comp, \Z80|asu_zero~2 , Z80|asu_zero~2, pc8001, 1
instance = comp, \Z80|comb~49 , Z80|comb~49, pc8001, 1
instance = comp, \Z80|dec_pc~0 , Z80|dec_pc~0, pc8001, 1
instance = comp, \Z80|reg_pcl|co~4 , Z80|reg_pcl|co~4, pc8001, 1
instance = comp, \Z80|reg_pcl|co~3 , Z80|reg_pcl|co~3, pc8001, 1
instance = comp, \Z80|reg_pcl|co~5 , Z80|reg_pcl|co~5, pc8001, 1
instance = comp, \Z80|reg_pch|d[0]~0 , Z80|reg_pch|d[0]~0, pc8001, 1
instance = comp, \Z80|reg_pch|q[0] , Z80|reg_pch|q[0], pc8001, 1
instance = comp, \Z80|Mux31~0 , Z80|Mux31~0, pc8001, 1
instance = comp, \Z80|Mux31~1 , Z80|Mux31~1, pc8001, 1
instance = comp, \Z80|Mux31~7 , Z80|Mux31~7, pc8001, 1
instance = comp, \Z80|Mux31~8 , Z80|Mux31~8, pc8001, 1
instance = comp, \Z80|Mux31~2 , Z80|Mux31~2, pc8001, 1
instance = comp, \Z80|Mux31~3 , Z80|Mux31~3, pc8001, 1
instance = comp, \Z80|reg_i|q[0] , Z80|reg_i|q[0], pc8001, 1
instance = comp, \Z80|alu|ci , Z80|alu|ci, pc8001, 1
instance = comp, \Z80|alu|z~9 , Z80|alu|z~9, pc8001, 1
instance = comp, \Z80|alu|z~5 , Z80|alu|z~5, pc8001, 1
instance = comp, \Z80|alu|z~6 , Z80|alu|z~6, pc8001, 1
instance = comp, \Z80|alu|z[0]~7 , Z80|alu|z[0]~7, pc8001, 1
instance = comp, \Z80|alu|z[0]~8 , Z80|alu|z[0]~8, pc8001, 1
instance = comp, \Z80|reg_data|q[0] , Z80|reg_data|q[0], pc8001, 1
instance = comp, \Z80|Mux31~4 , Z80|Mux31~4, pc8001, 1
instance = comp, \Z80|Mux31~5 , Z80|Mux31~5, pc8001, 1
instance = comp, \Z80|Mux31~6 , Z80|Mux31~6, pc8001, 1
instance = comp, \Z80|Mux31~9 , Z80|Mux31~9, pc8001, 1
instance = comp, \Z80|reg_f|q0~3 , Z80|reg_f|q0~3, pc8001, 1
instance = comp, \Z80|reg_f|q0~4 , Z80|reg_f|q0~4, pc8001, 1
instance = comp, \Z80|alu|co[7]~10 , Z80|alu|co[7]~10, pc8001, 1
instance = comp, \Z80|alu|co[7]~11 , Z80|alu|co[7]~11, pc8001, 1
instance = comp, \Z80|alu|co[7]~12 , Z80|alu|co[7]~12, pc8001, 1
instance = comp, \Z80|alu|co[7]~13 , Z80|alu|co[7]~13, pc8001, 1
instance = comp, \Z80|alu|co[7]~14 , Z80|alu|co[7]~14, pc8001, 1
instance = comp, \Z80|alu|co[7]~15 , Z80|alu|co[7]~15, pc8001, 1
instance = comp, \Z80|alu|co[7]~16 , Z80|alu|co[7]~16, pc8001, 1
instance = comp, \Z80|reg_f|q0[0] , Z80|reg_f|q0[0], pc8001, 1
instance = comp, \Z80|reg_f|q1[0] , Z80|reg_f|q1[0], pc8001, 1
instance = comp, \Z80|reg_f|q0~22 , Z80|reg_f|q0~22, pc8001, 1
instance = comp, \Z80|reg_c|q0[2] , Z80|reg_c|q0[2], pc8001, 1
instance = comp, \Z80|reg_c|q1[2] , Z80|reg_c|q1[2], pc8001, 1
instance = comp, \Z80|Mux29~0 , Z80|Mux29~0, pc8001, 1
instance = comp, \Z80|Mux29~1 , Z80|Mux29~1, pc8001, 1
instance = comp, \Z80|Mux29~7 , Z80|Mux29~7, pc8001, 1
instance = comp, \Z80|Mux29~8 , Z80|Mux29~8, pc8001, 1
instance = comp, \Z80|reg_i|q[2] , Z80|reg_i|q[2], pc8001, 1
instance = comp, \Z80|alu|z[2]~23 , Z80|alu|z[2]~23, pc8001, 1
instance = comp, \Z80|alu|z[2]~26 , Z80|alu|z[2]~26, pc8001, 1
instance = comp, \Z80|alu|c~8 , Z80|alu|c~8, pc8001, 1
instance = comp, \Z80|alu|z[2]~25 , Z80|alu|z[2]~25, pc8001, 1
instance = comp, \Z80|alu|z[2]~27 , Z80|alu|z[2]~27, pc8001, 1
instance = comp, \Z80|reg_data|q[2] , Z80|reg_data|q[2], pc8001, 1
instance = comp, \Z80|Mux29~4 , Z80|Mux29~4, pc8001, 1
instance = comp, \Z80|Mux29~5 , Z80|Mux29~5, pc8001, 1
instance = comp, \Z80|reg_spl|q[2] , Z80|reg_spl|q[2], pc8001, 1
instance = comp, \Z80|Mux29~2 , Z80|Mux29~2, pc8001, 1
instance = comp, \Z80|Mux29~3 , Z80|Mux29~3, pc8001, 1
instance = comp, \Z80|Mux29~6 , Z80|Mux29~6, pc8001, 1
instance = comp, \Z80|Mux29~9 , Z80|Mux29~9, pc8001, 1
instance = comp, \Z80|reg_f|q0~20 , Z80|reg_f|q0~20, pc8001, 1
instance = comp, \Z80|reg_f|q0~21 , Z80|reg_f|q0~21, pc8001, 1
instance = comp, \Z80|reg_f|q0~23 , Z80|reg_f|q0~23, pc8001, 1
instance = comp, \Z80|d_f~25 , Z80|d_f~25, pc8001, 1
instance = comp, \Z80|reg_f|q1[4] , Z80|reg_f|q1[4], pc8001, 1
instance = comp, \Z80|reg_f|q0[4] , Z80|reg_f|q0[4], pc8001, 1
instance = comp, \Z80|reg_f|q[4]~5 , Z80|reg_f|q[4]~5, pc8001, 1
instance = comp, \Z80|d_f~26 , Z80|d_f~26, pc8001, 1
instance = comp, \Z80|d_f~27 , Z80|d_f~27, pc8001, 1
instance = comp, \Z80|alu|b1~8 , Z80|alu|b1~8, pc8001, 1
instance = comp, \Z80|alu|b1[2]~9 , Z80|alu|b1[2]~9, pc8001, 1
instance = comp, \Z80|alu|z[3]~21 , Z80|alu|z[3]~21, pc8001, 1
instance = comp, \Z80|alu|z[3]~22 , Z80|alu|z[3]~22, pc8001, 1
instance = comp, \Z80|alu|c~7 , Z80|alu|c~7, pc8001, 1
instance = comp, \Z80|alu|z~19 , Z80|alu|z~19, pc8001, 1
instance = comp, \Z80|alu|z~20 , Z80|alu|z~20, pc8001, 1
instance = comp, \Z80|reg_data|q[3] , Z80|reg_data|q[3], pc8001, 1
instance = comp, \Z80|reg_r|d[4]~7 , Z80|reg_r|d[4]~7, pc8001, 1
instance = comp, \Z80|Selector3~0 , Z80|Selector3~0, pc8001, 1
instance = comp, \Z80|alu|a1[4] , Z80|alu|a1[4], pc8001, 1
instance = comp, \Z80|alu|tor[4] , Z80|alu|tor[4], pc8001, 1
instance = comp, \Z80|WideXnor0~0 , Z80|WideXnor0~0, pc8001, 1
instance = comp, \Z80|WideXnor0~1 , Z80|WideXnor0~1, pc8001, 1
instance = comp, \Z80|WideXnor0 , Z80|WideXnor0, pc8001, 1
instance = comp, \Z80|alu|co[6]~7 , Z80|alu|co[6]~7, pc8001, 1
instance = comp, \Z80|alu|co[6]~6 , Z80|alu|co[6]~6, pc8001, 1
instance = comp, \Z80|alu|co[6]~8 , Z80|alu|co[6]~8, pc8001, 1
instance = comp, \Z80|alu|co[6]~18 , Z80|alu|co[6]~18, pc8001, 1
instance = comp, \Z80|alu|co[6]~9 , Z80|alu|co[6]~9, pc8001, 1
instance = comp, \Z80|reg_f|q0~10 , Z80|reg_f|q0~10, pc8001, 1
instance = comp, \Z80|d_f~18 , Z80|d_f~18, pc8001, 1
instance = comp, \Z80|zs0~1 , Z80|zs0~1, pc8001, 1
instance = comp, \Z80|d_f~19 , Z80|d_f~19, pc8001, 1
instance = comp, \Z80|seq|iff2~1 , Z80|seq|iff2~1, pc8001, 1
instance = comp, \Z80|seq|iff2 , Z80|seq|iff2, pc8001, 1
instance = comp, \Z80|reg_f|q0~11 , Z80|reg_f|q0~11, pc8001, 1
instance = comp, \Z80|reg_f|q0~12 , Z80|reg_f|q0~12, pc8001, 1
instance = comp, \Z80|reg_f|q1[2] , Z80|reg_f|q1[2], pc8001, 1
instance = comp, \Z80|reg_f|q0[2] , Z80|reg_f|q0[2], pc8001, 1
instance = comp, \Z80|d_f~17 , Z80|d_f~17, pc8001, 1
instance = comp, \Z80|reg_b|q0[7] , Z80|reg_b|q0[7], pc8001, 1
instance = comp, \Z80|reg_b|q1[7] , Z80|reg_b|q1[7], pc8001, 1
instance = comp, \Z80|d_f~28 , Z80|d_f~28, pc8001, 1
instance = comp, \Z80|reg_f|q0~7 , Z80|reg_f|q0~7, pc8001, 1
instance = comp, \Z80|reg_f|q0~8 , Z80|reg_f|q0~8, pc8001, 1
instance = comp, \Z80|reg_f|q1[7] , Z80|reg_f|q1[7], pc8001, 1
instance = comp, \Z80|reg_f|q0[7] , Z80|reg_f|q0[7], pc8001, 1
instance = comp, \Z80|Mux49~0 , Z80|Mux49~0, pc8001, 1
instance = comp, \Z80|Mux49~2 , Z80|Mux49~2, pc8001, 1
instance = comp, \Z80|tmp2~0 , Z80|tmp2~0, pc8001, 1
instance = comp, \Z80|tmp2~1 , Z80|tmp2~1, pc8001, 1
instance = comp, \Z80|load_pch~0 , Z80|load_pch~0, pc8001, 1
instance = comp, \Z80|reg_pch|notload , Z80|reg_pch|notload, pc8001, 1
instance = comp, \Z80|reg_pch|d[7]~7 , Z80|reg_pch|d[7]~7, pc8001, 1
instance = comp, \Z80|reg_pch|c[6] , Z80|reg_pch|c[6], pc8001, 1
instance = comp, \Z80|reg_pch|q[7] , Z80|reg_pch|q[7], pc8001, 1
instance = comp, \Z80|reg_sph|q[7] , Z80|reg_sph|q[7], pc8001, 1
instance = comp, \Z80|Mux32~1 , Z80|Mux32~1, pc8001, 1
instance = comp, \Z80|reg_d|q1[7] , Z80|reg_d|q1[7], pc8001, 1
instance = comp, \Z80|reg_d|q0[7] , Z80|reg_d|q0[7], pc8001, 1
instance = comp, \Z80|Mux32~2 , Z80|Mux32~2, pc8001, 1
instance = comp, \Z80|reg_adrh|q[7] , Z80|reg_adrh|q[7], pc8001, 1
instance = comp, \Z80|Mux32~0 , Z80|Mux32~0, pc8001, 1
instance = comp, \Z80|Mux32~3 , Z80|Mux32~3, pc8001, 1
instance = comp, \Z80|asu|c[14]~36 , Z80|asu|c[14]~36, pc8001, 1
instance = comp, \Z80|asu|z[15] , Z80|asu|z[15], pc8001, 1
instance = comp, \Z80|reg_h|q1[7] , Z80|reg_h|q1[7], pc8001, 1
instance = comp, \Z80|reg_h|qx~15 , Z80|reg_h|qx~15, pc8001, 1
instance = comp, \Z80|reg_h|qx~16 , Z80|reg_h|qx~16, pc8001, 1
instance = comp, \Z80|reg_h|q0[7] , Z80|reg_h|q0[7], pc8001, 1
instance = comp, \Z80|reg_h|qx[7] , Z80|reg_h|qx[7], pc8001, 1
instance = comp, \Z80|reg_h|qy[7] , Z80|reg_h|qy[7], pc8001, 1
instance = comp, \Z80|Selector0~0 , Z80|Selector0~0, pc8001, 1
instance = comp, \Z80|alu|a1[7] , Z80|alu|a1[7], pc8001, 1
instance = comp, \Z80|alu|z[7]~50 , Z80|alu|z[7]~50, pc8001, 1
instance = comp, \Z80|reg_a|q1[7] , Z80|reg_a|q1[7], pc8001, 1
instance = comp, \Z80|Mux24~2 , Z80|Mux24~2, pc8001, 1
instance = comp, \Z80|Mux24~3 , Z80|Mux24~3, pc8001, 1
instance = comp, \Z80|Mux24~0 , Z80|Mux24~0, pc8001, 1
instance = comp, \Z80|Mux24~1 , Z80|Mux24~1, pc8001, 1
instance = comp, \Z80|Mux24~4 , Z80|Mux24~4, pc8001, 1
instance = comp, \Z80|reg_i|q[7] , Z80|reg_i|q[7], pc8001, 1
instance = comp, \Z80|Mux24~5 , Z80|Mux24~5, pc8001, 1
instance = comp, \Z80|Mux24~6 , Z80|Mux24~6, pc8001, 1
instance = comp, \Z80|Mux24~7 , Z80|Mux24~7, pc8001, 1
instance = comp, \Z80|Mux24~8 , Z80|Mux24~8, pc8001, 1
instance = comp, \Z80|Mux24~9 , Z80|Mux24~9, pc8001, 1
instance = comp, \Z80|reg_f|q0[1] , Z80|reg_f|q0[1], pc8001, 1
instance = comp, \Z80|reg_f|q1[1] , Z80|reg_f|q1[1], pc8001, 1
instance = comp, \Z80|sub~0 , Z80|sub~0, pc8001, 1
instance = comp, \Z80|sub , Z80|sub, pc8001, 1
instance = comp, \Z80|alu|b1~1 , Z80|alu|b1~1, pc8001, 1
instance = comp, \Z80|alu|b1[7]~2 , Z80|alu|b1[7]~2, pc8001, 1
instance = comp, \Z80|alu|z~4 , Z80|alu|z~4, pc8001, 1
instance = comp, \Z80|reg_r|d[1]~5 , Z80|reg_r|d[1]~5, pc8001, 1
instance = comp, \Z80|reg_a|q0[1] , Z80|reg_a|q0[1], pc8001, 1
instance = comp, \Z80|reg_r|q[1] , Z80|reg_r|q[1], pc8001, 1
instance = comp, \Z80|Selector6~0 , Z80|Selector6~0, pc8001, 1
instance = comp, \Z80|alu|a1[1]~0 , Z80|alu|a1[1]~0, pc8001, 1
instance = comp, \Z80|alu|z[1]~10 , Z80|alu|z[1]~10, pc8001, 1
instance = comp, \Z80|reg_a|q1[1] , Z80|reg_a|q1[1], pc8001, 1
instance = comp, \Z80|reg_r|c[0]~0 , Z80|reg_r|c[0]~0, pc8001, 1
instance = comp, \Z80|reg_r|d[2]~6 , Z80|reg_r|d[2]~6, pc8001, 1
instance = comp, \Z80|Selector5~0 , Z80|Selector5~0, pc8001, 1
instance = comp, \Z80|alu|a1[2]~1 , Z80|alu|a1[2]~1, pc8001, 1
instance = comp, \Z80|alu|z[2]~24 , Z80|alu|z[2]~24, pc8001, 1
instance = comp, \Z80|Mux45~0 , Z80|Mux45~0, pc8001, 1
instance = comp, \Z80|Mux45~1 , Z80|Mux45~1, pc8001, 1
instance = comp, \Z80|reg_adrl|q[2] , Z80|reg_adrl|q[2], pc8001, 1
instance = comp, \Z80|Mux45~2 , Z80|Mux45~2, pc8001, 1
instance = comp, \Z80|asu|a1[2] , Z80|asu|a1[2], pc8001, 1
instance = comp, \Z80|asu|c~16 , Z80|asu|c~16, pc8001, 1
instance = comp, \Z80|asu|c~15 , Z80|asu|c~15, pc8001, 1
instance = comp, \Z80|asu|z[2] , Z80|asu|z[2], pc8001, 1
instance = comp, \Z80|xy3~2 , Z80|xy3~2, pc8001, 1
instance = comp, \Z80|loada_hl~0 , Z80|loada_hl~0, pc8001, 1
instance = comp, \Z80|asu_i[1]~6 , Z80|asu_i[1]~6, pc8001, 1
instance = comp, \Z80|asu_i[1]~7 , Z80|asu_i[1]~7, pc8001, 1
instance = comp, \Z80|asu|b1[1]~1 , Z80|asu|b1[1]~1, pc8001, 1
instance = comp, \Z80|asu|b1[1] , Z80|asu|b1[1], pc8001, 1
instance = comp, \Z80|asu|c[0]~0 , Z80|asu|c[0]~0, pc8001, 1
instance = comp, \Z80|asu|z[1] , Z80|asu|z[1], pc8001, 1
instance = comp, \Z80|seq|inst_reg[1] , Z80|seq|inst_reg[1], pc8001, 1
instance = comp, \Z80|xy3 , Z80|xy3, pc8001, 1
instance = comp, \Z80|comb~32 , Z80|comb~32, pc8001, 1
instance = comp, \Z80|asu_i[1]~4 , Z80|asu_i[1]~4, pc8001, 1
instance = comp, \Z80|asu_i[1]~5 , Z80|asu_i[1]~5, pc8001, 1
instance = comp, \Z80|asu|b1[7]~6 , Z80|asu|b1[7]~6, pc8001, 1
instance = comp, \Z80|asu|b1[7] , Z80|asu|b1[7], pc8001, 1
instance = comp, \Z80|asu|c~8 , Z80|asu|c~8, pc8001, 1
instance = comp, \Z80|asu|c[6]~10 , Z80|asu|c[6]~10, pc8001, 1
instance = comp, \Z80|asu|c[6]~11 , Z80|asu|c[6]~11, pc8001, 1
instance = comp, \Z80|asu|z[7] , Z80|asu|z[7], pc8001, 1
instance = comp, \Z80|comb~22 , Z80|comb~22, pc8001, 1
instance = comp, \Z80|always1~2 , Z80|always1~2, pc8001, 1
instance = comp, \Z80|sel_exx , Z80|sel_exx, pc8001, 1
instance = comp, \Z80|reg_c|q0[3] , Z80|reg_c|q0[3], pc8001, 1
instance = comp, \Z80|reg_c|q1[3] , Z80|reg_c|q1[3], pc8001, 1
instance = comp, \Z80|Mux20~0 , Z80|Mux20~0, pc8001, 1
instance = comp, \Z80|Mux20~1 , Z80|Mux20~1, pc8001, 1
instance = comp, \Z80|Mux20~2 , Z80|Mux20~2, pc8001, 1
instance = comp, \Z80|Mux20~3 , Z80|Mux20~3, pc8001, 1
instance = comp, \kbd_adr[3] , kbd_adr[3], pc8001, 1
instance = comp, \input_data[6] , input_data[6], pc8001, 1
instance = comp, \Z80|seq|Equal14~0 , Z80|seq|Equal14~0, pc8001, 1
instance = comp, \Z80|seq|Equal13~0 , Z80|seq|Equal13~0, pc8001, 1
instance = comp, \Z80|seq|Equal13~1 , Z80|seq|Equal13~1, pc8001, 1
instance = comp, \Z80|seq|ied~0 , Z80|seq|ied~0, pc8001, 1
instance = comp, \Z80|seq|icb , Z80|seq|icb, pc8001, 1
instance = comp, \Z80|tmp0~0 , Z80|tmp0~0, pc8001, 1
instance = comp, \Z80|tmp0~1 , Z80|tmp0~1, pc8001, 1
instance = comp, \Z80|load_c~0 , Z80|load_c~0, pc8001, 1
instance = comp, \Z80|load_c~1 , Z80|load_c~1, pc8001, 1
instance = comp, \Z80|reg_c|q0[7] , Z80|reg_c|q0[7], pc8001, 1
instance = comp, \Z80|reg_c|q1[7] , Z80|reg_c|q1[7], pc8001, 1
instance = comp, \Z80|Mux16~0 , Z80|Mux16~0, pc8001, 1
instance = comp, \Z80|Mux16~1 , Z80|Mux16~1, pc8001, 1
instance = comp, \Z80|Mux16~2 , Z80|Mux16~2, pc8001, 1
instance = comp, \Z80|Mux16~3 , Z80|Mux16~3, pc8001, 1
instance = comp, \Z80|Mux21~2 , Z80|Mux21~2, pc8001, 1
instance = comp, \Z80|Mux21~0 , Z80|Mux21~0, pc8001, 1
instance = comp, \Z80|Mux21~1 , Z80|Mux21~1, pc8001, 1
instance = comp, \Z80|Mux21~3 , Z80|Mux21~3, pc8001, 1
instance = comp, \kbd_adr[2] , kbd_adr[2], pc8001, 1
instance = comp, \vrtc[0] , vrtc[0], pc8001, 1
instance = comp, \vrtc[1] , vrtc[1], pc8001, 1
instance = comp, \vrtc[2] , vrtc[2], pc8001, 1
instance = comp, \vrtc[3] , vrtc[3], pc8001, 1
instance = comp, \vrtc[4] , vrtc[4], pc8001, 1
instance = comp, \vrtc[5] , vrtc[5], pc8001, 1
instance = comp, \Mux2~0 , Mux2~0, pc8001, 1
instance = comp, \input_data[5] , input_data[5], pc8001, 1
instance = comp, \Z80|seq|Equal15~0 , Z80|seq|Equal15~0, pc8001, 1
instance = comp, \Z80|seq|ied , Z80|seq|ied, pc8001, 1
instance = comp, \Z80|arith16 , Z80|arith16, pc8001, 1
instance = comp, \Z80|sel3[0]~0 , Z80|sel3[0]~0, pc8001, 1
instance = comp, \Z80|loadal , Z80|loadal, pc8001, 1
instance = comp, \Z80|reg_l|q1[1] , Z80|reg_l|q1[1], pc8001, 1
instance = comp, \Z80|reg_l|qx~3 , Z80|reg_l|qx~3, pc8001, 1
instance = comp, \Z80|reg_l|qx~4 , Z80|reg_l|qx~4, pc8001, 1
instance = comp, \Z80|reg_l|q0[1] , Z80|reg_l|q0[1], pc8001, 1
instance = comp, \Z80|reg_l|qx[1] , Z80|reg_l|qx[1], pc8001, 1
instance = comp, \Z80|reg_l|qy[1] , Z80|reg_l|qy[1], pc8001, 1
instance = comp, \Z80|Mux22~0 , Z80|Mux22~0, pc8001, 1
instance = comp, \Z80|Mux22~1 , Z80|Mux22~1, pc8001, 1
instance = comp, \Z80|Mux22~2 , Z80|Mux22~2, pc8001, 1
instance = comp, \Z80|Mux22~3 , Z80|Mux22~3, pc8001, 1
instance = comp, \kbd_adr[1] , kbd_adr[1], pc8001, 1
instance = comp, \input_data[3] , input_data[3], pc8001, 1
instance = comp, \Z80|i_push~0 , Z80|i_push~0, pc8001, 1
instance = comp, \Z80|mw2~0 , Z80|mw2~0, pc8001, 1
instance = comp, \Z80|i_call~0 , Z80|i_call~0, pc8001, 1
instance = comp, \Z80|mw2~1 , Z80|mw2~1, pc8001, 1
instance = comp, \Z80|mw2~3 , Z80|mw2~3, pc8001, 1
instance = comp, \Z80|i_out , Z80|i_out, pc8001, 1
instance = comp, \Z80|i_in , Z80|i_in, pc8001, 1
instance = comp, \Z80|seq|always0~4 , Z80|seq|always0~4, pc8001, 1
instance = comp, \Z80|i_ldnna~0 , Z80|i_ldnna~0, pc8001, 1
instance = comp, \Z80|comb~41 , Z80|comb~41, pc8001, 1
instance = comp, \Z80|mw1~0 , Z80|mw1~0, pc8001, 1
instance = comp, \Z80|seq|always0~0 , Z80|seq|always0~0, pc8001, 1
instance = comp, \Z80|imm2~2 , Z80|imm2~2, pc8001, 1
instance = comp, \Z80|imm2~3 , Z80|imm2~3, pc8001, 1
instance = comp, \Z80|mr2~1 , Z80|mr2~1, pc8001, 1
instance = comp, \Z80|mr2 , Z80|mr2, pc8001, 1
instance = comp, \Z80|mr1~0 , Z80|mr1~0, pc8001, 1
instance = comp, \Z80|comb~20 , Z80|comb~20, pc8001, 1
instance = comp, \Z80|comb~21 , Z80|comb~21, pc8001, 1
instance = comp, \Z80|mr1~1 , Z80|mr1~1, pc8001, 1
instance = comp, \Z80|seq|always0~1 , Z80|seq|always0~1, pc8001, 1
instance = comp, \Z80|imm1~2 , Z80|imm1~2, pc8001, 1
instance = comp, \Z80|seq|always0~2 , Z80|seq|always0~2, pc8001, 1
instance = comp, \Z80|seq|always0~3 , Z80|seq|always0~3, pc8001, 1
instance = comp, \Z80|seq|always0~5 , Z80|seq|always0~5, pc8001, 1
instance = comp, \Z80|seq|always0~7 , Z80|seq|always0~7, pc8001, 1
instance = comp, \Z80|seq|ifd~5 , Z80|seq|ifd~5, pc8001, 1
instance = comp, \Z80|seq|always0~8 , Z80|seq|always0~8, pc8001, 1
instance = comp, \Z80|seq|always0~9 , Z80|seq|always0~9, pc8001, 1
instance = comp, \Z80|seq|always0~10 , Z80|seq|always0~10, pc8001, 1
instance = comp, \Z80|seq|always0~11 , Z80|seq|always0~11, pc8001, 1
instance = comp, \Z80|seq|always0~12 , Z80|seq|always0~12, pc8001, 1
instance = comp, \Z80|seq|state~7 , Z80|seq|state~7, pc8001, 1
instance = comp, \Z80|seq|always0~13 , Z80|seq|always0~13, pc8001, 1
instance = comp, \Z80|seq|state~33 , Z80|seq|state~33, pc8001, 1
instance = comp, \Z80|seq|state~34 , Z80|seq|state~34, pc8001, 1
instance = comp, \Z80|seq|state~13 , Z80|seq|state~13, pc8001, 1
instance = comp, \Z80|disp , Z80|disp, pc8001, 1
instance = comp, \Z80|seq|state~35 , Z80|seq|state~35, pc8001, 1
instance = comp, \Z80|seq|state~36 , Z80|seq|state~36, pc8001, 1
instance = comp, \Z80|seq|state~37 , Z80|seq|state~37, pc8001, 1
instance = comp, \Z80|seq|state~38 , Z80|seq|state~38, pc8001, 1
instance = comp, \Z80|seq|state~32 , Z80|seq|state~32, pc8001, 1
instance = comp, \Z80|seq|state~39 , Z80|seq|state~39, pc8001, 1
instance = comp, \Z80|seq|state~41 , Z80|seq|state~41, pc8001, 1
instance = comp, \Z80|seq|state~42 , Z80|seq|state~42, pc8001, 1
instance = comp, \Z80|seq|state~43 , Z80|seq|state~43, pc8001, 1
instance = comp, \Z80|seq|state~31 , Z80|seq|state~31, pc8001, 1
instance = comp, \Z80|seq|state[0] , Z80|seq|state[0], pc8001, 1
instance = comp, \Z80|sela_tmp3~0 , Z80|sela_tmp3~0, pc8001, 1
instance = comp, \Z80|comb~15 , Z80|comb~15, pc8001, 1
instance = comp, \Z80|sela_hl~1 , Z80|sela_hl~1, pc8001, 1
instance = comp, \Z80|sela_hl~2 , Z80|sela_hl~2, pc8001, 1
instance = comp, \Z80|selal[1]~0 , Z80|selal[1]~0, pc8001, 1
instance = comp, \Z80|Mux19~0 , Z80|Mux19~0, pc8001, 1
instance = comp, \Z80|Mux19~1 , Z80|Mux19~1, pc8001, 1
instance = comp, \Equal1~5 , Equal1~5, pc8001, 1
instance = comp, \Z80|Mux23~2 , Z80|Mux23~2, pc8001, 1
instance = comp, \Z80|Mux23~0 , Z80|Mux23~0, pc8001, 1
instance = comp, \Z80|Mux23~1 , Z80|Mux23~1, pc8001, 1
instance = comp, \Z80|Mux23~3 , Z80|Mux23~3, pc8001, 1
instance = comp, \kbd_adr[0] , kbd_adr[0], pc8001, 1
instance = comp, \input_data[0] , input_data[0], pc8001, 1
instance = comp, \Z80|seq|inst_reg[0] , Z80|seq|inst_reg[0], pc8001, 1
instance = comp, \Z80|selal[2]~6 , Z80|selal[2]~6, pc8001, 1
instance = comp, \Z80|selal[2]~4 , Z80|selal[2]~4, pc8001, 1
instance = comp, \Z80|selal[2]~5 , Z80|selal[2]~5, pc8001, 1
instance = comp, \Z80|selal[2]~7 , Z80|selal[2]~7, pc8001, 1
instance = comp, \Z80|Mux17~2 , Z80|Mux17~2, pc8001, 1
instance = comp, \Z80|Mux17~0 , Z80|Mux17~0, pc8001, 1
instance = comp, \Z80|Mux17~1 , Z80|Mux17~1, pc8001, 1
instance = comp, \Z80|Mux17~3 , Z80|Mux17~3, pc8001, 1
instance = comp, \rtc|Add0~105 , rtc|Add0~105, pc8001, 1
instance = comp, \crtc|Add4~45 , crtc|Add4~45, pc8001, 1
instance = comp, \crtc|Add4~40 , crtc|Add4~40, pc8001, 1
instance = comp, \crtc|Add4~10 , crtc|Add4~10, pc8001, 1
instance = comp, \crtc|Add4~15 , crtc|Add4~15, pc8001, 1
instance = comp, \crtc|Add4~0 , crtc|Add4~0, pc8001, 1
instance = comp, \crtc|Add4~5 , crtc|Add4~5, pc8001, 1
instance = comp, \crtc|dotcnt[5] , crtc|dotcnt[5], pc8001, 1
instance = comp, \crtc|dotcnt[4] , crtc|dotcnt[4], pc8001, 1
instance = comp, \crtc|Add4~25 , crtc|Add4~25, pc8001, 1
instance = comp, \crtc|Add4~20 , crtc|Add4~20, pc8001, 1
instance = comp, \crtc|dotcnt[7] , crtc|dotcnt[7], pc8001, 1
instance = comp, \crtc|dotcnt[2] , crtc|dotcnt[2], pc8001, 1
instance = comp, \crtc|dotcnt[3] , crtc|dotcnt[3], pc8001, 1
instance = comp, \crtc|dotcnt[0] , crtc|dotcnt[0], pc8001, 1
instance = comp, \crtc|dotcnt[1] , crtc|dotcnt[1], pc8001, 1
instance = comp, \crtc|Add4~30 , crtc|Add4~30, pc8001, 1
instance = comp, \crtc|Add4~35 , crtc|Add4~35, pc8001, 1
instance = comp, \crtc|dotcnt[9] , crtc|dotcnt[9], pc8001, 1
instance = comp, \crtc|Equal15~0 , crtc|Equal15~0, pc8001, 1
instance = comp, \crtc|dotcnt[8] , crtc|dotcnt[8], pc8001, 1
instance = comp, \crtc|dotcnt[6] , crtc|dotcnt[6], pc8001, 1
instance = comp, \rtc|Add0~0 , rtc|Add0~0, pc8001, 1
instance = comp, \rtc|cnt[1] , rtc|cnt[1], pc8001, 1
instance = comp, \rtc|Add0~20 , rtc|Add0~20, pc8001, 1
instance = comp, \rtc|cnt[7] , rtc|cnt[7], pc8001, 1
instance = comp, \rtc|Add0~10 , rtc|Add0~10, pc8001, 1
instance = comp, \rtc|cnt[2] , rtc|cnt[2], pc8001, 1
instance = comp, \rtc|Add0~5 , rtc|Add0~5, pc8001, 1
instance = comp, \rtc|cnt[3] , rtc|cnt[3], pc8001, 1
instance = comp, \rtc|Add0~15 , rtc|Add0~15, pc8001, 1
instance = comp, \rtc|cnt[4] , rtc|cnt[4], pc8001, 1
instance = comp, \rtc|Add0~25 , rtc|Add0~25, pc8001, 1
instance = comp, \rtc|cnt[5] , rtc|cnt[5], pc8001, 1
instance = comp, \rtc|Add0~30 , rtc|Add0~30, pc8001, 1
instance = comp, \rtc|cnt[6] , rtc|cnt[6], pc8001, 1
instance = comp, \rtc|Add0~35 , rtc|Add0~35, pc8001, 1
instance = comp, \rtc|cnt[8] , rtc|cnt[8], pc8001, 1
instance = comp, \rtc|Add0~45 , rtc|Add0~45, pc8001, 1
instance = comp, \rtc|cnt[9] , rtc|cnt[9], pc8001, 1
instance = comp, \rtc|Add0~40 , rtc|Add0~40, pc8001, 1
instance = comp, \rtc|cnt[10] , rtc|cnt[10], pc8001, 1
instance = comp, \rtc|Add0~50 , rtc|Add0~50, pc8001, 1
instance = comp, \rtc|cnt[11] , rtc|cnt[11], pc8001, 1
instance = comp, \rtc|Add0~60 , rtc|Add0~60, pc8001, 1
instance = comp, \rtc|cnt[12] , rtc|cnt[12], pc8001, 1
instance = comp, \rtc|Add0~65 , rtc|Add0~65, pc8001, 1
instance = comp, \rtc|cnt[13] , rtc|cnt[13], pc8001, 1
instance = comp, \rtc|Add0~70 , rtc|Add0~70, pc8001, 1
instance = comp, \rtc|cnt[14] , rtc|cnt[14], pc8001, 1
instance = comp, \rtc|cnt[15] , rtc|cnt[15], pc8001, 1
instance = comp, \rtc|Add0~55 , rtc|Add0~55, pc8001, 1
instance = comp, \rtc|Equal5~4 , rtc|Equal5~4, pc8001, 1
instance = comp, \rtc|cnt[22] , rtc|cnt[22], pc8001, 1
instance = comp, \rtc|Add0~85 , rtc|Add0~85, pc8001, 1
instance = comp, \rtc|cnt[17] , rtc|cnt[17], pc8001, 1
instance = comp, \rtc|Add0~80 , rtc|Add0~80, pc8001, 1
instance = comp, \rtc|cnt[18] , rtc|cnt[18], pc8001, 1
instance = comp, \rtc|Add0~75 , rtc|Add0~75, pc8001, 1
instance = comp, \rtc|cnt[16] , rtc|cnt[16], pc8001, 1
instance = comp, \rtc|Add0~90 , rtc|Add0~90, pc8001, 1
instance = comp, \rtc|Add0~100 , rtc|Add0~100, pc8001, 1
instance = comp, \rtc|cnt[20] , rtc|cnt[20], pc8001, 1
instance = comp, \rtc|Add0~95 , rtc|Add0~95, pc8001, 1
instance = comp, \rtc|cnt[21] , rtc|cnt[21], pc8001, 1
instance = comp, \rtc|Add0~110 , rtc|Add0~110, pc8001, 1
instance = comp, \rtc|cnt[23] , rtc|cnt[23], pc8001, 1
instance = comp, \rtc|cnt[19] , rtc|cnt[19], pc8001, 1
instance = comp, \rtc|Equal5~7 , rtc|Equal5~7, pc8001, 1
instance = comp, \Z80|Mux5~0 , Z80|Mux5~0, pc8001, 1
instance = comp, \Z80|Mux4~0 , Z80|Mux4~0, pc8001, 1
instance = comp, \crtc|xcurs[3] , crtc|xcurs[3], pc8001, 1
instance = comp, \Z80|Mux6~0 , Z80|Mux6~0, pc8001, 1
instance = comp, \crtc|xcurs[1] , crtc|xcurs[1], pc8001, 1
instance = comp, \Z80|Mux27~2 , Z80|Mux27~2, pc8001, 1
instance = comp, \Z80|Mux27~3 , Z80|Mux27~3, pc8001, 1
instance = comp, \Z80|Mux27~0 , Z80|Mux27~0, pc8001, 1
instance = comp, \Z80|Mux27~1 , Z80|Mux27~1, pc8001, 1
instance = comp, \Z80|Mux27~4 , Z80|Mux27~4, pc8001, 1
instance = comp, \Z80|reg_i|q[4] , Z80|reg_i|q[4], pc8001, 1
instance = comp, \Z80|Mux27~5 , Z80|Mux27~5, pc8001, 1
instance = comp, \Z80|Mux27~6 , Z80|Mux27~6, pc8001, 1
instance = comp, \Z80|Mux27~7 , Z80|Mux27~7, pc8001, 1
instance = comp, \Z80|Mux27~8 , Z80|Mux27~8, pc8001, 1
instance = comp, \Z80|Mux27~9 , Z80|Mux27~9, pc8001, 1
instance = comp, \Z80|Mux3~0 , Z80|Mux3~0, pc8001, 1
instance = comp, \crtc|xcurs[4] , crtc|xcurs[4], pc8001, 1
instance = comp, \Z80|Mux1~0 , Z80|Mux1~0, pc8001, 1
instance = comp, \crtc|xcurs[6] , crtc|xcurs[6], pc8001, 1
instance = comp, \crtc|Equal1~0 , crtc|Equal1~0, pc8001, 1
instance = comp, \Z80|Mux2~0 , Z80|Mux2~0, pc8001, 1
instance = comp, \always6~0 , always6~0, pc8001, 1
instance = comp, \crtc|Equal1~1 , crtc|Equal1~1, pc8001, 1
instance = comp, \crtc|seq[1]~8 , crtc|seq[1]~8, pc8001, 1
instance = comp, \crtc|seq[1]~0 , crtc|seq[1]~0, pc8001, 1
instance = comp, \always7~0 , always7~0, pc8001, 1
instance = comp, \comb~1 , comb~1, pc8001, 1
instance = comp, \crtc|seq[1]~4 , crtc|seq[1]~4, pc8001, 1
instance = comp, \crtc|seq[0]~5 , crtc|seq[0]~5, pc8001, 1
instance = comp, \crtc|seq[0] , crtc|seq[0], pc8001, 1
instance = comp, \crtc|seq[1]~7 , crtc|seq[1]~7, pc8001, 1
instance = comp, \crtc|seq[1] , crtc|seq[1], pc8001, 1
instance = comp, \crtc|xcurs[6]~0 , crtc|xcurs[6]~0, pc8001, 1
instance = comp, \crtc|xcurs[6]~1 , crtc|xcurs[6]~1, pc8001, 1
instance = comp, \crtc|xcurs[2] , crtc|xcurs[2], pc8001, 1
instance = comp, \rtc|cclk1 , rtc|cclk1, pc8001, 1
instance = comp, \cin[3]~2 , cin[3]~2, pc8001, 1
instance = comp, \cin[2] , cin[2], pc8001, 1
instance = comp, \rtc|cstb1 , rtc|cstb1, pc8001, 1
instance = comp, \cin[3] , cin[3], pc8001, 1
instance = comp, \cin[1] , cin[1], pc8001, 1
instance = comp, \rtc|c_month|q[0]~11 , rtc|c_month|q[0]~11, pc8001, 1
instance = comp, \rtc|c_month|Add0~0 , rtc|c_month|Add0~0, pc8001, 1
instance = comp, \rtc|sr[9]~1 , rtc|sr[9]~1, pc8001, 1
instance = comp, \rtc|sr[39] , rtc|sr[39], pc8001, 1
instance = comp, \rtc|sr[38] , rtc|sr[38], pc8001, 1
instance = comp, \rtc|sr[37] , rtc|sr[37], pc8001, 1
instance = comp, \rtc|sr[36] , rtc|sr[36], pc8001, 1
instance = comp, \rtc|sr[35] , rtc|sr[35], pc8001, 1
instance = comp, \rtc|sr[34] , rtc|sr[34], pc8001, 1
instance = comp, \rtc|c_month|q[3]~6 , rtc|c_month|q[3]~6, pc8001, 1
instance = comp, \rtc|c_month|q[3] , rtc|c_month|q[3], pc8001, 1
instance = comp, \rtc|c_month|q~10 , rtc|c_month|q~10, pc8001, 1
instance = comp, \rtc|sr[33] , rtc|sr[33], pc8001, 1
instance = comp, \rtc|sr[32] , rtc|sr[32], pc8001, 1
instance = comp, \cin[0] , cin[0], pc8001, 1
instance = comp, \rtc|c_month|q[1] , rtc|c_month|q[1], pc8001, 1
instance = comp, \rtc|c_month|Add0~1 , rtc|c_month|Add0~1, pc8001, 1
instance = comp, \rtc|c_month|q[2]~8 , rtc|c_month|q[2]~8, pc8001, 1
instance = comp, \rtc|c_month|q[2] , rtc|c_month|q[2], pc8001, 1
instance = comp, \rtc|c_month|always0~0 , rtc|c_month|always0~0, pc8001, 1
instance = comp, \rtc|c_month|q[0]~4 , rtc|c_month|q[0]~4, pc8001, 1
instance = comp, \rtc|c_month|q[0] , rtc|c_month|q[0], pc8001, 1
instance = comp, \rtc|sr[31] , rtc|sr[31], pc8001, 1
instance = comp, \rtc|sr[30] , rtc|sr[30], pc8001, 1
instance = comp, \rtc|sr[27] , rtc|sr[27], pc8001, 1
instance = comp, \rtc|c_hour0|Add0~2 , rtc|c_hour0|Add0~2, pc8001, 1
instance = comp, \rtc|sr[23] , rtc|sr[23], pc8001, 1
instance = comp, \rtc|sr[22] , rtc|sr[22], pc8001, 1
instance = comp, \rtc|sr[21] , rtc|sr[21], pc8001, 1
instance = comp, \rtc|c_hour0|q[2] , rtc|c_hour0|q[2], pc8001, 1
instance = comp, \rtc|sr[18] , rtc|sr[18], pc8001, 1
instance = comp, \rtc|sr[17] , rtc|sr[17], pc8001, 1
instance = comp, \rtc|sr[16] , rtc|sr[16], pc8001, 1
instance = comp, \rtc|sr[15] , rtc|sr[15], pc8001, 1
instance = comp, \rtc|c_minute1|Add0~1 , rtc|c_minute1|Add0~1, pc8001, 1
instance = comp, \rtc|c_minute1|q[1] , rtc|c_minute1|q[1], pc8001, 1
instance = comp, \rtc|sr[14] , rtc|sr[14], pc8001, 1
instance = comp, \rtc|sr[13] , rtc|sr[13], pc8001, 1
instance = comp, \rtc|sr[12] , rtc|sr[12], pc8001, 1
instance = comp, \rtc|c_minute0|Add0~1 , rtc|c_minute0|Add0~1, pc8001, 1
instance = comp, \rtc|sr[4] , rtc|sr[4], pc8001, 1
instance = comp, \rtc|sr[3] , rtc|sr[3], pc8001, 1
instance = comp, \rtc|sr[2] , rtc|sr[2], pc8001, 1
instance = comp, \rtc|c_second0|Add0~1 , rtc|c_second0|Add0~1, pc8001, 1
instance = comp, \rtc|c_second0|q[3]~1 , rtc|c_second0|q[3]~1, pc8001, 1
instance = comp, \rtc|c_second0|q[1] , rtc|c_second0|q[1], pc8001, 1
instance = comp, \rtc|sr[1] , rtc|sr[1], pc8001, 1
instance = comp, \rtc|c_second1|Add0~0 , rtc|c_second1|Add0~0, pc8001, 1
instance = comp, \rtc|c_second0|q~5 , rtc|c_second0|q~5, pc8001, 1
instance = comp, \rtc|c_second1|q[2] , rtc|c_second1|q[2], pc8001, 1
instance = comp, \rtc|c_minute0|q[3]~1 , rtc|c_minute0|q[3]~1, pc8001, 1
instance = comp, \rtc|c_minute0|q[1] , rtc|c_minute0|q[1], pc8001, 1
instance = comp, \rtc|c_minute0|Add0~2 , rtc|c_minute0|Add0~2, pc8001, 1
instance = comp, \rtc|c_minute0|q[2] , rtc|c_minute0|q[2], pc8001, 1
instance = comp, \rtc|sr[10] , rtc|sr[10], pc8001, 1
instance = comp, \rtc|sr[9] , rtc|sr[9], pc8001, 1
instance = comp, \rtc|sr[8] , rtc|sr[8], pc8001, 1
instance = comp, \rtc|sr[7] , rtc|sr[7], pc8001, 1
instance = comp, \rtc|c_second1|q[0] , rtc|c_second1|q[0], pc8001, 1
instance = comp, \rtc|c_second1|co , rtc|c_second1|co, pc8001, 1
instance = comp, \rtc|c_minute0|co~0 , rtc|c_minute0|co~0, pc8001, 1
instance = comp, \rtc|c_minute0|Add0~0 , rtc|c_minute0|Add0~0, pc8001, 1
instance = comp, \rtc|c_minute0|q[3] , rtc|c_minute0|q[3], pc8001, 1
instance = comp, \rtc|sr[11] , rtc|sr[11], pc8001, 1
instance = comp, \rtc|c_minute0|q[0] , rtc|c_minute0|q[0], pc8001, 1
instance = comp, \rtc|c_minute0|q~5 , rtc|c_minute0|q~5, pc8001, 1
instance = comp, \rtc|c_minute1|q[0] , rtc|c_minute1|q[0], pc8001, 1
instance = comp, \rtc|c_hour0|q[0]~0 , rtc|c_hour0|q[0]~0, pc8001, 1
instance = comp, \rtc|c_minute1|Add0~0 , rtc|c_minute1|Add0~0, pc8001, 1
instance = comp, \rtc|c_minute1|q[2] , rtc|c_minute1|q[2], pc8001, 1
instance = comp, \rtc|cy5~0 , rtc|cy5~0, pc8001, 1
instance = comp, \rtc|c_hour1|Add0~0 , rtc|c_hour1|Add0~0, pc8001, 1
instance = comp, \rtc|c_hour1|q[1] , rtc|c_hour1|q[1], pc8001, 1
instance = comp, \rtc|cy5 , rtc|cy5, pc8001, 1
instance = comp, \rtc|c_hour0|q~2 , rtc|c_hour0|q~2, pc8001, 1
instance = comp, \rtc|c_hour0|Add0~1 , rtc|c_hour0|Add0~1, pc8001, 1
instance = comp, \rtc|c_hour0|q[3] , rtc|c_hour0|q[3], pc8001, 1
instance = comp, \rtc|c_hour1|Add0~1 , rtc|c_hour1|Add0~1, pc8001, 1
instance = comp, \rtc|c_hour1|q[0] , rtc|c_hour1|q[0], pc8001, 1
instance = comp, \rtc|sr[20] , rtc|sr[20], pc8001, 1
instance = comp, \rtc|sr[19] , rtc|sr[19], pc8001, 1
instance = comp, \rtc|c_hour0|q[0] , rtc|c_hour0|q[0], pc8001, 1
instance = comp, \rtc|c_hour0|Add0~0 , rtc|c_hour0|Add0~0, pc8001, 1
instance = comp, \rtc|c_hour0|q[1] , rtc|c_hour0|q[1], pc8001, 1
instance = comp, \rtc|c_day0|q[1]~1 , rtc|c_day0|q[1]~1, pc8001, 1
instance = comp, \rtc|c_day0|q[0] , rtc|c_day0|q[0], pc8001, 1
instance = comp, \rtc|c_day0|Add0~2 , rtc|c_day0|Add0~2, pc8001, 1
instance = comp, \rtc|c_day0|co , rtc|c_day0|co, pc8001, 1
instance = comp, \rtc|c_day0|q~2 , rtc|c_day0|q~2, pc8001, 1
instance = comp, \rtc|c_day0|q[2] , rtc|c_day0|q[2], pc8001, 1
instance = comp, \rtc|sr[26] , rtc|sr[26], pc8001, 1
instance = comp, \rtc|sr[25] , rtc|sr[25], pc8001, 1
instance = comp, \rtc|sr[24] , rtc|sr[24], pc8001, 1
instance = comp, \rtc|c_day1|Add0~0 , rtc|c_day1|Add0~0, pc8001, 1
instance = comp, \rtc|c_day1|q[0] , rtc|c_day1|q[0], pc8001, 1
instance = comp, \rtc|c_day1|Add0~1 , rtc|c_day1|Add0~1, pc8001, 1
instance = comp, \rtc|c_day1|q[1] , rtc|c_day1|q[1], pc8001, 1
instance = comp, \rtc|sr[29] , rtc|sr[29], pc8001, 1
instance = comp, \rtc|sr[28] , rtc|sr[28], pc8001, 1
instance = comp, \rtc|c_day0|Add0~1 , rtc|c_day0|Add0~1, pc8001, 1
instance = comp, \rtc|c_day0|q[1] , rtc|c_day0|q[1], pc8001, 1
instance = comp, \rtc|c_day0|Add0~0 , rtc|c_day0|Add0~0, pc8001, 1
instance = comp, \rtc|c_day0|q[3] , rtc|c_day0|q[3], pc8001, 1
instance = comp, \rtc|cy7~2 , rtc|cy7~2, pc8001, 1
instance = comp, \rtc|cy7~3 , rtc|cy7~3, pc8001, 1
instance = comp, \rtc|cy7~0 , rtc|cy7~0, pc8001, 1
instance = comp, \rtc|cy7~1 , rtc|cy7~1, pc8001, 1
instance = comp, \rtc|cy7 , rtc|cy7, pc8001, 1
instance = comp, \rtc|c_second1|Add0~1 , rtc|c_second1|Add0~1, pc8001, 1
instance = comp, \rtc|c_second1|q[1] , rtc|c_second1|q[1], pc8001, 1
instance = comp, \rtc|sr[6] , rtc|sr[6], pc8001, 1
instance = comp, \rtc|sr[5] , rtc|sr[5], pc8001, 1
instance = comp, \rtc|c_second0|Add0~2 , rtc|c_second0|Add0~2, pc8001, 1
instance = comp, \rtc|c_second0|q[2] , rtc|c_second0|q[2], pc8001, 1
instance = comp, \rtc|c_second0|Add0~0 , rtc|c_second0|Add0~0, pc8001, 1
instance = comp, \rtc|c_second0|q[3] , rtc|c_second0|q[3], pc8001, 1
instance = comp, \rtc|c_second0|co~0 , rtc|c_second0|co~0, pc8001, 1
instance = comp, \rtc|c_second0|q[0] , rtc|c_second0|q[0], pc8001, 1
instance = comp, \rtc|sr[0] , rtc|sr[0], pc8001, 1
instance = comp, \Mux3~0 , Mux3~0, pc8001, 1
instance = comp, \input_data[4] , input_data[4], pc8001, 1
instance = comp, \Z80|Decoder1~12 , Z80|Decoder1~12, pc8001, 1
instance = comp, \Z80|alu|b1~10 , Z80|alu|b1~10, pc8001, 1
instance = comp, \Z80|alu|b1[4]~11 , Z80|alu|b1[4]~11, pc8001, 1
instance = comp, \Z80|Mux0~0 , Z80|Mux0~0, pc8001, 1
instance = comp, \Z80|Mux0~1 , Z80|Mux0~1, pc8001, 1
instance = comp, \crtc|seq[1]~2 , crtc|seq[1]~2, pc8001, 1
instance = comp, \crtc|seq[2]~1 , crtc|seq[2]~1, pc8001, 1
instance = comp, \crtc|seq[2] , crtc|seq[2], pc8001, 1
instance = comp, \crtc|lpc[3]~0 , crtc|lpc[3]~0, pc8001, 1
instance = comp, \crtc|lpc[0] , crtc|lpc[0], pc8001, 1
instance = comp, \crtc|Add3~0 , crtc|Add3~0, pc8001, 1
instance = comp, \crtc|Add3~5 , crtc|Add3~5, pc8001, 1
instance = comp, \crtc|Add3~30 , crtc|Add3~30, pc8001, 1
instance = comp, \crtc|Add3~10 , crtc|Add3~10, pc8001, 1
instance = comp, \crtc|Equal15~2 , crtc|Equal15~2, pc8001, 1
instance = comp, \crtc|hcnt[3] , crtc|hcnt[3], pc8001, 1
instance = comp, \crtc|hcnt[0] , crtc|hcnt[0], pc8001, 1
instance = comp, \crtc|Add3~35 , crtc|Add3~35, pc8001, 1
instance = comp, \crtc|Add3~20 , crtc|Add3~20, pc8001, 1
instance = comp, \crtc|Add3~25 , crtc|Add3~25, pc8001, 1
instance = comp, \crtc|Add3~40 , crtc|Add3~40, pc8001, 1
instance = comp, \crtc|hcnt[8] , crtc|hcnt[8], pc8001, 1
instance = comp, \crtc|Equal7~2 , crtc|Equal7~2, pc8001, 1
instance = comp, \crtc|hcnt[1] , crtc|hcnt[1], pc8001, 1
instance = comp, \crtc|hcnt[2] , crtc|hcnt[2], pc8001, 1
instance = comp, \crtc|Add3~15 , crtc|Add3~15, pc8001, 1
instance = comp, \crtc|hcnt[6] , crtc|hcnt[6], pc8001, 1
instance = comp, \crtc|hcnt[5] , crtc|hcnt[5], pc8001, 1
instance = comp, \crtc|hcnt[4] , crtc|hcnt[4], pc8001, 1
instance = comp, \crtc|hcnt[7] , crtc|hcnt[7], pc8001, 1
instance = comp, \crtc|vvalid~2 , crtc|vvalid~2, pc8001, 1
instance = comp, \crtc|chcnt[2]~10 , crtc|chcnt[2]~10, pc8001, 1
instance = comp, \crtc|chcnt[0] , crtc|chcnt[0], pc8001, 1
instance = comp, \crtc|Equal0~1 , crtc|Equal0~1, pc8001, 1
instance = comp, \crtc|chcnt~5 , crtc|chcnt~5, pc8001, 1
instance = comp, \crtc|chcnt[1] , crtc|chcnt[1], pc8001, 1
instance = comp, \crtc|chcnt[2] , crtc|chcnt[2], pc8001, 1
instance = comp, \crtc|Add2~0 , crtc|Add2~0, pc8001, 1
instance = comp, \crtc|chcnt[3] , crtc|chcnt[3], pc8001, 1
instance = comp, \crtc|lpc[3] , crtc|lpc[3], pc8001, 1
instance = comp, \crtc|lpc[2] , crtc|lpc[2], pc8001, 1
instance = comp, \crtc|lpc[1] , crtc|lpc[1], pc8001, 1
instance = comp, \crtc|always2~1 , crtc|always2~1, pc8001, 1
instance = comp, \crtc|always2~2 , crtc|always2~2, pc8001, 1
instance = comp, \crtc|Equal16~0 , crtc|Equal16~0, pc8001, 1
instance = comp, \crtc|dma_dst_adr[0]~14 , crtc|dma_dst_adr[0]~14, pc8001, 1
instance = comp, \crtc|dma_dst_adr[0] , crtc|dma_dst_adr[0], pc8001, 1
instance = comp, \crtc|dma_dst_adr[1] , crtc|dma_dst_adr[1], pc8001, 1
instance = comp, \crtc|dma_dst_adr[2] , crtc|dma_dst_adr[2], pc8001, 1
instance = comp, \crtc|dma_dst_adr[3] , crtc|dma_dst_adr[3], pc8001, 1
instance = comp, \crtc|state~11 , crtc|state~11, pc8001, 1
instance = comp, \crtc|dma_dst_adr[4] , crtc|dma_dst_adr[4], pc8001, 1
instance = comp, \crtc|dma_dst_adr[5] , crtc|dma_dst_adr[5], pc8001, 1
instance = comp, \crtc|dma_dst_adr[6] , crtc|dma_dst_adr[6], pc8001, 1
instance = comp, \crtc|state~12 , crtc|state~12, pc8001, 1
instance = comp, \crtc|state.11 , crtc|state.11, pc8001, 1
instance = comp, \crtc|state~13 , crtc|state~13, pc8001, 1
instance = comp, \crtc|state.01 , crtc|state.01, pc8001, 1
instance = comp, \crtc|always2~3 , crtc|always2~3, pc8001, 1
instance = comp, \crtc|state.10 , crtc|state.10, pc8001, 1
instance = comp, \crtc|state.00 , crtc|state.00, pc8001, 1
instance = comp, \crtc|busreq , crtc|busreq, pc8001, 1
instance = comp, \Z80|seq|busack , Z80|seq|busack, pc8001, 1
instance = comp, \Z80|seq|state~10 , Z80|seq|state~10, pc8001, 1
instance = comp, \Z80|seq|state~11 , Z80|seq|state~11, pc8001, 1
instance = comp, \Z80|seq|state~59 , Z80|seq|state~59, pc8001, 1
instance = comp, \Z80|seq|state~12 , Z80|seq|state~12, pc8001, 1
instance = comp, \Z80|seq|state~14 , Z80|seq|state~14, pc8001, 1
instance = comp, \Z80|seq|state~15 , Z80|seq|state~15, pc8001, 1
instance = comp, \Z80|seq|state~16 , Z80|seq|state~16, pc8001, 1
instance = comp, \Z80|seq|state~17 , Z80|seq|state~17, pc8001, 1
instance = comp, \Z80|seq|state~9 , Z80|seq|state~9, pc8001, 1
instance = comp, \Z80|seq|state~6 , Z80|seq|state~6, pc8001, 1
instance = comp, \Z80|seq|state~8 , Z80|seq|state~8, pc8001, 1
instance = comp, \Z80|seq|state~58 , Z80|seq|state~58, pc8001, 1
instance = comp, \Z80|seq|state~18 , Z80|seq|state~18, pc8001, 1
instance = comp, \Z80|seq|state[2] , Z80|seq|state[2], pc8001, 1
instance = comp, \Z80|seq|Equal1~0 , Z80|seq|Equal1~0, pc8001, 1
instance = comp, \Z80|Decoder1~11 , Z80|Decoder1~11, pc8001, 1
instance = comp, \Z80|imm1~1 , Z80|imm1~1, pc8001, 1
instance = comp, \Z80|seq|always0~6 , Z80|seq|always0~6, pc8001, 1
instance = comp, \Z80|seq|state~40 , Z80|seq|state~40, pc8001, 1
instance = comp, \Z80|seq|state~45 , Z80|seq|state~45, pc8001, 1
instance = comp, \Z80|seq|state~47 , Z80|seq|state~47, pc8001, 1
instance = comp, \Z80|seq|state~46 , Z80|seq|state~46, pc8001, 1
instance = comp, \Z80|seq|state~48 , Z80|seq|state~48, pc8001, 1
instance = comp, \Z80|seq|state~49 , Z80|seq|state~49, pc8001, 1
instance = comp, \Z80|seq|state~50 , Z80|seq|state~50, pc8001, 1
instance = comp, \Z80|seq|state~53 , Z80|seq|state~53, pc8001, 1
instance = comp, \Z80|seq|state~54 , Z80|seq|state~54, pc8001, 1
instance = comp, \Z80|seq|state~52 , Z80|seq|state~52, pc8001, 1
instance = comp, \Z80|seq|state~55 , Z80|seq|state~55, pc8001, 1
instance = comp, \Z80|seq|state~51 , Z80|seq|state~51, pc8001, 1
instance = comp, \Z80|seq|state~56 , Z80|seq|state~56, pc8001, 1
instance = comp, \Z80|seq|state[3] , Z80|seq|state[3], pc8001, 1
instance = comp, \Z80|seq|state~23 , Z80|seq|state~23, pc8001, 1
instance = comp, \Z80|seq|state~22 , Z80|seq|state~22, pc8001, 1
instance = comp, \Z80|seq|state~20 , Z80|seq|state~20, pc8001, 1
instance = comp, \Z80|seq|state~21 , Z80|seq|state~21, pc8001, 1
instance = comp, \Z80|seq|state~24 , Z80|seq|state~24, pc8001, 1
instance = comp, \Z80|seq|state~25 , Z80|seq|state~25, pc8001, 1
instance = comp, \Z80|seq|state~26 , Z80|seq|state~26, pc8001, 1
instance = comp, \Z80|seq|state~60 , Z80|seq|state~60, pc8001, 1
instance = comp, \Z80|seq|state~27 , Z80|seq|state~27, pc8001, 1
instance = comp, \Z80|seq|state~28 , Z80|seq|state~28, pc8001, 1
instance = comp, \Z80|seq|state~29 , Z80|seq|state~29, pc8001, 1
instance = comp, \Z80|seq|state[1] , Z80|seq|state[1], pc8001, 1
instance = comp, \Z80|seq|Equal3~4 , Z80|seq|Equal3~4, pc8001, 1
instance = comp, \Z80|sel_fr~0 , Z80|sel_fr~0, pc8001, 1
instance = comp, \Z80|self[0] , Z80|self[0], pc8001, 1
instance = comp, \Z80|Mux7~0 , Z80|Mux7~0, pc8001, 1
instance = comp, \comb~0 , comb~0, pc8001, 1
instance = comp, \crtc|width80 , crtc|width80, pc8001, 1
instance = comp, \w_io_data~24 , w_io_data~24, pc8001, 1
instance = comp, \vcoclk~I , vcoclk, pc8001, 1
instance = comp, \ukp|clockgen|cnt[0] , ukp|clockgen|cnt[0], pc8001, 1
instance = comp, \ukp|clockgen|cnt[1] , ukp|clockgen|cnt[1], pc8001, 1
instance = comp, \crtc|LessThan7~0 , crtc|LessThan7~0, pc8001, 1
instance = comp, \crtc|dma_src_adr[5]~24 , crtc|dma_src_adr[5]~24, pc8001, 1
instance = comp, \crtc|dma_src_adr[5]~25 , crtc|dma_src_adr[5]~25, pc8001, 1
instance = comp, \crtc|dma_src_adr[0] , crtc|dma_src_adr[0], pc8001, 1
instance = comp, \w_o_address~0 , w_o_address~0, pc8001, 1
instance = comp, \crtc|dma_src_adr[1] , crtc|dma_src_adr[1], pc8001, 1
instance = comp, \w_o_address~1 , w_o_address~1, pc8001, 1
instance = comp, \crtc|dma_src_adr[2] , crtc|dma_src_adr[2], pc8001, 1
instance = comp, \w_o_address~2 , w_o_address~2, pc8001, 1
instance = comp, \crtc|dma_src_adr[3] , crtc|dma_src_adr[3], pc8001, 1
instance = comp, \w_o_address~3 , w_o_address~3, pc8001, 1
instance = comp, \crtc|dma_src_adr[4] , crtc|dma_src_adr[4], pc8001, 1
instance = comp, \w_o_address~4 , w_o_address~4, pc8001, 1
instance = comp, \crtc|dma_src_adr[5] , crtc|dma_src_adr[5], pc8001, 1
instance = comp, \w_o_address~5 , w_o_address~5, pc8001, 1
instance = comp, \crtc|dma_src_adr[6] , crtc|dma_src_adr[6], pc8001, 1
instance = comp, \w_o_address~6 , w_o_address~6, pc8001, 1
instance = comp, \crtc|dma_src_adr[7] , crtc|dma_src_adr[7], pc8001, 1
instance = comp, \w_o_address~7 , w_o_address~7, pc8001, 1
instance = comp, \Z80|selah[0]~1 , Z80|selah[0]~1, pc8001, 1
instance = comp, \Z80|Decoder0~9 , Z80|Decoder0~9, pc8001, 1
instance = comp, \Z80|selah[1]~2 , Z80|selah[1]~2, pc8001, 1
instance = comp, \Z80|selah[1]~3 , Z80|selah[1]~3, pc8001, 1
instance = comp, \w_o_address~10 , w_o_address~10, pc8001, 1
instance = comp, \w_o_address~11 , w_o_address~11, pc8001, 1
instance = comp, \w_o_address~8 , w_o_address~8, pc8001, 1
instance = comp, \w_o_address~9 , w_o_address~9, pc8001, 1
instance = comp, \w_o_address~12 , w_o_address~12, pc8001, 1
instance = comp, \crtc|dma_src_adr[8] , crtc|dma_src_adr[8], pc8001, 1
instance = comp, \w_o_address~13 , w_o_address~13, pc8001, 1
instance = comp, \crtc|dma_src_adr[9] , crtc|dma_src_adr[9], pc8001, 1
instance = comp, \w_o_address~16 , w_o_address~16, pc8001, 1
instance = comp, \w_o_address~17 , w_o_address~17, pc8001, 1
instance = comp, \w_o_address~14 , w_o_address~14, pc8001, 1
instance = comp, \w_o_address~15 , w_o_address~15, pc8001, 1
instance = comp, \w_o_address~18 , w_o_address~18, pc8001, 1
instance = comp, \w_o_address~19 , w_o_address~19, pc8001, 1
instance = comp, \w_o_address~20 , w_o_address~20, pc8001, 1
instance = comp, \w_o_address~21 , w_o_address~21, pc8001, 1
instance = comp, \w_o_address~22 , w_o_address~22, pc8001, 1
instance = comp, \w_o_address~23 , w_o_address~23, pc8001, 1
instance = comp, \w_o_address~24 , w_o_address~24, pc8001, 1
instance = comp, \crtc|dma_src_adr[10] , crtc|dma_src_adr[10], pc8001, 1
instance = comp, \w_o_address~25 , w_o_address~25, pc8001, 1
instance = comp, \crtc|dma_src_adr[11] , crtc|dma_src_adr[11], pc8001, 1
instance = comp, \w_o_address~28 , w_o_address~28, pc8001, 1
instance = comp, \w_o_address~29 , w_o_address~29, pc8001, 1
instance = comp, \w_o_address~26 , w_o_address~26, pc8001, 1
instance = comp, \w_o_address~27 , w_o_address~27, pc8001, 1
instance = comp, \w_o_address~30 , w_o_address~30, pc8001, 1
instance = comp, \w_o_address~31 , w_o_address~31, pc8001, 1
instance = comp, \w_o_address~32 , w_o_address~32, pc8001, 1
instance = comp, \w_o_address~33 , w_o_address~33, pc8001, 1
instance = comp, \w_o_address~34 , w_o_address~34, pc8001, 1
instance = comp, \w_o_address~35 , w_o_address~35, pc8001, 1
instance = comp, \w_o_address~36 , w_o_address~36, pc8001, 1
instance = comp, \w_o_address~39 , w_o_address~39, pc8001, 1
instance = comp, \w_o_address~40 , w_o_address~40, pc8001, 1
instance = comp, \w_o_address~37 , w_o_address~37, pc8001, 1
instance = comp, \w_o_address~38 , w_o_address~38, pc8001, 1
instance = comp, \w_o_address~41 , w_o_address~41, pc8001, 1
instance = comp, \w_o_address~44 , w_o_address~44, pc8001, 1
instance = comp, \w_o_address~45 , w_o_address~45, pc8001, 1
instance = comp, \w_o_address~42 , w_o_address~42, pc8001, 1
instance = comp, \w_o_address~43 , w_o_address~43, pc8001, 1
instance = comp, \w_o_address~46 , w_o_address~46, pc8001, 1
instance = comp, \Z80|Mux8~2 , Z80|Mux8~2, pc8001, 1
instance = comp, \Z80|Mux8~3 , Z80|Mux8~3, pc8001, 1
instance = comp, \Z80|Mux8~0 , Z80|Mux8~0, pc8001, 1
instance = comp, \Z80|Mux8~1 , Z80|Mux8~1, pc8001, 1
instance = comp, \w_o_address~47 , w_o_address~47, pc8001, 1
instance = comp, \w_romram_n_oe~0 , w_romram_n_oe~0, pc8001, 1
instance = comp, \w_ram_n_we~0 , w_ram_n_we~0, pc8001, 1
instance = comp, \Z80|Mux8~4 , Z80|Mux8~4, pc8001, 1
instance = comp, \w_ram_n_ce~0 , w_ram_n_ce~0, pc8001, 1
instance = comp, \crtc|colormode , crtc|colormode, pc8001, 1
instance = comp, \crtc|always3~2 , crtc|always3~2, pc8001, 1
instance = comp, \crtc|text_adr[0] , crtc|text_adr[0], pc8001, 1
instance = comp, \crtc|rowbuf_adr[0]~0 , crtc|rowbuf_adr[0]~0, pc8001, 1
instance = comp, \crtc|text_adr[1] , crtc|text_adr[1], pc8001, 1
instance = comp, \crtc|text_adr[2] , crtc|text_adr[2], pc8001, 1
instance = comp, \crtc|text_adr[3] , crtc|text_adr[3], pc8001, 1
instance = comp, \crtc|atr_adr[0] , crtc|atr_adr[0], pc8001, 1
instance = comp, \crtc|atr_adr[1] , crtc|atr_adr[1], pc8001, 1
instance = comp, \crtc|rowbuf_adr[2]~2 , crtc|rowbuf_adr[2]~2, pc8001, 1
instance = comp, \crtc|atr_adr[2] , crtc|atr_adr[2], pc8001, 1
instance = comp, \crtc|rowbuf_adr[3]~3 , crtc|rowbuf_adr[3]~3, pc8001, 1
instance = comp, \crtc|atr_adr[3] , crtc|atr_adr[3], pc8001, 1
instance = comp, \crtc|text_adr[4] , crtc|text_adr[4], pc8001, 1
instance = comp, \crtc|rowbuf_adr[4]~4 , crtc|rowbuf_adr[4]~4, pc8001, 1
instance = comp, \crtc|atr_adr[4] , crtc|atr_adr[4], pc8001, 1
instance = comp, \crtc|text_adr[5] , crtc|text_adr[5], pc8001, 1
instance = comp, \crtc|rowbuf_adr[5]~5 , crtc|rowbuf_adr[5]~5, pc8001, 1
instance = comp, \crtc|text_adr[6] , crtc|text_adr[6], pc8001, 1
instance = comp, \crtc|atr_adr[5] , crtc|atr_adr[5], pc8001, 1
instance = comp, \crtc|rowbuf_adr[6]~6 , crtc|rowbuf_adr[6]~6, pc8001, 1
instance = comp, \w_io_data[2]~25 , w_io_data[2]~25, pc8001, 1
instance = comp, \w_io_data[1]~26 , w_io_data[1]~26, pc8001, 1
instance = comp, \w_io_data[0]~27 , w_io_data[0]~27, pc8001, 1
instance = comp, \w_io_data[3]~28 , w_io_data[3]~28, pc8001, 1
instance = comp, \w_io_data[4]~29 , w_io_data[4]~29, pc8001, 1
instance = comp, \w_io_data[5]~30 , w_io_data[5]~30, pc8001, 1
instance = comp, \w_io_data[6]~31 , w_io_data[6]~31, pc8001, 1
instance = comp, \w_io_data[7]~32 , w_io_data[7]~32, pc8001, 1
instance = comp, \crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2 , crtc|rowbuf|altsyncram_component|auto_generated|ram_block1a2, pc8001, 1
instance = comp, \crtc|Equal11~0 , crtc|Equal11~0, pc8001, 1
instance = comp, \crtc|atr_data[10] , crtc|atr_data[10], pc8001, 1
instance = comp, \crtc|atr_data[11] , crtc|atr_data[11], pc8001, 1
instance = comp, \crtc|atr_data[12] , crtc|atr_data[12], pc8001, 1
instance = comp, \crtc|atr_data[13] , crtc|atr_data[13], pc8001, 1
instance = comp, \crtc|atr_data[8] , crtc|atr_data[8], pc8001, 1
instance = comp, \crtc|atr_data[9] , crtc|atr_data[9], pc8001, 1
instance = comp, \crtc|always4~3 , crtc|always4~3, pc8001, 1
instance = comp, \crtc|atr_data[14] , crtc|atr_data[14], pc8001, 1
instance = comp, \crtc|always4~5 , crtc|always4~5, pc8001, 1
instance = comp, \crtc|rowbuf_adr[1]~1 , crtc|rowbuf_adr[1]~1, pc8001, 1
instance = comp, \crtc|Equal12~1 , crtc|Equal12~1, pc8001, 1
instance = comp, \crtc|atr_data[5] , crtc|atr_data[5], pc8001, 1
instance = comp, \crtc|atr~2 , crtc|atr~2, pc8001, 1
instance = comp, \crtc|atr0[4]~0 , crtc|atr0[4]~0, pc8001, 1
instance = comp, \crtc|atr0[4] , crtc|atr0[4], pc8001, 1
instance = comp, \crtc|atr[0]~4 , crtc|atr[0]~4, pc8001, 1
instance = comp, \crtc|atr_data[3] , crtc|atr_data[3], pc8001, 1
instance = comp, \crtc|atr[6]~12 , crtc|atr[6]~12, pc8001, 1
instance = comp, \crtc|atr[4] , crtc|atr[4], pc8001, 1
instance = comp, \crtc|Equal12~0 , crtc|Equal12~0, pc8001, 1
instance = comp, \crtc|always5~0 , crtc|always5~0, pc8001, 1
instance = comp, \crtc|color[0] , crtc|color[0], pc8001, 1
instance = comp, \crtc|atr_data[2] , crtc|atr_data[2], pc8001, 1
instance = comp, \crtc|atr0[2] , crtc|atr0[2], pc8001, 1
instance = comp, \crtc|atr[2] , crtc|atr[2], pc8001, 1
instance = comp, \crtc|qrev , crtc|qrev, pc8001, 1
instance = comp, \crtc|Equal19~0 , crtc|Equal19~0, pc8001, 1
instance = comp, \crtc|xcurs[5] , crtc|xcurs[5], pc8001, 1
instance = comp, \crtc|qcurs~2 , crtc|qcurs~2, pc8001, 1
instance = comp, \crtc|xcurs[0] , crtc|xcurs[0], pc8001, 1
instance = comp, \crtc|ycurs[4]~10 , crtc|ycurs[4]~10, pc8001, 1
instance = comp, \crtc|ycurs[4]~11 , crtc|ycurs[4]~11, pc8001, 1
instance = comp, \crtc|ycurs[4] , crtc|ycurs[4], pc8001, 1
instance = comp, \crtc|ycnt[0] , crtc|ycnt[0], pc8001, 1
instance = comp, \crtc|ycnt[1] , crtc|ycnt[1], pc8001, 1
instance = comp, \crtc|ycnt[2] , crtc|ycnt[2], pc8001, 1
instance = comp, \crtc|ycnt[3] , crtc|ycnt[3], pc8001, 1
instance = comp, \crtc|ycnt[4] , crtc|ycnt[4], pc8001, 1
instance = comp, \crtc|ycurs[3] , crtc|ycurs[3], pc8001, 1
instance = comp, \crtc|qcurs~5 , crtc|qcurs~5, pc8001, 1
instance = comp, \crtc|vcnt[4]~15 , crtc|vcnt[4]~15, pc8001, 1
instance = comp, \crtc|vcnt[0] , crtc|vcnt[0], pc8001, 1
instance = comp, \crtc|vcnt[1] , crtc|vcnt[1], pc8001, 1
instance = comp, \crtc|vcnt[2] , crtc|vcnt[2], pc8001, 1
instance = comp, \crtc|vcnt[3] , crtc|vcnt[3], pc8001, 1
instance = comp, \crtc|vcnt[4] , crtc|vcnt[4], pc8001, 1
instance = comp, \crtc|vcnt[5] , crtc|vcnt[5], pc8001, 1
instance = comp, \crtc|ycurs[2] , crtc|ycurs[2], pc8001, 1
instance = comp, \crtc|ycurs[1] , crtc|ycurs[1], pc8001, 1
instance = comp, \crtc|qcurs~4 , crtc|qcurs~4, pc8001, 1
instance = comp, \crtc|ycurs[0] , crtc|ycurs[0], pc8001, 1
instance = comp, \crtc|qcurs~3 , crtc|qcurs~3, pc8001, 1
instance = comp, \crtc|qcurs~6 , crtc|qcurs~6, pc8001, 1
instance = comp, \crtc|qcurs , crtc|qcurs, pc8001, 1
instance = comp, \crtc|vcnt[6] , crtc|vcnt[6], pc8001, 1
instance = comp, \crtc|atr_data[0] , crtc|atr_data[0], pc8001, 1
instance = comp, \crtc|atr0[0] , crtc|atr0[0], pc8001, 1
instance = comp, \crtc|atr[0] , crtc|atr[0], pc8001, 1
instance = comp, \crtc|atr0[1] , crtc|atr0[1], pc8001, 1
instance = comp, \crtc|atr_data[1] , crtc|atr_data[1], pc8001, 1
instance = comp, \crtc|atr[1] , crtc|atr[1], pc8001, 1
instance = comp, \crtc|qinh , crtc|qinh, pc8001, 1
instance = comp, \crtc|Mux0~0 , crtc|Mux0~0, pc8001, 1
instance = comp, \crtc|Mux0~1 , crtc|Mux0~1, pc8001, 1
instance = comp, \crtc|atr0[3] , crtc|atr0[3], pc8001, 1
instance = comp, \crtc|atr_data[4] , crtc|atr_data[4], pc8001, 1
instance = comp, \crtc|atr_data[7] , crtc|atr_data[7], pc8001, 1
instance = comp, \crtc|atr[3] , crtc|atr[3], pc8001, 1
instance = comp, \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7 , crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a7, pc8001, 1
instance = comp, \crtc|chrline~2 , crtc|chrline~2, pc8001, 1
instance = comp, \crtc|chrline~6 , crtc|chrline~6, pc8001, 1
instance = comp, \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5 , crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a5, pc8001, 1
instance = comp, \crtc|chrline~8 , crtc|chrline~8, pc8001, 1
instance = comp, \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3 , crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a3, pc8001, 1
instance = comp, \crtc|Mux1~0 , crtc|Mux1~0, pc8001, 1
instance = comp, \crtc|Mux1~1 , crtc|Mux1~1, pc8001, 1
instance = comp, \crtc|chrline~12 , crtc|chrline~12, pc8001, 1
instance = comp, \crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1 , crtc|cg|Ram0_rtl_0|auto_generated|ram_block1a1, pc8001, 1
instance = comp, \crtc|chrline~17 , crtc|chrline~17, pc8001, 1
instance = comp, \crtc|chrline[2]~5 , crtc|chrline[2]~5, pc8001, 1
instance = comp, \crtc|chrline~16 , crtc|chrline~16, pc8001, 1
instance = comp, \crtc|chrline~18 , crtc|chrline~18, pc8001, 1
instance = comp, \crtc|chrline~3 , crtc|chrline~3, pc8001, 1
instance = comp, \crtc|chrline[0] , crtc|chrline[0], pc8001, 1
instance = comp, \crtc|chrline[1] , crtc|chrline[1], pc8001, 1
instance = comp, \crtc|chrline~14 , crtc|chrline~14, pc8001, 1
instance = comp, \crtc|chrline[2] , crtc|chrline[2], pc8001, 1
instance = comp, \crtc|chrline[3] , crtc|chrline[3], pc8001, 1
instance = comp, \crtc|chrline~10 , crtc|chrline~10, pc8001, 1
instance = comp, \crtc|chrline[4] , crtc|chrline[4], pc8001, 1
instance = comp, \crtc|chrline[5] , crtc|chrline[5], pc8001, 1
instance = comp, \crtc|chrline[6] , crtc|chrline[6], pc8001, 1
instance = comp, \crtc|chrline[7] , crtc|chrline[7], pc8001, 1
instance = comp, \crtc|y0~0 , crtc|y0~0, pc8001, 1
instance = comp, \crtc|y_out[0]~0 , crtc|y_out[0]~0, pc8001, 1
instance = comp, \crtc|atr0[5] , crtc|atr0[5], pc8001, 1
instance = comp, \crtc|atr_data[6] , crtc|atr_data[6], pc8001, 1
instance = comp, \crtc|atr[5] , crtc|atr[5], pc8001, 1
instance = comp, \crtc|color[1] , crtc|color[1], pc8001, 1
instance = comp, \crtc|y_out[1]~1 , crtc|y_out[1]~1, pc8001, 1
instance = comp, \crtc|atr0[6] , crtc|atr0[6], pc8001, 1
instance = comp, \crtc|atr[6] , crtc|atr[6], pc8001, 1
instance = comp, \crtc|color[2] , crtc|color[2], pc8001, 1
instance = comp, \crtc|LessThan6~0 , crtc|LessThan6~0, pc8001, 1
instance = comp, \crtc|hvalid~0 , crtc|hvalid~0, pc8001, 1
instance = comp, \crtc|LessThan6~1 , crtc|LessThan6~1, pc8001, 1
instance = comp, \crtc|q0 , crtc|q0, pc8001, 1
instance = comp, \crtc|y_out[2]~2 , crtc|y_out[2]~2, pc8001, 1
instance = comp, \crtc|y_out[3]~3 , crtc|y_out[3]~3, pc8001, 1
instance = comp, \crtc|burst~1 , crtc|burst~1, pc8001, 1
instance = comp, \crtc|colordata|Decoder1~2 , crtc|colordata|Decoder1~2, pc8001, 1
instance = comp, \crtc|colordata|data[0] , crtc|colordata|data[0], pc8001, 1
instance = comp, \crtc|colordata|Decoder0~0 , crtc|colordata|Decoder0~0, pc8001, 1
instance = comp, \crtc|ctmp~1 , crtc|ctmp~1, pc8001, 1
instance = comp, \crtc|comb~0 , crtc|comb~0, pc8001, 1
instance = comp, \crtc|ctmp~0 , crtc|ctmp~0, pc8001, 1
instance = comp, \crtc|colordata|Decoder0~1 , crtc|colordata|Decoder0~1, pc8001, 1
instance = comp, \crtc|colordata|WideOr2~3 , crtc|colordata|WideOr2~3, pc8001, 1
instance = comp, \crtc|colordata|WideOr2~5 , crtc|colordata|WideOr2~5, pc8001, 1
instance = comp, \crtc|colordata|WideOr2~2 , crtc|colordata|WideOr2~2, pc8001, 1
instance = comp, \crtc|colordata|data[1] , crtc|colordata|data[1], pc8001, 1
instance = comp, \crtc|c_out[1]~1 , crtc|c_out[1]~1, pc8001, 1
instance = comp, \crtc|colordata|WideOr1~4 , crtc|colordata|WideOr1~4, pc8001, 1
instance = comp, \crtc|colordata|WideOr1~2 , crtc|colordata|WideOr1~2, pc8001, 1
instance = comp, \crtc|colordata|data[2] , crtc|colordata|data[2], pc8001, 1
instance = comp, \crtc|c_out[2]~2 , crtc|c_out[2]~2, pc8001, 1
instance = comp, \crtc|colordata|WideOr0~0 , crtc|colordata|WideOr0~0, pc8001, 1
instance = comp, \crtc|colordata|data[3] , crtc|colordata|data[3], pc8001, 1
instance = comp, \crtc|c_out[3]~3 , crtc|c_out[3]~3, pc8001, 1
instance = comp, \cin[3]~3 , cin[3]~3, pc8001, 1
instance = comp, \motor~reg0 , motor~reg0, pc8001, 1
instance = comp, \vtune~I , vtune, pc8001, 1
instance = comp, \IO_D[0]~I , IO_D[0], pc8001, 1
instance = comp, \IO_D[1]~I , IO_D[1], pc8001, 1
instance = comp, \IO_D[2]~I , IO_D[2], pc8001, 1
instance = comp, \IO_D[3]~I , IO_D[3], pc8001, 1
instance = comp, \IO_D[4]~I , IO_D[4], pc8001, 1
instance = comp, \IO_D[5]~I , IO_D[5], pc8001, 1
instance = comp, \IO_D[6]~I , IO_D[6], pc8001, 1
instance = comp, \IO_D[7]~I , IO_D[7], pc8001, 1
instance = comp, \clk_out~I , clk_out, pc8001, 1
instance = comp, \ind~I , ind, pc8001, 1
instance = comp, \O_A[0]~I , O_A[0], pc8001, 1
instance = comp, \O_A[1]~I , O_A[1], pc8001, 1
instance = comp, \O_A[2]~I , O_A[2], pc8001, 1
instance = comp, \O_A[3]~I , O_A[3], pc8001, 1
instance = comp, \O_A[4]~I , O_A[4], pc8001, 1
instance = comp, \O_A[5]~I , O_A[5], pc8001, 1
instance = comp, \O_A[6]~I , O_A[6], pc8001, 1
instance = comp, \O_A[7]~I , O_A[7], pc8001, 1
instance = comp, \O_A[8]~I , O_A[8], pc8001, 1
instance = comp, \O_A[9]~I , O_A[9], pc8001, 1
instance = comp, \O_A[10]~I , O_A[10], pc8001, 1
instance = comp, \O_A[11]~I , O_A[11], pc8001, 1
instance = comp, \O_A[12]~I , O_A[12], pc8001, 1
instance = comp, \O_A[13]~I , O_A[13], pc8001, 1
instance = comp, \O_A[14]~I , O_A[14], pc8001, 1
instance = comp, \O_A[15]~I , O_A[15], pc8001, 1
instance = comp, \O_A[16]~I , O_A[16], pc8001, 1
instance = comp, \O_nRD~I , O_nRD, pc8001, 1
instance = comp, \O_nWR~I , O_nWR, pc8001, 1
instance = comp, \O_nCS1~I , O_nCS1, pc8001, 1
instance = comp, \O_nCS2~I , O_nCS2, pc8001, 1
instance = comp, \y_out[0]~I , y_out[0], pc8001, 1
instance = comp, \y_out[1]~I , y_out[1], pc8001, 1
instance = comp, \y_out[2]~I , y_out[2], pc8001, 1
instance = comp, \y_out[3]~I , y_out[3], pc8001, 1
instance = comp, \c_out[0]~I , c_out[0], pc8001, 1
instance = comp, \c_out[1]~I , c_out[1], pc8001, 1
instance = comp, \c_out[2]~I , c_out[2], pc8001, 1
instance = comp, \c_out[3]~I , c_out[3], pc8001, 1
instance = comp, \beep_out~I , beep_out, pc8001, 1
instance = comp, \motor~I , motor, pc8001, 1
instance = comp, \I_SW_0~I , I_SW_0, pc8001, 1
instance = comp, \I_SW_1~I , I_SW_1, pc8001, 1
