
---------- Begin Simulation Statistics ----------
final_tick                                83331376500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 232483                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687800                       # Number of bytes of host memory used
host_op_rate                                   232939                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   430.14                       # Real time elapsed on the host
host_tick_rate                              193730906                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083331                       # Number of seconds simulated
sim_ticks                                 83331376500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.617903                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095616                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103654                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728085                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             995                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              703                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478185                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65350                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.666628                       # CPI: cycles per instruction
system.cpu.discardedOps                        190784                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610430                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403317                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001635                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        34141499                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.600014                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        166662753                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132521254                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106660                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229857                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          172                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       708089                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          286                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1416901                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            286                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83331376500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38025                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72922                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33727                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85183                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85183                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38025                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       353065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 353065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25104640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25104640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123208                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123208    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123208                       # Request fanout histogram
system.membus.respLayer1.occupancy         1151830250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           841969000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83331376500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            419834                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       730385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          441                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           84197                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           288978                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          288977                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           651                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419183                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2123969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2125712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       139776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    174799744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              174939520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          106934                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9334016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           815746                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000561                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023688                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 815288     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    458      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             815746                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2024258500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1770402495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1627500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83331376500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  219                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               585380                       # number of demand (read+write) hits
system.l2.demand_hits::total                   585599                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 219                       # number of overall hits
system.l2.overall_hits::.cpu.data              585380                       # number of overall hits
system.l2.overall_hits::total                  585599                       # number of overall hits
system.l2.demand_misses::.cpu.inst                432                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             122781                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123213                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               432                       # number of overall misses
system.l2.overall_misses::.cpu.data            122781                       # number of overall misses
system.l2.overall_misses::total                123213                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37846000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11200759500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11238605500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37846000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11200759500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11238605500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              651                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708161                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               708812                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             651                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708161                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              708812                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.663594                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.173380                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.173830                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.663594                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.173380                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.173830                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87606.481481                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91225.511276                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91212.822511                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87606.481481                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91225.511276                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91212.822511                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               72922                       # number of writebacks
system.l2.writebacks::total                     72922                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           432                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        122776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123208                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       122776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123208                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33526000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9972650000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10006176000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33526000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9972650000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10006176000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.663594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.173373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173823                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.663594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.173373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173823                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77606.481481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81226.379748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81213.687423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77606.481481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81226.379748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81213.687423                       # average overall mshr miss latency
system.l2.replacements                         106934                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       657463                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657463                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       657463                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657463                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          418                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              418                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          418                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          418                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            203795                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                203795                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85183                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7923147000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7923147000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        288978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            288978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.294773                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.294773                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93013.242079                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93013.242079                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7071317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7071317000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.294773                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.294773                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83013.242079                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83013.242079                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            219                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                219                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          432                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              432                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37846000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37846000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.663594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.663594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87606.481481                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87606.481481                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          432                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          432                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33526000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33526000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.663594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.663594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77606.481481                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77606.481481                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        381585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            381585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3277612500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3277612500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419183                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419183                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089694                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089694                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87175.182191                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87175.182191                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37593                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37593                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2901333000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2901333000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77177.479850                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77177.479850                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83331376500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15946.190318                       # Cycle average of tags in use
system.l2.tags.total_refs                     1416723                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123318                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.488372                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.277340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        56.905616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15855.007362                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973278                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          684                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6512                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11457150                       # Number of tag accesses
system.l2.tags.data_accesses                 11457150                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83331376500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          55296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15715328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15770624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        55296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9334016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9334016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          122776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        72922                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              72922                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            663568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         188588364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             189251932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       663568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           663568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112010822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112010822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112010822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           663568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        188588364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301262754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    145844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    245514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003379269500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8789                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8789                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              449333                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137197                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123208                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72922                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246416                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145844                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9149                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4631162750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1231890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9250750250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18796.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37546.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   203224                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  116299                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246416                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145844                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.445497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.711780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.448898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3390      4.67%      4.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44377     61.08%     65.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4731      6.51%     72.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1507      2.07%     74.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1640      2.26%     76.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1721      2.37%     78.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          863      1.19%     80.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          821      1.13%     81.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13606     18.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72656                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.030493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.317594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.110185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8764     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           22      0.25%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8789                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.590397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.561326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6383     72.62%     72.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.34%     72.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2162     24.60%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               48      0.55%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              146      1.66%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.15%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8789                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15768192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9332032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15770624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9334016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       189.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    189.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83331332000                       # Total gap between requests
system.mem_ctrls.avgGap                     424878.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        55296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15712896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9332032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 663567.581893958035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 188559179.746658802032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111987013.679055213928                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       245552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       145844                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29378500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9221371750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1927990656500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34002.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37553.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13219540.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            256554480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136335375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           877077600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          378006300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6577877280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17439103830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17313687840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42978642705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.755823                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  44812523000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2782520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35736333500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            262295040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            139394145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           882061320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          383137560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6577877280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17706715410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17088330720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43039811475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.489866                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44225460750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2782520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36323395750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83331376500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83331376500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050477                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050477                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050477                       # number of overall hits
system.cpu.icache.overall_hits::total         8050477                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          651                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            651                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          651                       # number of overall misses
system.cpu.icache.overall_misses::total           651                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41901500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41901500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41901500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41901500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051128                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051128                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051128                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051128                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000081                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000081                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000081                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000081                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64364.823349                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64364.823349                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64364.823349                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64364.823349                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          441                       # number of writebacks
system.cpu.icache.writebacks::total               441                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          651                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          651                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          651                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          651                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41250500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41250500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41250500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41250500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000081                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000081                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000081                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000081                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63364.823349                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63364.823349                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63364.823349                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63364.823349                       # average overall mshr miss latency
system.cpu.icache.replacements                    441                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050477                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050477                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          651                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           651                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41901500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41901500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051128                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051128                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000081                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000081                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64364.823349                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64364.823349                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          651                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          651                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41250500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41250500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63364.823349                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63364.823349                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83331376500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           179.820359                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051128                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               651                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12367.324117                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   179.820359                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.702423                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.702423                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8051779                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8051779                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83331376500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83331376500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83331376500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51312369                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51312369                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51312968                       # number of overall hits
system.cpu.dcache.overall_hits::total        51312968                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       739690                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         739690                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       747510                       # number of overall misses
system.cpu.dcache.overall_misses::total        747510                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21241168000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21241168000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21241168000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21241168000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52052059                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52052059                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52060478                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52060478                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014211                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014211                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014358                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014358                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28716.310887                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28716.310887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28415.898115                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28415.898115                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       657463                       # number of writebacks
system.cpu.dcache.writebacks::total            657463                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35484                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35484                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35484                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35484                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708161                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18114056000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18114056000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18447102500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18447102500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013603                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013603                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25722.666379                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25722.666379                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26049.305878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26049.305878                       # average overall mshr miss latency
system.cpu.dcache.replacements                 707648                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40684129                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40684129                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417838                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417838                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8174545500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8174545500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41101967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41101967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19563.911133                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19563.911133                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2610                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2610                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7615346500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7615346500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18340.156492                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18340.156492                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10628240                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10628240                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       321852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       321852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13066622500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13066622500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40598.233039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40598.233039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32874                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32874                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       288978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10498709500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10498709500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36330.480175                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36330.480175                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    333046500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    333046500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84208.975980                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84208.975980                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83331376500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.301733                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021204                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708160                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.459676                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.301733                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104829268                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104829268                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83331376500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83331376500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
