$date
	Sun Oct 23 04:11:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#501448
b1100 !
1"
#501450
b1100 &
b1100 %
1$
#501451
0"
#501454
b110 &
b110 %
#501458
b11 &
b11 %
#501462
b1010 &
b1010 %
#501466
b101 &
b101 %
#501470
b10000 &
b10000 %
#501474
b1000 &
b1000 %
#501478
b100 &
b100 %
#501482
b10 &
b10 %
#501486
b1 &
1#
b1 %
#501490
b0 &
b0 %
0#
0$
#1517649
b1 !
1"
#1517650
b1 &
b1 %
1$
#1517651
0"
#1517654
1#
#1517658
b0 &
b0 %
0#
0$
#2484932
b1111 !
1"
#2484934
b1111 &
b1111 %
1$
#2484935
0"
#2484938
b101110 &
b101110 %
#2484942
b10111 &
b10111 %
#2484946
b1000110 &
b1000110 %
#2484950
b100011 &
b100011 %
#2484954
b1101010 &
b1101010 %
#2484958
b110101 &
b110101 %
#2484962
b10100000 &
b10100000 %
#2484966
b1010000 &
b1010000 %
#2484970
b101000 &
b101000 %
#2484974
b10100 &
b10100 %
#2484978
b1010 &
b1010 %
#2484982
b101 &
b101 %
#2484986
b10000 &
b10000 %
#2484990
b1000 &
b1000 %
#2484994
b100 &
b100 %
#2484998
b10 &
b10 %
#2485002
b1 &
b1 %
1#
#2485006
b0 &
0#
b0 %
0$
#4500012
