
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: C:\Gowin\1.9.5\19502_40903\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: GW-SW-049

Implementation : rev_1

# Written on Wed Jun 10 14:57:00 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                                   Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                                   Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                  100.0 MHz     10.000        system       system_clkgroup           0    
                                                                                                                                                          
0 -       _~usb_1p1_USB_TOP__2235_10182_256_10s_10s|PHY_CLKOUT_inferred_clock     84.6 MHz      11.819        inferred     Autoconstr_clkgroup_0     427  
==========================================================================================================================================================


Clock Load Summary
******************

                                                                        Clock     Source                           Clock Pin                Non-clock Pin     Non-clock Pin
Clock                                                                   Load      Pin                              Seq Example              Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                  0         -                                -                        -                 -            
                                                                                                                                                                           
_~usb_1p1_USB_TOP__2235_10182_256_10s_10s|PHY_CLKOUT_inferred_clock     427       u_usb_1p1.Phy.CLK(USB20_PHY)     u_usb_1p1.RESET_IN.C     -                 -            
===========================================================================================================================================================================
