

================================================================
== Vitis HLS Report for 'fft32_Pipeline_output_loop'
================================================================
* Date:           Wed Jun 25 08:49:57 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol_2
* Solution:       opt2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.910 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- output_loop  |       32|       32|         2|          1|          1|    32|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     46|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     18|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      11|    109|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      530|  400|  157200|  78600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_2_1_16_1_1_U79  |mux_2_1_16_1_1  |        0|   0|  0|   9|    0|
    |mux_2_1_16_1_1_U80  |mux_2_1_16_1_1  |        0|   0|  0|   9|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  18|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln157_fu_131_p2        |         +|   0|  0|  14|           6|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln157_fu_125_p2       |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln161_fu_159_p2       |      icmp|   0|  0|  14|           6|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  46|          20|          16|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    6|         12|
    |i_fu_54                  |   9|          2|    6|         12|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   15|         30|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_54                  |  6|   0|    6|          0|
    |icmp_ln161_reg_238       |  1|   0|    1|          0|
    |trunc_ln157_reg_212      |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  fft32_Pipeline_output_loop|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  fft32_Pipeline_output_loop|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  fft32_Pipeline_output_loop|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  fft32_Pipeline_output_loop|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  fft32_Pipeline_output_loop|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  fft32_Pipeline_output_loop|  return value|
|out_stream_TREADY       |   in|    1|        axis|                  out_stream|       pointer|
|out_stream_TDATA        |  out|   48|        axis|                  out_stream|       pointer|
|out_stream_TVALID       |  out|    1|        axis|                  out_stream|       pointer|
|stage2_real_address0    |  out|    4|   ap_memory|                 stage2_real|         array|
|stage2_real_ce0         |  out|    1|   ap_memory|                 stage2_real|         array|
|stage2_real_q0          |   in|   16|   ap_memory|                 stage2_real|         array|
|stage2_real_1_address0  |  out|    4|   ap_memory|               stage2_real_1|         array|
|stage2_real_1_ce0       |  out|    1|   ap_memory|               stage2_real_1|         array|
|stage2_real_1_q0        |   in|   16|   ap_memory|               stage2_real_1|         array|
|stage2_imag_address0    |  out|    4|   ap_memory|                 stage2_imag|         array|
|stage2_imag_ce0         |  out|    1|   ap_memory|                 stage2_imag|         array|
|stage2_imag_q0          |   in|   16|   ap_memory|                 stage2_imag|         array|
|stage2_imag_1_address0  |  out|    4|   ap_memory|               stage2_imag_1|         array|
|stage2_imag_1_ce0       |  out|    1|   ap_memory|               stage2_imag_1|         array|
|stage2_imag_1_q0        |   in|   16|   ap_memory|               stage2_imag_1|         array|
+------------------------+-----+-----+------------+----------------------------+--------------+

