// Seed: 3466949990
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_4;
  logic id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd91,
    parameter id_3 = 32'd38,
    parameter id_5 = 32'd70,
    parameter id_8 = 32'd21
) (
    input supply0 id_0,
    input tri1 id_1,
    input supply0 _id_2,
    input wor _id_3,
    input tri1 id_4,
    input wor _id_5,
    output wor id_6,
    output tri1 id_7,
    input tri0 _id_8,
    output wor id_9,
    input uwire id_10,
    input supply0 id_11,
    input uwire id_12,
    input wor id_13,
    input uwire id_14,
    output tri0 id_15,
    output supply1 id_16,
    input wor id_17,
    input tri1 id_18
);
  logic [id_3 : id_8] id_20[id_5 : id_2];
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
endmodule
