// Seed: 135058192
module module_0 (
    output wor id_0,
    output tri1 id_1,
    input wor id_2
    , id_11,
    input supply1 id_3,
    output tri0 id_4,
    output wor id_5,
    input wire id_6,
    input tri id_7,
    output tri0 id_8,
    input tri0 id_9
);
  assign id_5 = id_6;
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    input  wire  id_3,
    input  wor   id_4,
    output wire  id_5,
    input  wire  id_6,
    input  tri0  id_7,
    output tri0  id_8
);
  wire id_10;
  module_0(
      id_5, id_5, id_4, id_1, id_8, id_5, id_6, id_1, id_0, id_1
  );
  wire id_11;
endmodule
