{"id": "2510.26985", "categories": ["cs.AR", "eess.SP"], "pdf": "https://arxiv.org/pdf/2510.26985", "abs": "https://arxiv.org/abs/2510.26985", "authors": ["Mostafa Darvishi"], "title": "Practical Timing Closure in FPGA and ASIC Designs: Methods, Challenges, and Case Studies", "comment": "5 figures, 3 tables", "summary": "This paper presents an in-depth analysis of timing closure challenges and\nconstraints in Field Programmable Gate Arrays (FPGAs) and Application Specific\nIntegrated Circuits (ASICs). We examine core timing principles, architectural\ndistinctions, and design methodologies influencing timing behavior in both\ntechnologies. A case study comparing the Xilinx Kintex UltraScale+ FPGA\n(XCKU040) with a 7nm ASIC highlights practical timing analysis and performance\ntrade-offs. Experimental results show ASICs achieve superior timing of 45ps\nsetup and 35ps hold, while modern FPGAs remain competitive with 180ps setup and\n120ps hold times, validating their suitability for high-performance designs.", "AI": {"tldr": "\u672c\u6587\u5206\u6790\u4e86FPGA\u548cASIC\u7684\u65f6\u5e8f\u6536\u655b\u6311\u6218\uff0c\u901a\u8fc7Xilinx Kintex UltraScale+ FPGA\u4e0e7nm ASIC\u7684\u5bf9\u6bd4\u7814\u7a76\uff0c\u5c55\u793a\u4e86ASIC\u5728\u65f6\u5e8f\u6027\u80fd\u4e0a\u7684\u4f18\u52bf\uff0845ps\u5efa\u7acb\u65f6\u95f4/35ps\u4fdd\u6301\u65f6\u95f4\uff09\u4ee5\u53caFPGA\u7684\u7ade\u4e89\u529b\uff08180ps\u5efa\u7acb\u65f6\u95f4/120ps\u4fdd\u6301\u65f6\u95f4\uff09\u3002", "motivation": "\u7814\u7a76FPGA\u548cASIC\u5728\u65f6\u5e8f\u7ea6\u675f\u548c\u95ed\u5408\u65b9\u9762\u7684\u6838\u5fc3\u6311\u6218\uff0c\u4e3a\u9ad8\u6027\u80fd\u8bbe\u8ba1\u9009\u62e9\u63d0\u4f9b\u5b9e\u8df5\u6307\u5bfc\u3002", "method": "\u91c7\u7528\u6df1\u5ea6\u5206\u6790\u65f6\u5e8f\u539f\u7406\u3001\u67b6\u6784\u5dee\u5f02\u548c\u8bbe\u8ba1\u65b9\u6cd5\uff0c\u5e76\u901a\u8fc7XCKU040 FPGA\u4e0e7nm ASIC\u7684\u6848\u4f8b\u7814\u7a76\u8fdb\u884c\u5bf9\u6bd4\u9a8c\u8bc1\u3002", "result": "\u5b9e\u9a8c\u7ed3\u679c\u663e\u793aASIC\u5b9e\u73b045ps\u5efa\u7acb\u65f6\u95f4\u548c35ps\u4fdd\u6301\u65f6\u95f4\u7684\u4f18\u5f02\u65f6\u5e8f\u6027\u80fd\uff0c\u800c\u73b0\u4ee3FPGA\u4ecd\u4fdd\u6301\u7ade\u4e89\u529b\uff08180ps\u5efa\u7acb\u65f6\u95f4/120ps\u4fdd\u6301\u65f6\u95f4\uff09\u3002", "conclusion": "\u9a8c\u8bc1\u4e86FPGA\u5728\u9ad8\u6027\u80fd\u8bbe\u8ba1\u4e2d\u7684\u9002\u7528\u6027\uff0c\u540c\u65f6\u660e\u786e\u4e86ASIC\u5728\u65f6\u5e8f\u6027\u80fd\u4e0a\u7684\u6280\u672f\u4f18\u52bf\u3002"}}
{"id": "2510.27070", "categories": ["cs.AR", "cs.CR"], "pdf": "https://arxiv.org/pdf/2510.27070", "abs": "https://arxiv.org/abs/2510.27070", "authors": ["Dong Tong"], "title": "Descriptor-Based Object-Aware Memory Systems: A Comprehensive Review", "comment": null, "summary": "The security and efficiency of modern computing systems are fundamentally\nundermined by the absence of a native architectural mechanism to propagate\nhigh-level program semantics, such as object identity, bounds, and lifetime,\nacross the hardware/software interface. This paper presents a comprehensive\nsurvey of the architectural paradigm designed to bridge this semantic gap:\ndescriptor-based, object-aware memory systems. By elevating the descriptor to a\nfirst-class architectural abstraction, this paradigm enables hardware to\ndynamically acquire and enforce the rich semantics of software-defined objects.\nThis survey systematically charts the evolution and current landscape of this\napproach. We establish the foundational concepts of memory objects and\ndescriptors and introduce a novel taxonomy of descriptor addressing modes,\nproviding a structured framework for analyzing and comparing diverse\nimplementations. Our unified analysis reveals how this paradigm holistically\naddresses the intertwined challenges of memory protection, management, and\nprocessing. As a culminating case study, we re-examine the CentroID model,\ndemonstrating how its hybrid tagged-pointer encoding and descriptor processing\nmechanisms embody the path toward practical and efficient object-aware designs.\nFinally, we outline how the explicit cross-layer communication of object\nsemantics provides a foundational research direction for next-generation cache\nhierarchies, unified virtual memory, and even 128-bit architectures.", "AI": {"tldr": "Summary generation failed", "motivation": "Motivation analysis unavailable", "method": "Method extraction failed", "result": "Result analysis unavailable", "conclusion": "Conclusion extraction failed"}}
