sv xpm --include "../../../ipstatic" \
"/home/sten/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \

verilog xil_defaultlib --include "../../../ipstatic" \
"../../../../Sten_Hulsbergen_DSP_FPGA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../Sten_Hulsbergen_DSP_FPGA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
