
---------- Begin Simulation Statistics ----------
final_tick                               16304400595683                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94172                       # Simulator instruction rate (inst/s)
host_mem_usage                               17610668                       # Number of bytes of host memory used
host_op_rate                                   131748                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10617.82                       # Real time elapsed on the host
host_tick_rate                               41909518                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999898087                       # Number of instructions simulated
sim_ops                                    1398880495                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.444988                       # Number of seconds simulated
sim_ticks                                444987776457                       # Number of ticks simulated
system.cpu0.committedInsts                         24                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     25090773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        97873                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     50167766                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        97874                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu0.num_fp_insts                           24                       # number of float instructions
system.cpu0.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu0.num_int_insts                          10                       # number of integer instructions
system.cpu0.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          8                       # Number of load instructions
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         24                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     25078783                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops        99103                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     50142643                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops        99103                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu1.num_fp_insts                           24                       # number of float instructions
system.cpu1.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu1.num_int_insts                          10                       # number of integer instructions
system.cpu1.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          8                       # Number of load instructions
system.cpu1.num_mem_refs                           10                       # number of memory refs
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         24                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     25085820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        98861                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     50156664                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        98861                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu2.num_fp_insts                           24                       # number of float instructions
system.cpu2.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu2.num_int_insts                          10                       # number of integer instructions
system.cpu2.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          8                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         2                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         24                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     25086190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops        97803                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     50158552                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops        97803                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu3.num_fp_insts                           24                       # number of float instructions
system.cpu3.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu3.num_int_insts                          10                       # number of integer instructions
system.cpu3.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          8                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         2                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     45120454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       90436909                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16346202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      32763297                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         71042903                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        51301736                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            349757009                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      5.345198                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                5.345198                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        296813590                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       151658111                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 454315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts        21791                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        19587068                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.263177                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           130021694                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          36758169                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      268797519                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     91699155                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          387                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     36802885                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    350256614                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     93263525                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        43285                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    351683642                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        582045                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    395963063                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles         22749                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    397641170                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2265                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         9226                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        12565                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        353280471                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            349991389                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.645615                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        228083251                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.261911                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             349998425                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       383426102                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      139901420                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.187084                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.187084                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         5791      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    136239210     38.73%     38.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       250650      0.07%     38.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv           14      0.00%     38.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      6295902      1.79%     40.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     40.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     40.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     40.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     40.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     40.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     40.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     40.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd          166      0.00%     40.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     40.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      1147392      0.33%     40.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     40.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt         1694      0.00%     40.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      2863949      0.81%     41.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     41.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     41.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     41.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     41.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     41.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     27045230      7.69%     49.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       592710      0.17%     49.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      2310031      0.66%     50.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     44923041     12.77%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     63.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     40642271     11.56%     74.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      6819296      1.94%     76.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     52649620     14.97%     91.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     29939947      8.51%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     351726927                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      193297566                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    380771438                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    186769583                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    187018357                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            9045702                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.025718                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         211591      2.34%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu           177      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             8      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc          147      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       594279      6.57%      8.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      8.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp        33413      0.37%      9.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        13824      0.15%      9.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      1476099     16.32%     25.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2900062     32.06%     57.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       123887      1.37%     59.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3685339     40.74%     99.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite         6876      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     167469272                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1667583402                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    163221806                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    163740112                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         350256587                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        351726927                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           27                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined       499605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        10001                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined       813937                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1335845283                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.263299                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.046705                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1223485883     91.59%     91.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     32492138      2.43%     94.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     20714723      1.55%     95.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     15779017      1.18%     96.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     15810250      1.18%     97.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     11067518      0.83%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      7275979      0.54%     99.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5524372      0.41%     99.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      3695403      0.28%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1335845283                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.263210                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      6679840                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1330020                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     91699155                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     36802885                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      179108045                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1336299598                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   1269                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         71027362                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        51290007                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249951769                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            349687232                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      5.346230                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                5.346230                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        296762249                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       151630363                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 452692                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts        21775                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        19583415                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.263195                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           130088959                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          36750156                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      268596894                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     91680459                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     36794731                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    350185591                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     93338803                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        43186                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    351707024                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        569678                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    397033637                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles         22751                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    398707347                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2264                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         9216                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect        12559                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        353289078                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            349921354                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.645656                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        228103360                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.261858                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             349928312                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       383533643                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      139871269                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.187048                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.187048                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         5805      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    136210575     38.72%     38.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       250656      0.07%     38.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           14      0.00%     38.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      6293878      1.79%     40.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     40.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     40.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     40.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     40.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     40.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     40.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     40.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd          166      0.00%     40.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     40.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      1147039      0.33%     40.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     40.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt         1696      0.00%     40.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      2863032      0.81%     41.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     41.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     41.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     41.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     41.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     41.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     27041006      7.69%     49.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       592711      0.17%     49.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      2309480      0.66%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     44915876     12.77%     63.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     63.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     63.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     63.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     40674856     11.56%     74.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6817666      1.94%     76.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     52692184     14.98%     91.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     29933557      8.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     351750210                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      193321160                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    380811915                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    186734031                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    186981573                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            9044152                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.025712                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         211530      2.34%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu           177      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             9      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc          146      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       594238      6.57%      8.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      8.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp        33508      0.37%      9.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt        14128      0.16%      9.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      1474977     16.31%     25.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     25.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2896646     32.03%     57.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       119521      1.32%     59.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3689206     40.79%     99.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite        10066      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     167467397                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1667589409                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    163187323                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    163704610                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         350185555                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        351750210                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded           36                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       498359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         9846                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined       810492                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1335846906                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.263316                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.046511                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1223465696     91.59%     91.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     32462698      2.43%     94.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     20730166      1.55%     95.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     15831182      1.19%     96.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     15823207      1.18%     97.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     11052048      0.83%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      7282158      0.55%     99.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5510390      0.41%     99.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      3689361      0.28%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1335846906                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.263227                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      6687125                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1328008                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     91680459                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     36794731                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      179165568                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1336299598                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   1243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         71026375                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        51289282                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249947950                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            349681677                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      5.346311                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                5.346311                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        296758093                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       151628080                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 467155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        21808                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        19583192                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.263155                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           130038698                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          36749604                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      269155026                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     91679241                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          314                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     36794268                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    350181446                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     93289094                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        43257                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    351653942                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        566314                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    397379571                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         22783                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    399038767                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         2270                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         9249                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        12559                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        353259872                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            349916573                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.645699                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        228099527                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.261855                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             349923574                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       383431777                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      139869618                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.187045                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.187045                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         5822      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    136208938     38.73%     38.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       250658      0.07%     38.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           14      0.00%     38.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      6293713      1.79%     40.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     40.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            2      0.00%     40.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     40.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     40.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     40.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     40.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     40.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd          168      0.00%     40.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     40.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      1147017      0.33%     40.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     40.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt         1698      0.00%     40.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      2862959      0.81%     41.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     41.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     41.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     41.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     41.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     41.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     27040667      7.69%     49.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       592707      0.17%     49.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      2309431      0.66%     50.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     44915313     12.77%     63.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     63.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     63.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     63.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     40659772     11.56%     74.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6817703      1.94%     76.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     52657622     14.97%     91.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     29932982      8.51%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     351697199                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      193276636                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    380730712                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    186731080                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    186979478                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            9031228                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.025679                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         210925      2.34%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu           182      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             8      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc          147      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       594265      6.58%      8.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp        33967      0.38%      9.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt        14123      0.16%      9.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      1474703     16.33%     25.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2892720     32.03%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       118737      1.31%     59.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3684404     40.80%     99.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite         7047      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     167445969                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1667537270                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    163185493                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    163703980                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         350181422                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        351697199                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded           24                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined       499769                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         9913                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined       812753                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1335832443                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.263279                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.046425                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1223466318     91.59%     91.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     32469224      2.43%     94.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     20700422      1.55%     95.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     15851894      1.19%     96.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     15803679      1.18%     97.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     11074048      0.83%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      7268325      0.54%     99.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      5511721      0.41%     99.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      3686812      0.28%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1335832443                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.263187                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      6686365                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1328333                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     91679241                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     36794268                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      179114781                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1336299598                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                   1250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         71042279                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        51301136                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249998272                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            349754481                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      5.345235                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                5.345235                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        296811709                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       151656975                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 475688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        21780                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        19586942                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.263213                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           130070533                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          36757939                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      268779591                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     91697643                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          336                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     36802626                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    350252777                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     93312594                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        43099                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    351730912                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        586491                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    397572229                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         22739                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    399257115                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         2261                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         9217                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        12563                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        353279363                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            349988622                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.645633                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        228088932                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.261909                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             349995635                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       383522936                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      139900143                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.187083                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.187083                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         5800      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    136238164     38.73%     38.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       250652      0.07%     38.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv           14      0.00%     38.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      6295825      1.79%     40.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     40.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     40.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     40.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     40.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     40.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     40.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     40.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd          168      0.00%     40.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     40.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      1147375      0.33%     40.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     40.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt         1696      0.00%     40.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      2863916      0.81%     41.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     41.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     41.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     41.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     41.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     41.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     27045075      7.69%     49.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       592709      0.17%     49.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      2310010      0.66%     50.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     44922785     12.77%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     40669298     11.56%     74.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6819302      1.94%     76.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     52671493     14.97%     91.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     29939716      8.51%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     351774011                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      193335369                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    380830126                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    186768181                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    187015142                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            9065450                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.025771                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         211057      2.33%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu           182      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             8      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc          147      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       594249      6.56%      8.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      8.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp        33395      0.37%      9.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt        14035      0.15%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      1484181     16.37%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2906170     32.06%     57.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       121401      1.34%     59.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3693802     40.75%     99.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         6823      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     167498292                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1667617092                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    163220441                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    163738177                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         350252759                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        351774011                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded           18                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       498296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         9836                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined       810852                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1335823910                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.263339                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.046640                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1223428657     91.59%     91.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     32492869      2.43%     94.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     20731267      1.55%     95.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     15798964      1.18%     96.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     15835390      1.19%     97.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     11053255      0.83%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7266653      0.54%     99.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5520877      0.41%     99.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      3695978      0.28%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1335823910                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.263245                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      6691366                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1329006                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     91697643                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     36802626                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      179156528                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1336299598                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            7                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     81775096                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        81775103                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            7                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     81775157                       # number of overall hits
system.cpu0.dcache.overall_hits::total       81775164                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     29572664                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29572667                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     30175362                       # number of overall misses
system.cpu0.dcache.overall_misses::total     30175365                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 2011848800221                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2011848800221                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 2011848800221                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2011848800221                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    111347760                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    111347770                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    111950519                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    111950529                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.300000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.265588                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.265588                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.300000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.269542                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.269542                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 68030.692136                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68030.685234                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 66671.902734                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66671.896105                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     35838172                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1797                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           726159                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.353065                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   299.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     25074759                       # number of writebacks
system.cpu0.dcache.writebacks::total         25074759                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      5085305                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5085305                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      5085305                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5085305                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     24487359                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     24487359                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     25090045                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     25090045                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 1456019713693                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1456019713693                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 1599370598314                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1599370598314                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.219918                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.219918                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.224117                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.224117                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 59460.055031                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59460.055031                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 63745.226376                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 63745.226376                       # average overall mshr miss latency
system.cpu0.dcache.replacements              25074759                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            5                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     56236340                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       56236345                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     18362906                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18362909                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1696701629970                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1696701629970                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     74599246                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     74599254                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.375000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.246154                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.246154                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 92398.318108                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92398.303012                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      4608336                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4608336                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     13754570                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13754570                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 1146342961881                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1146342961881                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.184379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 83342.697146                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83342.697146                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25538756                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25538758                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data     11209758                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11209758                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 315147170251                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 315147170251                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     36748514                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     36748516                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.305040                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.305040                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 28113.646187                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28113.646187                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       476969                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       476969                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data     10732789                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10732789                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 309676751812                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 309676751812                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.292060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.292060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 28853.334563                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28853.334563                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data           61                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           61                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data       602698                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       602698                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       602759                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       602759                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.999899                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.999899                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       602686                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       602686                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data 143350884621                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 143350884621                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 237853.350868                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 237853.350868                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.987325                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          106865211                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         25075271                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.261777                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000225                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.987101                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999975                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        920679503                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       920679503                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           27                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     30999145                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30999172                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           27                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     30999145                       # number of overall hits
system.cpu0.icache.overall_hits::total       30999172                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         2623                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2626                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         2623                       # number of overall misses
system.cpu0.icache.overall_misses::total         2626                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    367431867                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    367431867                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    367431867                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    367431867                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           30                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     31001768                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     31001798                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           30                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     31001768                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     31001798                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.100000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000085                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.100000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000085                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 140080.772779                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 139920.741432                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 140080.772779                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 139920.741432                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         1145                       # number of writebacks
system.cpu0.icache.writebacks::total             1145                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          969                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          969                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          969                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          969                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         1654                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1654                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         1654                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1654                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    234401697                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    234401697                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    234401697                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    234401697                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 141718.075574                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 141718.075574                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 141718.075574                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 141718.075574                       # average overall mshr miss latency
system.cpu0.icache.replacements                  1145                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           27                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     30999145                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30999172                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         2623                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2626                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    367431867                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    367431867                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     31001768                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     31001798                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 140080.772779                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 139920.741432                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          969                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          969                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         1654                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1654                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    234401697                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    234401697                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 141718.075574                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 141718.075574                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          475.397218                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           31000829                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1657                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         18709.009656                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.751927                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   474.645291                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.001469                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.927042                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.928510                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        248016041                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       248016041                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp       14315117                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty     20199230                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     16143723                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        14776                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        14776                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq      10761812                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp     10761811                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq     14315117                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         4459                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     75254854                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           75259313                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       179328                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   3209601920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          3209781248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     11267049                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              721091136                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      36358818                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.002693                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.051820                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            36260922     99.73%     99.73% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               97895      0.27%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   1      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        36358818                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     33406445550                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           7.5                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy        1652346                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    25055113140                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.6                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          192                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data     13901667                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total       13901859                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          192                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data     13901667                       # number of overall hits
system.cpu0.l2cache.overall_hits::total      13901859                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1462                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data     11173602                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total     11175070                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1462                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data     11173602                       # number of overall misses
system.cpu0.l2cache.overall_misses::total     11175070                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    232351416                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 1484628723236                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 1484861074652                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    232351416                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 1484628723236                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 1484861074652                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst         1654                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data     25075269                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     25076929                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst         1654                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data     25075269                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     25076929                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.883918                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.445602                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.445632                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.883918                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.445602                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.445632                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 158927.097127                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 132869.304208                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 132872.641930                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 158927.097127                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 132869.304208                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 132872.641930                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     11267049                       # number of writebacks
system.cpu0.l2cache.writebacks::total        11267049                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1462                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data     11173602                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total     11175064                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1462                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data     11173602                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total     11175064                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    231864570                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 1480907914103                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 1481139778673                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    231864570                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 1480907914103                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 1481139778673                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.883918                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.445602                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.445631                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.883918                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.445602                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.445631                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 158594.097127                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 132536.304238                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 132539.713300                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 158594.097127                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 132536.304238                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 132539.713300                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             11267049                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks     12197587                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total     12197587                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks     12197587                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total     12197587                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks     12875567                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total     12875567                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks     12875567                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total     12875567                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        14776                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        14776                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data      3540861                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total      3540861                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data      7220951                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      7220951                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data 278364528236                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 278364528236                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data     10761812                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total     10761812                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.670979                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.670979                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 38549.566149                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 38549.566149                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data      7220951                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      7220951                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 275959951886                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 275959951886                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.670979                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.670979                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 38216.566196                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 38216.566196                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          192                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data     10360806                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total     10360998                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1462                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      3952651                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      3954119                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    232351416                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1206264195000                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 1206496546416                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst         1654                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data     14313457                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total     14315117                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.883918                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.276149                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.276220                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 158927.097127                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 305178.523224                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 305123.984993                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1462                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      3952651                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      3954113                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    231864570                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1204947962217                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 1205179826787                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.883918                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.276149                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.276219                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 158594.097127                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 304845.523224                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 304791.447990                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2656.727159                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          50164858                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        11269851                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            4.451244                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    20.448714                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000582                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   506.988854                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2126.289010                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.004992                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.123777                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.519114                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.648615                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2802                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          640                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1327                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          754                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.684082                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       813951243                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      813951243                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 444987766457                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32441.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32441.numOps                      0                       # Number of Ops committed
system.cpu0.thread32441.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            7                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     81687437                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        81687444                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            7                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     81687492                       # number of overall hits
system.cpu1.dcache.overall_hits::total       81687499                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     29636986                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      29636989                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     30239689                       # number of overall misses
system.cpu1.dcache.overall_misses::total     30239692                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 2017148785050                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2017148785050                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 2017148785050                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2017148785050                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           10                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    111324423                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    111324433                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           10                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    111927181                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    111927191                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.300000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.266222                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.266222                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.300000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.270173                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.270173                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 68061.873264                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68061.866374                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 66705.341614                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66705.334996                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     36703502                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1244                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           749944                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.941657                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   248.800000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     25061639                       # number of writebacks
system.cpu1.dcache.writebacks::total         25061639                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      5161627                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5161627                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      5161627                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5161627                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     24475359                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     24475359                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     25078044                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     25078044                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 1461556767216                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1461556767216                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 1604773660629                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1604773660629                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.219856                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.219856                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.224057                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.224057                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 59715.437360                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 59715.437360                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 63991.181315                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 63991.181315                       # average overall mshr miss latency
system.cpu1.dcache.replacements              25061639                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            5                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     56151059                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       56151064                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     18432767                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     18432770                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1701914086629                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1701914086629                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     74583826                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     74583834                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.375000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.247142                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.247142                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 92330.906512                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 92330.891485                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      4682929                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4682929                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data     13749838                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13749838                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 1151798834214                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1151798834214                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.184354                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184354                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 83768.174884                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83768.174884                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            2                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25536378                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25536380                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data     11204219                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     11204219                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 315234698421                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 315234698421                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     36740597                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     36740599                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.304955                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.304955                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 28135.356728                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28135.356728                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       478698                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       478698                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data     10725521                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     10725521                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 309757933002                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 309757933002                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.291926                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.291926                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 28880.455598                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28880.455598                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data           55                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           55                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data       602703                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       602703                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       602758                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       602758                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.999909                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.999909                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       602685                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       602685                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 143216893413                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 143216893413                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 237631.421743                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 237631.421743                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.987432                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          106765549                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         25062151                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.260031                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000223                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.987209                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        920479679                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       920479679                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     30993619                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        30993646                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     30993619                       # number of overall hits
system.cpu1.icache.overall_hits::total       30993646                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         2615                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2618                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         2615                       # number of overall misses
system.cpu1.icache.overall_misses::total         2618                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    351020961                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    351020961                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    351020961                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    351020961                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           30                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     30996234                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     30996264                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           30                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     30996234                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     30996264                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.100000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000084                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.100000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000084                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 134233.637094                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 134079.817036                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 134233.637094                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 134079.817036                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         1140                       # number of writebacks
system.cpu1.icache.writebacks::total             1140                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          966                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          966                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          966                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          966                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         1649                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1649                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         1649                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1649                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    227723382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    227723382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    227723382                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    227723382                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 138097.866586                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 138097.866586                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 138097.866586                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 138097.866586                       # average overall mshr miss latency
system.cpu1.icache.replacements                  1140                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     30993619                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       30993646                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         2615                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2618                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    351020961                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    351020961                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     30996234                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     30996264                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 134233.637094                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 134079.817036                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          966                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          966                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         1649                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1649                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    227723382                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    227723382                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 138097.866586                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 138097.866586                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          475.360529                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           30995298                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1652                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         18762.286925                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.751929                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   474.608600                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.001469                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.926970                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.928439                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        247971764                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       247971764                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp       14310218                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty     20214132                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean     16207541                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        15895                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        15895                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq      10753586                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp     10753585                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq     14310218                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         4444                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     75217732                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           75222176                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       178688                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   3207922560                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          3208101248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     11358894                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              726969216                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      36438649                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.002720                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.052084                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            36339529     99.73%     99.73% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               99120      0.27%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        36438649                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     33389341043                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           7.5                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy        1647683                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    25042378887                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          5.6                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst          193                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data     13798038                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total       13798231                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst          193                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data     13798038                       # number of overall hits
system.cpu1.l2cache.overall_hits::total      13798231                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1456                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data     11264111                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total     11265573                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1456                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data     11264111                       # number of overall misses
system.cpu1.l2cache.overall_misses::total     11265573                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    225805635                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 1491144395300                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 1491370200935                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    225805635                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 1491144395300                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 1491370200935                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst         1649                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data     25062149                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     25063804                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst         1649                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data     25062149                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     25063804                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.882959                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.449447                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.449476                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.882959                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.449447                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.449476                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 155086.287775                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 132380.122612                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 132382.986727                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 155086.287775                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 132380.122612                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 132382.986727                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     11358892                       # number of writebacks
system.cpu1.l2cache.writebacks::total        11358892                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1455                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data     11264111                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total     11265566                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1455                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data     11264111                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total     11265566                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    225049725                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 1487393446670                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 1487618496395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    225049725                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 1487393446670                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 1487618496395                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.882353                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.449447                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.449476                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.882353                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.449447                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.449476                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 154673.350515                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 132047.122642                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 132050.044924                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 154673.350515                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 132047.122642                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 132050.044924                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             11358892                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks     12184742                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total     12184742                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks     12184742                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total     12184742                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks     12875299                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total     12875299                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks     12875299                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total     12875299                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        15893                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        15893                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        15895                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        15895                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000126                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000126                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data      3511644                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total      3511644                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data      7241942                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      7241942                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 278627106178                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 278627106178                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data     10753586                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total     10753586                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.673444                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.673444                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 38474.086948                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 38474.086948                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data      7241942                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      7241942                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 276215539825                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 276215539825                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.673444                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.673444                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 38141.086994                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 38141.086994                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst          193                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data     10286394                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total     10286587                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1456                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      4022169                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      4023631                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    225805635                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1212517289122                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 1212743094757                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst         1649                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data     14308563                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total     14310218                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.882959                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.281102                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.281172                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 155086.287775                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 301458.563557                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 301405.147430                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1455                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      4022169                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      4023624                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    225049725                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1211177906845                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 1211402956570                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.882353                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.281102                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.281171                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 154673.350515                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 301125.563557                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 301072.604341                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2603.505000                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          50139736                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        11361615                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.413082                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    22.029924                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.000435                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.000581                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   496.720909                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2084.753151                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.005378                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.121270                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.508973                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.635621                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2723                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          674                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1291                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          677                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.664795                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       813640991                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      813640991                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 444987766457                       # Cumulative time (in ticks) in various power states
system.cpu1.thread25427.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread25427.numOps                      0                       # Number of Ops committed
system.cpu1.thread25427.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            7                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     81726144                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        81726151                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            7                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     81726200                       # number of overall hits
system.cpu2.dcache.overall_hits::total       81726207                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     29596518                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      29596521                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     30199222                       # number of overall misses
system.cpu2.dcache.overall_misses::total     30199225                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 2020538702338                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2020538702338                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 2020538702338                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2020538702338                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    111322662                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    111322672                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    111925422                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    111925432                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.300000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.265862                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.265862                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.300000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.269816                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.269816                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 68269.473535                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 68269.466615                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 66906.978674                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 66906.972028                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     36992713                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          585                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           727916                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    50.820030                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          195                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     25068589                       # number of writebacks
system.cpu2.dcache.writebacks::total         25068589                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      5114210                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5114210                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      5114210                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5114210                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     24482308                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     24482308                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     25084995                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     25084995                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 1464400792609                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1464400792609                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 1607744522392                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1607744522392                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.219922                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.219922                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.224122                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.224122                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 59814.654428                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 59814.654428                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 64091.881318                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 64091.881318                       # average overall mshr miss latency
system.cpu2.dcache.replacements              25068589                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            5                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     56192739                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       56192744                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     18389942                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     18389945                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 1705448818359                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1705448818359                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     74582681                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     74582689                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.375000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.246571                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.246571                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 92738.129264                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 92738.114136                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4636334                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4636334                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data     13753608                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     13753608                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 1154782445283                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1154782445283                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.184408                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.184408                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 83962.146172                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83962.146172                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25533405                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25533407                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data     11206576                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     11206576                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 315089883979                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 315089883979                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     36739981                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     36739983                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.305024                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.305024                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 28116.516943                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 28116.516943                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       477876                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       477876                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data     10728700                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total     10728700                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 309618347326                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 309618347326                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.292017                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.292017                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 28858.887594                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 28858.887594                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data           56                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           56                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data       602704                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       602704                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       602760                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       602760                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.999907                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.999907                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       602687                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       602687                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data 143343729783                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total 143343729783                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 237841.084648                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 237841.084648                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.987533                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          106811208                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         25069101                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             4.260672                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000222                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.987311                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999975                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        920472557                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       920472557                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           27                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     30993374                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        30993401                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           27                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     30993374                       # number of overall hits
system.cpu2.icache.overall_hits::total       30993401                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst         2613                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2616                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst         2613                       # number of overall misses
system.cpu2.icache.overall_misses::total         2616                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    358485489                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    358485489                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    358485489                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    358485489                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           30                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     30995987                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     30996017                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           30                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     30995987                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     30996017                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000084                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000084                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 137193.068886                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 137035.737385                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 137193.068886                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 137035.737385                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         1146                       # number of writebacks
system.cpu2.icache.writebacks::total             1146                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          958                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          958                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          958                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          958                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst         1655                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1655                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst         1655                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1655                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    233748018                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    233748018                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    233748018                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    233748018                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 141237.473112                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 141237.473112                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 141237.473112                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 141237.473112                       # average overall mshr miss latency
system.cpu2.icache.replacements                  1146                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           27                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     30993374                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       30993401                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst         2613                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2616                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    358485489                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    358485489                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     30995987                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     30996017                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 137193.068886                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 137035.737385                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          958                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          958                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst         1655                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1655                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    233748018                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    233748018                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 141237.473112                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 141237.473112                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          475.397842                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           30995059                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1658                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         18694.245476                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.751909                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   474.645933                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.001469                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.927043                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.928511                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        247969794                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       247969794                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp       14314398                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty     20219052                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean     16194715                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        15896                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        15896                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq      10756362                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp     10756361                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq     14314398                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         4462                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     75238584                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           75243046                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       179456                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   3208812160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          3208991616                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     11344032                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              726018048                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      36430772                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.002714                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.052027                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            36331893     99.73%     99.73% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               98879      0.27%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        36430772                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     33398666431                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           7.5                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy        1653677                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    25049322270                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.6                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst          194                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data     13819600                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total       13819794                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst          194                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data     13819600                       # number of overall hits
system.cpu2.l2cache.overall_hits::total      13819794                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         1461                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data     11249499                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total     11250966                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         1461                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data     11249499                       # number of overall misses
system.cpu2.l2cache.overall_misses::total     11250966                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    231854247                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 1493936837311                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 1494168691558                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    231854247                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 1493936837311                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 1494168691558                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst         1655                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data     25069099                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     25070760                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst         1655                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data     25069099                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     25070760                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.882779                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.448740                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.448768                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.882779                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.448740                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.448768                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 158695.583162                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 132800.299579                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 132803.591403                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 158695.583162                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 132800.299579                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 132803.591403                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     11344032                       # number of writebacks
system.cpu2.l2cache.writebacks::total        11344032                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         1460                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data     11249499                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total     11250959                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         1460                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data     11249499                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total     11250959                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    230634801                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 1490190754477                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 1490421389278                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    230634801                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 1490190754477                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 1490421389278                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.882175                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.448740                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.448768                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.882175                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.448740                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.448768                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 157969.041781                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 132467.299608                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 132470.608886                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 157969.041781                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 132467.299608                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 132470.608886                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             11344032                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks     12190627                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total     12190627                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks     12190627                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total     12190627                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks     12876362                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total     12876362                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks     12876362                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total     12876362                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        15894                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        15894                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        15896                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        15896                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000126                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000126                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data      3513267                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total      3513267                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data      7243095                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      7243095                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data 278463765074                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 278463765074                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data     10756362                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total     10756362                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.673378                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.673378                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 38445.411122                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 38445.411122                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data      7243095                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      7243095                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 276051814772                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 276051814772                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.673378                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.673378                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 38112.411168                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 38112.411168                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst          194                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data     10306333                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total     10306527                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         1461                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      4006404                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      4007871                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    231854247                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1215473072237                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 1215704926484                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst         1655                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data     14312737                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total     14314398                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.882779                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.279919                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.279989                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 158695.583162                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 303382.552593                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 303329.355282                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1460                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      4006404                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      4007864                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    230634801                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1214138939705                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 1214369574506                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.882175                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.279919                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.279988                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 157969.041781                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 303049.552593                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 302996.702110                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2605.500939                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          50153641                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        11346758                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.420086                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    22.935404                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.000679                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.000581                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   498.201047                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2084.363228                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.005599                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.121631                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.508878                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.636109                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2726                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          639                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1307                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          681                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.665527                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       813848726                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      813848726                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 444987766457                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32441.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32441.numOps                      0                       # Number of Ops committed
system.cpu2.thread32441.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            7                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     81726402                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        81726409                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            7                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     81726463                       # number of overall hits
system.cpu3.dcache.overall_hits::total       81726470                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     29620248                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      29620251                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     30222946                       # number of overall misses
system.cpu3.dcache.overall_misses::total     30222949                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 2021301454105                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2021301454105                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 2021301454105                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2021301454105                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    111346650                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    111346660                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    111949409                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    111949419                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.300000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.266018                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.266018                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.300000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.269970                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.269970                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 68240.531075                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 68240.524164                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 66879.696443                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 66879.689805                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     37832152                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         3044                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           736358                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    51.377390                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   380.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     25070113                       # number of writebacks
system.cpu3.dcache.writebacks::total         25070113                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      5137535                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5137535                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      5137535                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5137535                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     24482713                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     24482713                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     25085399                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     25085399                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 1466304604174                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1466304604174                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 1609535019052                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1609535019052                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.219878                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.219878                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.224078                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.224078                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 59891.426419                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 59891.426419                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 64162.225167                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 64162.225167                       # average overall mshr miss latency
system.cpu3.dcache.replacements              25070113                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            5                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     56181912                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       56181917                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     18416497                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     18416500                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 1706501798991                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1706501798991                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     74598409                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     74598417                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.375000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.246875                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.246875                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 92661.584828                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92661.569733                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      4658394                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4658394                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data     13758103                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     13758103                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 1156981494366                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1156981494366                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.184429                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.184429                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 84094.550998                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84094.550998                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            2                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25544490                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25544492                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data     11203751                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     11203751                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 314799655114                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 314799655114                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     36748241                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     36748243                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.304879                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.304879                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 28097.701842                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 28097.701842                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data       479141                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       479141                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data     10724610                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total     10724610                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 309323109808                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 309323109808                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.291840                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.291840                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 28842.364413                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 28842.364413                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data           61                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           61                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       602698                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       602698                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       602759                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       602759                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.999899                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.999899                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       602686                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       602686                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data 143230414878                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total 143230414878                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 237653.462795                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 237653.462795                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.987644                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          106811871                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         25070625                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.260439                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000220                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.987424                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999975                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        920665977                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       920665977                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           27                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     30998846                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30998873                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           27                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     30998846                       # number of overall hits
system.cpu3.icache.overall_hits::total       30998873                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         2617                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2620                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         2617                       # number of overall misses
system.cpu3.icache.overall_misses::total         2620                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    374475483                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    374475483                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    374475483                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    374475483                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           30                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     31001463                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     31001493                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           30                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     31001463                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     31001493                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.100000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000084                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.100000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000084                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 143093.421093                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 142929.573664                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 143093.421093                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 142929.573664                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1144                       # number of writebacks
system.cpu3.icache.writebacks::total             1144                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          964                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          964                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          964                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          964                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         1653                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1653                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         1653                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1653                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    242670420                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    242670420                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    242670420                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    242670420                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 146806.061706                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 146806.061706                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 146806.061706                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 146806.061706                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1144                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           27                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     30998846                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30998873                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         2617                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2620                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    374475483                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    374475483                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     31001463                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     31001493                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 143093.421093                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 142929.573664                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          964                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          964                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         1653                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1653                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    242670420                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    242670420                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 146806.061706                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 146806.061706                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          475.398068                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           31000529                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1656                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         18720.126208                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.751915                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   474.646153                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.001469                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.927043                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.928512                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        248013600                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       248013600                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp       14318527                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty     20200281                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean     16141059                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        14776                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        14776                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq      10753755                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp     10753754                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq     14318527                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         4456                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     75240916                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           75245372                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       179200                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   3209007232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          3209186432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     11270083                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              721285312                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      36357221                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.002691                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.051801                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            36259397     99.73%     99.73% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               97824      0.27%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        36357221                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     33400300278                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           7.5                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy        1652011                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    25050471786                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.6                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst          190                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data     13893922                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total       13894112                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst          190                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data     13893922                       # number of overall hits
system.cpu3.l2cache.overall_hits::total      13894112                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1463                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data     11176701                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total     11178170                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1463                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data     11176701                       # number of overall misses
system.cpu3.l2cache.overall_misses::total     11178170                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    240790635                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 1494831697940                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 1495072488575                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    240790635                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 1494831697940                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 1495072488575                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst         1653                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data     25070623                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     25072282                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst         1653                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data     25070623                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     25072282                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.885057                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.445809                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.445838                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.885057                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.445809                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.445838                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 164586.900205                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 133745.342024                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 133749.306781                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 164586.900205                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 133745.342024                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 133749.306781                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     11270083                       # number of writebacks
system.cpu3.l2cache.writebacks::total        11270083                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1463                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data     11176701                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total     11178164                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1463                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data     11176701                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total     11178164                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    240303456                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 1491109856840                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 1491350160296                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    240303456                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 1491109856840                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 1491350160296                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.885057                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.445809                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.445838                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.885057                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.445809                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.445838                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 164253.900205                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 133412.342053                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 133416.378602                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 164253.900205                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 133412.342053                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 133416.378602                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             11270083                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks     12194391                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total     12194391                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks     12194391                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total     12194391                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks     12874120                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total     12874120                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks     12874120                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total     12874120                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        14776                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        14776                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data      3528562                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total      3528562                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data      7225193                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      7225193                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 278062265857                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 278062265857                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data     10753755                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total     10753755                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.671876                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.671876                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 38485.098717                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 38485.098717                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data      7225193                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      7225193                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 275656276921                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 275656276921                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.671876                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.671876                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 38152.098763                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 38152.098763                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst          190                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data     10365360                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total     10365550                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1463                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      3951508                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      3952977                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    240790635                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1216769432083                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 1217010222718                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst         1653                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data     14316868                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total     14318527                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.885057                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.276004                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.276074                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 164586.900205                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 307925.336880                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 307871.819825                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1463                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      3951508                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      3952971                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    240303456                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1215453579919                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 1215693883375                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.885057                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.276004                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.276074                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 164253.900205                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 307592.336880                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 307539.287127                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2656.004248                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          50155568                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        11272884                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.449222                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    20.320567                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.000581                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   505.856406                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2126.826695                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.004961                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.123500                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.519245                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.648439                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2801                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          643                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1308                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          753                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.683838                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       813805588                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      813805588                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 444987766457                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            15938596                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      39853569                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      12792038                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           8552653                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 4                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq           28931179                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp          28931177                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       15938596                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     33522058                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     33793680                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     33749849                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     33531353                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               134596940                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1430207296                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1441798720                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1439928320                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1430603712                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               5742538048                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          16340876                       # Total snoops (count)
system.l3bus.snoopTraffic                   498446272                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           61657358                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000000                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.000180                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 61657356    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        2      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total             61657358                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          45263854209                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization               10.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          7460859498                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.7                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          7520996729                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          7511578859                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.7                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          7462606045                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.7                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      7070376                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      7161673                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      7147102                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      7073504                       # number of demand (read+write) hits
system.l3cache.demand_hits::total            28452657                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      7070376                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      7161673                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      7147102                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      7073504                       # number of overall hits
system.l3cache.overall_hits::total           28452657                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1462                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      4103225                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1454                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      4102437                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1460                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      4102397                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1462                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      4103197                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          16417118                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1462                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      4103225                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1454                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      4102437                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1460                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      4102397                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1462                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      4103197                       # number of overall misses
system.l3cache.overall_misses::total         16417118                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    225920153                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 1321272619465                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    219043066                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 1325589524971                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    224745692                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 1328840112640                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    234360402                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 1331408775168                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 5308015101557                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    225920153                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 1321272619465                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    219043066                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 1325589524971                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    224745692                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 1328840112640                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    234360402                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 1331408775168                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 5308015101557                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1462                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data     11173601                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1455                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data     11264110                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         1460                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data     11249499                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1463                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data     11176701                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        44869775                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1462                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data     11173601                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1455                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data     11264110                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         1460                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data     11249499                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1463                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data     11176701                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       44869775                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.367225                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.999313                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.364204                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.364674                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.999316                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.367121                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.365884                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.367225                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.999313                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.364204                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.364674                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.999316                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.367121                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.365884                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 154528.148427                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 322008.327466                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 150648.601100                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 323122.457449                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 153935.405479                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 323917.971040                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 160301.232558                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 324480.831695                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 323321.980238                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 154528.148427                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 322008.327466                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 150648.601100                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 323122.457449                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 153935.405479                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 323917.971040                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 160301.232558                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 324480.831695                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 323321.980238                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        7788223                       # number of writebacks
system.l3cache.writebacks::total              7788223                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1462                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      4103225                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1454                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      4102437                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1460                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      4102397                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1462                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      4103197                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     16417094                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1462                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      4103225                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1454                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      4102437                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1460                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      4102397                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1462                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      4103197                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     16417094                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    216183233                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 1293945140965                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    209359426                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 1298267294551                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    215022092                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 1301518155280                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    224623482                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 1304081489808                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 5198677268837                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    216183233                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 1293945140965                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    209359426                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 1298267294551                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    215022092                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 1301518155280                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    224623482                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 1304081489808                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 5198677268837                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.367225                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.999313                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.364204                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.364674                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.999316                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.367121                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.365883                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.367225                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.999313                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.364204                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.364674                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.999316                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.367121                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.365883                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 147868.148427                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 315348.327466                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 143988.601100                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 316462.457449                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 147275.405479                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 317257.972663                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 153641.232558                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 317820.833318                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 316662.453711                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 147868.148427                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 315348.327466                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 143988.601100                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 316462.457449                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 147275.405479                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 317257.972663                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 153641.232558                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 317820.833318                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 316662.453711                       # average overall mshr miss latency
system.l3cache.replacements                  16340876                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     32065346                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     32065346                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     32065346                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     32065346                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     12792038                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     12792038                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     12792038                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     12792038                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data      6027214                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data      6048556                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data      6049738                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data      6031475                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total         24156983                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data      1193736                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data      1193385                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data      1193357                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data      1193718                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        4774196                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data 153850947574                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data 153484189066                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data 153476735446                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data 153454812627                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 614266684713                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data      7220950                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data      7241941                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data      7243095                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data      7225193                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total     28931179                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.165316                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.164788                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.164758                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.165216                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.165019                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 128881.886425                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 128612.467113                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 128609.238850                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 128551.980139                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 128663.901673                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data      1193736                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data      1193385                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data      1193357                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data      1193718                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      4774196                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 145900665814                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 145536244966                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 145528984486                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 145504657407                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 582470552673                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.165316                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.164788                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.164758                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.165216                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.165019                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 122221.886425                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 121952.467113                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 121949.244431                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 121891.985718                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 122003.904463                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      1043162                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      1113117                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      1097364                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      1042029                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      4295674                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1462                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      2909489                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1454                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      2909052                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1460                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      2909040                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1462                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      2909479                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     11642922                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    225920153                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1167421671891                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    219043066                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1172105335905                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    224745692                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1175363377194                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    234360402                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1177953962541                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 4693748416844                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1462                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      3952651                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1455                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      4022169                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         1460                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      4006404                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1463                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      3951508                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     15938596                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.736085                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.999313                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.723255                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.726098                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.999316                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.736296                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.730486                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 154528.148427                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 401246.291665                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 150648.601100                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 402916.598227                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 153935.405479                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 404038.231579                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 160301.232558                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 404867.662747                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 403141.790080                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1462                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      2909489                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1454                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      2909052                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1460                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      2909040                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1462                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      2909479                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     11642898                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    216183233                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1148044475151                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    209359426                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1152731049585                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    215022092                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1155989170794                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    224623482                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1158576832401                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 4616206716164                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.736085                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.999313                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.723255                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.726098                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.999316                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.736296                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.730485                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 147868.148427                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 394586.291665                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 143988.601100                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 396256.598227                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 147275.405479                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 397378.231579                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 153641.232558                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 398207.662747                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 396482.621093                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64012.037836                       # Cycle average of tags in use
system.l3cache.tags.total_refs               73310045                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             44857323                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.634294                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15859473374610                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64012.037836                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.976746                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.976746                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63786                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          316                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2758                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        27218                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        33494                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.973297                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1480491931                       # Number of tag accesses
system.l3cache.tags.data_accesses          1480491931                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   7788222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   4103217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   4102429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   4102389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   4103189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000150664764                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       471782                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       471782                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23448128                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7506913                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16417094                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7788222                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16417094                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7788222                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      13.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      69.65                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5305                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16417094                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7788222                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1661563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1476461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1250403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  874740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  240786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  307166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  335492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  397844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  473848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  527985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 422321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 347500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 366383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 362762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 395525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 373216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 292489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 237883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 234010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 238326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 263824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 266630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 257060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 238180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 195497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 220958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 240556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 257920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 272729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 261448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 252820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                 256135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                 240559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                 228398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                 216897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                 213306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                 209547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                 202933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                 199081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                 192938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                 171794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                 150133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                 127973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                 111411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                  77995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                  65341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                  52834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                  44036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                  29735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                  20952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                  17345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                  12439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                   4306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                   4099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                   3820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                   3645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                   3273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                   3965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                   3489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                   1037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                    955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                    899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                    784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                    683                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  40004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  46134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  74292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 113209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 150099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 181272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 211347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 237941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 261416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 281291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 301207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 319950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 338728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 356976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 369152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 383478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 401682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 406557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 142646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 120978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                 104454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  89944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  78563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  67000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  56711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  47316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  38767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  32070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  26548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  22066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  18355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  15601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  13680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  11674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  10308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   8865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   8063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   7220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   6858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   6124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   5993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   5687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   5914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   6185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   6174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   6721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  10965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  21037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  33107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  44745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  58905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  76866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  99188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                124026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                148543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                166845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                181130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                188557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                192422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                193554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                193562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                193470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                144513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 96359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                 64860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                 42290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                 27080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                 16630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  9360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  4641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                  2159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                   162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                   153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                   147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                   136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                   143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                  5448                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       471782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.797898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.456890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       471673     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           85      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           20      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56320-57343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        471782                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       471782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.507959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.426963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.946838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        425347     90.16%     90.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         22154      4.70%     94.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          9724      2.06%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23          5412      1.15%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25          3365      0.71%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27          2344      0.50%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29          1719      0.36%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31           941      0.20%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33           429      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35           182      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            71      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            29      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41            17      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43            13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::106-107            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::114-115            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-121            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-129            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::130-131            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::134-135            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-149            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::162-163            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        471782                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              1050694016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            498446208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2361.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1120.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  444987637263                       # Total gap between requests
system.mem_ctrls.avgGap                      18383.88                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        93568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    262605888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        93056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    262555456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        93440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    262552896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        93568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    262604096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    498442112                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 210270.944395349361                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 590141801.401540517807                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 209120.350992365245                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 590028467.951346635818                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 209983.296044603339                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 590022714.984331607819                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 210270.944395349361                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 590137774.324630022049                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1120125402.024757385254                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1462                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      4103225                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1454                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      4102437                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1460                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      4102397                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1462                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      4103197                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      7788222                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst    157272731                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 1139749329880                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst    149130888                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 1144083091257                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst    160231319                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 1147366812123                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst    166966132                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 1149897025393                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 30340900180273                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    107573.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    277769.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst    102565.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    278878.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    109747.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    279682.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    114203.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    280244.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3895741.57                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses         17136800                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets             107830                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                  1202824                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                2141217                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            6                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            7                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8           10                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            6                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            9                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        93568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    262606400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        93056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    262555968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        93440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    262553408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        93568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    262604608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    1050695552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        93568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        93056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        93440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        93568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       374400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    498446208                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    498446208                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1462                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      4103225                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1454                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      4102437                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1460                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      4102397                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1462                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      4103197                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       16417118                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      7788222                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       7788222                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data          431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data          431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       210271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    590142952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       209120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    590029619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       209983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    590023866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       210271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    590138925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2361178458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       210271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       209120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       209983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       210271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       841371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1120134607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1120134607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1120134607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data          431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data          431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       210271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    590142952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       209120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    590029619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       209983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    590023866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       210271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    590138925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3481313065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             16417062                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             7788158                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       525118                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       525137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       500688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       500564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       524627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       524735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       501543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       501593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       525002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       524919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       500228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       500335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       525700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       525694                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       501345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       501325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       525367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       525282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       501331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       501360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       525617                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       525711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       500494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       500349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       525001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       525131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       501191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       501217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       525205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       525097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       500042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       500114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       243376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       243377                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       243272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       243271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       243516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       243513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       243180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       243195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       243471                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       243466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       243272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       243273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       243507                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       243603                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       243485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       243485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       243631                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       243646                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       243217                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       243362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       243740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       243695                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       243422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       243396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       243627                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       243563                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       243101                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       243109                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       243417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       243430                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       242730                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       242810                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            4294562611219                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           54701650584                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       4581729859723                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               261591.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          279083.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4727996                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            2340334                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            28.80                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           30.05                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     17136878                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    90.397594                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    76.383081                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   105.566871                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     13828724     80.70%     80.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      2806403     16.38%     97.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       137477      0.80%     97.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       117809      0.69%     98.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        64454      0.38%     98.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         9484      0.06%     98.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        11242      0.07%     99.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         9614      0.06%     99.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       151671      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     17136878                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1050691968                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          498442112                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2361.170404                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1120.125402                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   18.13                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               12.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               29.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    53445709961.274170                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    71055336436.030563                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   69055363697.248108                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  29271760690.350529                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 158646518978.571472                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 365570106666.641113                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 9597938264.402056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  756642734694.833496                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1700.367459                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  11364050041                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  40080250000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 393543466416                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11642922                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7788222                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8552652                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4774196                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4774194                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       11642922                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     49175108                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     49175108                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               49175108                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   1549141632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   1549141632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1549141632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16417118                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16417118    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16417118                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         21285246186                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        30078460984                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       19662964                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     11704024                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        23408                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      6986210                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        6982193                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.942501                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        2259234                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2258202                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2254682                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         3520                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          449                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       514840                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts        21291                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1335770597                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.261839                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.226047                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1248712636     93.48%     93.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     24354859      1.82%     95.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     13401113      1.00%     96.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8384741      0.63%     96.94% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      9311491      0.70%     97.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2845640      0.21%     97.85% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3473268      0.26%     98.11% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1162863      0.09%     98.19% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     24123986      1.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1335770597                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     349757009                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          128242900                       # Number of memory references committed
system.switch_cpus0.commit.loads             91494356                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          19571554                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         186752785                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          247706387                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2252877                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    136081785     38.91%     38.91% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      6295215      1.80%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      1146980      0.33%     41.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      2863744      0.82%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     27044982      7.73%     49.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      2309950      0.66%     50.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     44922710     12.84%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     39560789     11.31%     74.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      6809695      1.95%     76.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     51933567     14.85%     91.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     29938849      8.56%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    349757009                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     24123986                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8592187                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1280915213                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         25348275                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     20966852                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles         22749                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      6965644                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         2135                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     350567639                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts        10745                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           91614850                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           36758171                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                55443                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                18826                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        72623                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             251092528                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           19662964                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11496109                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1335747794                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          49732                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         31001768                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes         1356                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1335845283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.262928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.305211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1273345397     95.32%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         3917732      0.29%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6407606      0.48%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8148805      0.61%     96.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         3535981      0.26%     96.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         4596134      0.34%     97.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         4913515      0.37%     97.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         4394577      0.33%     98.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        26585536      1.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1335845283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.014714                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.187901                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           31001768                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  115                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           16412750                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         204799                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2265                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         54341                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache        534972                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 444987776457                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles         22749                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        15991657                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      699354615                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         37872465                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    582603790                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     350399690                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       619899                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       8593474                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      58804032                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     511606563                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    343257336                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          926557791                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       380806360                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        296882700                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    342586589                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          670740                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        112967609                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              1661918460                       # The number of ROB reads
system.switch_cpus0.rob.writes              700618549                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          349757009                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       19659400                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     11701666                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        23406                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      6985532                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        6981513                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.942467                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        2258877                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           11                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2257855                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2254323                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         3532                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          447                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       513438                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts        21285                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1335772385                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.261787                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.225863                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1248712318     93.48%     93.48% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     24356327      1.82%     95.31% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     13430762      1.01%     96.31% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      8365699      0.63%     96.94% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      9311144      0.70%     97.63% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2837121      0.21%     97.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3479337      0.26%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1171335      0.09%     98.20% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     24108342      1.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1335772385                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249951769                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     349687232                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          128216936                       # Number of memory references committed
system.switch_cpus1.commit.loads             91476309                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19567870                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         186717085                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          247655013                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2252509                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    136053247     38.91%     38.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      6293191      1.80%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      1146612      0.33%     41.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      2862824      0.82%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     27040750      7.73%     49.66% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      2309398      0.66%     50.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     44915531     12.84%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     39552678     11.31%     74.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6808219      1.95%     76.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     51923631     14.85%     91.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     29932408      8.56%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    349687232                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     24108342                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8593520                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1280924409                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         25347245                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     20958974                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles         22751                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      6964940                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         2139                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     350496288                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        10758                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           91596799                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           36750158                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                55438                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                18825                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        75554                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             251043589                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           19659400                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11494713                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1335746480                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          49744                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         30996234                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         1360                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1335846906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.262874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.305100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1273361523     95.32%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3916444      0.29%     95.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6376850      0.48%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8189395      0.61%     96.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3529028      0.26%     96.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         4621078      0.35%     97.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         4881955      0.37%     97.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4356778      0.33%     98.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        26613855      1.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1335846906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.014712                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.187865                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           30996234                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  111                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           16410122                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         204150                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2264                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         54104                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache        558519                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 444987776457                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles         22751                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        15989515                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      699030473                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         37822758                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    582981402                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     350328579                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       649332                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       8559442                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      58969041                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     511740789                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    343186577                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          926372318                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       380725177                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        296830376                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    342517549                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          669028                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        113266578                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              1661864713                       # The number of ROB reads
system.switch_cpus1.rob.writes              700476017                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249951769                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          349687232                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       19659353                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     11701592                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        23440                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      6985609                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        6981546                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.941838                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        2258855                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           11                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2257879                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2254282                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses         3597                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          470                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       515499                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts        21312                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1335757623                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.261785                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.225773                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1248712079     93.48%     93.48% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     24320413      1.82%     95.30% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     13423188      1.00%     96.31% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      8385502      0.63%     96.94% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      9334960      0.70%     97.64% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2837985      0.21%     97.85% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3478540      0.26%     98.11% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1162271      0.09%     98.20% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     24102685      1.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1335757623                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249947950                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     349681677                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          128214903                       # Number of memory references committed
system.switch_cpus2.commit.loads             91474892                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19567574                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         186714254                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          247650932                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2252479                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    136050944     38.91%     38.91% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      6293026      1.80%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      1146582      0.33%     41.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      2862749      0.82%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     27040411      7.73%     49.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      2309353      0.66%     50.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     44914966     12.84%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     39552047     11.31%     74.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6808099      1.95%     76.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     51922845     14.85%     91.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     29931912      8.56%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    349681677                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     24102685                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8611203                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1280891590                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         25329945                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     20976915                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         22783                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      6964961                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         2146                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     350493499                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts        10823                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           91595393                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           36749606                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                55441                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                18825                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        79026                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             251041199                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           19659353                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11494683                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1335728504                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          49822                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         30995987                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes         1354                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1335832443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.262875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.305028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1273342107     95.32%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         3917387      0.29%     95.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         6375172      0.48%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8183631      0.61%     96.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         3539985      0.27%     96.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         4625059      0.35%     97.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         4887957      0.37%     97.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         4363467      0.33%     98.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        26597678      1.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1335832443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.014712                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.187863                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           30995988                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  113                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           16409879                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         204349                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         2270                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         54257                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache        543063                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 444987776457                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         22783                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        15996728                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      700107111                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         37857118                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    581848696                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     350325315                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       636216                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8524092                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      58662753                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     510947071                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    343183222                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          926364128                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       380722376                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        296827247                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    342512031                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          671191                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        113164915                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              1661852114                       # The number of ROB reads
system.switch_cpus2.rob.writes              700469342                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249947950                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          349681677                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       19662857                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     11703967                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        23405                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      6986179                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        6982161                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.942486                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        2259215                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2258198                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2254673                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         3525                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          446                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       513931                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts        21284                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1335749293                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.261841                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.226110                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1248713167     93.48%     93.48% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     24336307      1.82%     95.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     13395484      1.00%     96.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      8377554      0.63%     96.94% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      9318516      0.70%     97.63% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2845361      0.21%     97.85% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3472326      0.26%     98.11% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1164905      0.09%     98.19% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     24125673      1.81%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1335749293                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249998272                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     349754481                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          128241993                       # Number of memory references committed
system.switch_cpus3.commit.loads             91493722                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19571418                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         186751502                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          247704536                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2252863                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    136080722     38.91%     38.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      6295138      1.80%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      1146966      0.33%     41.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      2863709      0.82%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     27044827      7.73%     49.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      2309929      0.66%     50.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     44922454     12.84%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     39560509     11.31%     74.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6809639      1.95%     76.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     51933213     14.85%     91.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     29938632      8.56%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    349754481                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     24125673                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8594942                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1280890240                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         25343749                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     20972233                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         22739                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      6965623                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         2139                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     350564122                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts        10713                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           91613980                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           36757941                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                55442                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                18826                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        72100                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             251090106                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           19662857                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11496049                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1335726948                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          49720                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         31001463                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         1359                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1335823910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.262930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.305212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1273322725     95.32%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         3919907      0.29%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6408562      0.48%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8146591      0.61%     96.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         3537415      0.26%     96.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         4595720      0.34%     97.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         4915972      0.37%     97.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         4389313      0.33%     98.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        26587705      1.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1335823910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.014714                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.187900                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           31001464                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  113                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16304400595683                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           16412686                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         203921                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         2261                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores         54355                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache        544950                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 444987776457                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         22739                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        15997115                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      699886293                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         37865276                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    582052480                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     350396258                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       620705                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       8624650                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      59574989                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     510272459                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    343253732                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          926549042                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       380802998                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        296879584                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    342584071                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          669661                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        112975955                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              1661892032                       # The number of ROB reads
system.switch_cpus3.rob.writes              700611592                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249998272                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          349754481                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
